
TFT_01_controller_TOUCH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012ca0  0800b490  0800b490  0001b490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e130  0801e130  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  0801e130  0801e130  0002e130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e138  0801e138  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e138  0801e138  0002e138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e13c  0801e13c  0002e13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0801e140  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  20000210  0801e350  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005cc  0801e350  000305cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153b8  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003583  00000000  00000000  000455f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  00048b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00005366  00000000  00000000  000498c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00015aa5  00000000  00000000  0004ec26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008aa8d  00000000  00000000  000646cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000ef158  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000bf0  00000000  00000000  000ef1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004908  00000000  00000000  000efda0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b474 	.word	0x0800b474

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	0800b474 	.word	0x0800b474

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a4 	b.w	8001018 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468c      	mov	ip, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f040 8083 	bne.w	8000e6a <__udivmoddi4+0x116>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d947      	bls.n	8000dfa <__udivmoddi4+0xa6>
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b142      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	f1c2 0020 	rsb	r0, r2, #32
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	4097      	lsls	r7, r2
 8000d7c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d80:	4094      	lsls	r4, r2
 8000d82:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d86:	0c23      	lsrs	r3, r4, #16
 8000d88:	fbbc f6f8 	udiv	r6, ip, r8
 8000d8c:	fa1f fe87 	uxth.w	lr, r7
 8000d90:	fb08 c116 	mls	r1, r8, r6, ip
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb06 f10e 	mul.w	r1, r6, lr
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x60>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000da6:	f080 8119 	bcs.w	8000fdc <__udivmoddi4+0x288>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 8116 	bls.w	8000fdc <__udivmoddi4+0x288>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d909      	bls.n	8000de0 <__udivmoddi4+0x8c>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd2:	f080 8105 	bcs.w	8000fe0 <__udivmoddi4+0x28c>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f240 8102 	bls.w	8000fe0 <__udivmoddi4+0x28c>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de4:	eba4 040e 	sub.w	r4, r4, lr
 8000de8:	2600      	movs	r6, #0
 8000dea:	b11d      	cbz	r5, 8000df4 <__udivmoddi4+0xa0>
 8000dec:	40d4      	lsrs	r4, r2
 8000dee:	2300      	movs	r3, #0
 8000df0:	e9c5 4300 	strd	r4, r3, [r5]
 8000df4:	4631      	mov	r1, r6
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	b902      	cbnz	r2, 8000dfe <__udivmoddi4+0xaa>
 8000dfc:	deff      	udf	#255	; 0xff
 8000dfe:	fab2 f282 	clz	r2, r2
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d150      	bne.n	8000ea8 <__udivmoddi4+0x154>
 8000e06:	1bcb      	subs	r3, r1, r7
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	fa1f f887 	uxth.w	r8, r7
 8000e10:	2601      	movs	r6, #1
 8000e12:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e16:	0c21      	lsrs	r1, r4, #16
 8000e18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb08 f30c 	mul.w	r3, r8, ip
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0xe4>
 8000e28:	1879      	adds	r1, r7, r1
 8000e2a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0xe2>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	f200 80e9 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e36:	4684      	mov	ip, r0
 8000e38:	1ac9      	subs	r1, r1, r3
 8000e3a:	b2a3      	uxth	r3, r4
 8000e3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e40:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e44:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e48:	fb08 f800 	mul.w	r8, r8, r0
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x10c>
 8000e50:	193c      	adds	r4, r7, r4
 8000e52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x10a>
 8000e58:	45a0      	cmp	r8, r4
 8000e5a:	f200 80d9 	bhi.w	8001010 <__udivmoddi4+0x2bc>
 8000e5e:	4618      	mov	r0, r3
 8000e60:	eba4 0408 	sub.w	r4, r4, r8
 8000e64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e68:	e7bf      	b.n	8000dea <__udivmoddi4+0x96>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x12e>
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	f000 80b1 	beq.w	8000fd6 <__udivmoddi4+0x282>
 8000e74:	2600      	movs	r6, #0
 8000e76:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	fab3 f683 	clz	r6, r3
 8000e86:	2e00      	cmp	r6, #0
 8000e88:	d14a      	bne.n	8000f20 <__udivmoddi4+0x1cc>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0x140>
 8000e8e:	4282      	cmp	r2, r0
 8000e90:	f200 80b8 	bhi.w	8001004 <__udivmoddi4+0x2b0>
 8000e94:	1a84      	subs	r4, r0, r2
 8000e96:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	468c      	mov	ip, r1
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	d0a8      	beq.n	8000df4 <__udivmoddi4+0xa0>
 8000ea2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb0:	4097      	lsls	r7, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eba:	40d9      	lsrs	r1, r3
 8000ebc:	4330      	orrs	r0, r6
 8000ebe:	0c03      	lsrs	r3, r0, #16
 8000ec0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec4:	fa1f f887 	uxth.w	r8, r7
 8000ec8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ecc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed0:	fb06 f108 	mul.w	r1, r6, r8
 8000ed4:	4299      	cmp	r1, r3
 8000ed6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eda:	d909      	bls.n	8000ef0 <__udivmoddi4+0x19c>
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ee2:	f080 808d 	bcs.w	8001000 <__udivmoddi4+0x2ac>
 8000ee6:	4299      	cmp	r1, r3
 8000ee8:	f240 808a 	bls.w	8001000 <__udivmoddi4+0x2ac>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	443b      	add	r3, r7
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	b281      	uxth	r1, r0
 8000ef4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f00:	fb00 f308 	mul.w	r3, r0, r8
 8000f04:	428b      	cmp	r3, r1
 8000f06:	d907      	bls.n	8000f18 <__udivmoddi4+0x1c4>
 8000f08:	1879      	adds	r1, r7, r1
 8000f0a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0e:	d273      	bcs.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d971      	bls.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4439      	add	r1, r7
 8000f18:	1acb      	subs	r3, r1, r3
 8000f1a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f1e:	e778      	b.n	8000e12 <__udivmoddi4+0xbe>
 8000f20:	f1c6 0c20 	rsb	ip, r6, #32
 8000f24:	fa03 f406 	lsl.w	r4, r3, r6
 8000f28:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f2c:	431c      	orrs	r4, r3
 8000f2e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f32:	fa01 f306 	lsl.w	r3, r1, r6
 8000f36:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f3e:	431f      	orrs	r7, r3
 8000f40:	0c3b      	lsrs	r3, r7, #16
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fa1f f884 	uxth.w	r8, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f52:	fb09 fa08 	mul.w	sl, r9, r8
 8000f56:	458a      	cmp	sl, r1
 8000f58:	fa02 f206 	lsl.w	r2, r2, r6
 8000f5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x220>
 8000f62:	1861      	adds	r1, r4, r1
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d248      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6a:	458a      	cmp	sl, r1
 8000f6c:	d946      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	4421      	add	r1, r4
 8000f74:	eba1 010a 	sub.w	r1, r1, sl
 8000f78:	b2bf      	uxth	r7, r7
 8000f7a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f7e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f82:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45b8      	cmp	r8, r7
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x24a>
 8000f8e:	19e7      	adds	r7, r4, r7
 8000f90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f94:	d22e      	bcs.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f96:	45b8      	cmp	r8, r7
 8000f98:	d92c      	bls.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	4427      	add	r7, r4
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba7 0708 	sub.w	r7, r7, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454f      	cmp	r7, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	4649      	mov	r1, r9
 8000fb0:	d31a      	bcc.n	8000fe8 <__udivmoddi4+0x294>
 8000fb2:	d017      	beq.n	8000fe4 <__udivmoddi4+0x290>
 8000fb4:	b15d      	cbz	r5, 8000fce <__udivmoddi4+0x27a>
 8000fb6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fba:	eb67 0701 	sbc.w	r7, r7, r1
 8000fbe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc2:	40f2      	lsrs	r2, r6
 8000fc4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fc8:	40f7      	lsrs	r7, r6
 8000fca:	e9c5 2700 	strd	r2, r7, [r5]
 8000fce:	2600      	movs	r6, #0
 8000fd0:	4631      	mov	r1, r6
 8000fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e70b      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e9      	b.n	8000db4 <__udivmoddi4+0x60>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6fd      	b.n	8000de0 <__udivmoddi4+0x8c>
 8000fe4:	4543      	cmp	r3, r8
 8000fe6:	d2e5      	bcs.n	8000fb4 <__udivmoddi4+0x260>
 8000fe8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fec:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7df      	b.n	8000fb4 <__udivmoddi4+0x260>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e7d2      	b.n	8000f9e <__udivmoddi4+0x24a>
 8000ff8:	4660      	mov	r0, ip
 8000ffa:	e78d      	b.n	8000f18 <__udivmoddi4+0x1c4>
 8000ffc:	4681      	mov	r9, r0
 8000ffe:	e7b9      	b.n	8000f74 <__udivmoddi4+0x220>
 8001000:	4666      	mov	r6, ip
 8001002:	e775      	b.n	8000ef0 <__udivmoddi4+0x19c>
 8001004:	4630      	mov	r0, r6
 8001006:	e74a      	b.n	8000e9e <__udivmoddi4+0x14a>
 8001008:	f1ac 0c02 	sub.w	ip, ip, #2
 800100c:	4439      	add	r1, r7
 800100e:	e713      	b.n	8000e38 <__udivmoddi4+0xe4>
 8001010:	3802      	subs	r0, #2
 8001012:	443c      	add	r4, r7
 8001014:	e724      	b.n	8000e60 <__udivmoddi4+0x10c>
 8001016:	bf00      	nop

08001018 <__aeabi_idiv0>:
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <GFX_WriteLine>:
	}
}
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, ColorType color)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b08c      	sub	sp, #48	; 0x30
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
 8001028:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001034:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001038:	6879      	ldr	r1, [r7, #4]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	1acb      	subs	r3, r1, r3
 800103e:	2b00      	cmp	r3, #0
 8001040:	bfb8      	it	lt
 8001042:	425b      	neglt	r3, r3
 8001044:	429a      	cmp	r2, r3
 8001046:	bfcc      	ite	gt
 8001048:	2301      	movgt	r3, #1
 800104a:	2300      	movle	r3, #0
 800104c:	b2db      	uxtb	r3, r3
 800104e:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8001050:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00b      	beq.n	8001070 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001062:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	623b      	str	r3, [r7, #32]
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	6a3b      	ldr	r3, [r7, #32]
 800106e:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	429a      	cmp	r2, r3
 8001076:	dd0b      	ble.n	8001090 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	61fb      	str	r3, [r7, #28]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	61bb      	str	r3, [r7, #24]
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	b29a      	uxth	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	b29b      	uxth	r3, r3
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	bfb8      	it	lt
 80010a8:	425b      	neglt	r3, r3
 80010aa:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 80010ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010b0:	0fda      	lsrs	r2, r3, #31
 80010b2:	4413      	add	r3, r2
 80010b4:	105b      	asrs	r3, r3, #1
 80010b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	429a      	cmp	r2, r3
 80010be:	da02      	bge.n	80010c6 <GFX_WriteLine+0xaa>
	        ystep = 1;
 80010c0:	2301      	movs	r3, #1
 80010c2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010c4:	e02e      	b.n	8001124 <GFX_WriteLine+0x108>
	    } else {
	        ystep = -1;
 80010c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ca:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 80010cc:	e02a      	b.n	8001124 <GFX_WriteLine+0x108>
	        if (steep) {
 80010ce:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d008      	beq.n	80010e8 <GFX_WriteLine+0xcc>
	        	GFX_DrawPixel(y_start, x_start, color);
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	b211      	sxth	r1, r2
 80010de:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 fe67 	bl	8001db4 <ILI9341_WritePixel>
 80010e6:	e007      	b.n	80010f8 <GFX_WriteLine+0xdc>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	b211      	sxth	r1, r2
 80010f0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 fe5e 	bl	8001db4 <ILI9341_WritePixel>
	        }
	        err -= dy;
 80010f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80010fa:	8abb      	ldrh	r3, [r7, #20]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	b29b      	uxth	r3, r3
 8001100:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 8001102:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001106:	2b00      	cmp	r3, #0
 8001108:	da09      	bge.n	800111e <GFX_WriteLine+0x102>
	            y_start += ystep;
 800110a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	4413      	add	r3, r2
 8001112:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8001114:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001116:	8afb      	ldrh	r3, [r7, #22]
 8001118:	4413      	add	r3, r2
 800111a:	b29b      	uxth	r3, r3
 800111c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	3301      	adds	r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	429a      	cmp	r2, r3
 800112a:	ddd0      	ble.n	80010ce <GFX_WriteLine+0xb2>
	        }
	    }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3730      	adds	r7, #48	; 0x30
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, ColorType color)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af02      	add	r7, sp, #8
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
 8001142:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8001144:	68ba      	ldr	r2, [r7, #8]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	1e5a      	subs	r2, r3, #1
 800114c:	887b      	ldrh	r3, [r7, #2]
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	4613      	mov	r3, r2
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	68b9      	ldr	r1, [r7, #8]
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f7ff ff60 	bl	800101c <GFX_WriteLine>
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, ColorType color)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af02      	add	r7, sp, #8
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
 8001170:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	1e5a      	subs	r2, r3, #1
 800117a:	887b      	ldrh	r3, [r7, #2]
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	68b9      	ldr	r1, [r7, #8]
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f7ff ff4a 	bl	800101c <GFX_WriteLine>
}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	4611      	mov	r1, r2
 800119c:	461a      	mov	r2, r3
 800119e:	460b      	mov	r3, r1
 80011a0:	80fb      	strh	r3, [r7, #6]
 80011a2:	4613      	mov	r3, r2
 80011a4:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	e008      	b.n	80011be <GFX_DrawFillRectangle+0x2e>
    	GFX_DrawFastVLine(i, y, h, color);
 80011ac:	88ba      	ldrh	r2, [r7, #4]
 80011ae:	8c3b      	ldrh	r3, [r7, #32]
 80011b0:	68b9      	ldr	r1, [r7, #8]
 80011b2:	6978      	ldr	r0, [r7, #20]
 80011b4:	f7ff ffbf 	bl	8001136 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	88fa      	ldrh	r2, [r7, #6]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	697a      	ldr	r2, [r7, #20]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	dbf0      	blt.n	80011ac <GFX_DrawFillRectangle+0x1c>
    }

}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <GFX_DrawCircleHelper>:

}
#endif
#ifdef CIRCLE_HELPER
void GFX_DrawCircleHelper( int x0, int y0, uint16_t r, uint8_t cornername, ColorType color)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	4611      	mov	r1, r2
 80011e0:	461a      	mov	r2, r3
 80011e2:	460b      	mov	r3, r1
 80011e4:	80fb      	strh	r3, [r7, #6]
 80011e6:	4613      	mov	r3, r2
 80011e8:	717b      	strb	r3, [r7, #5]
    int16_t f     = 1 - r;
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	f1c3 0301 	rsb	r3, r3, #1
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	83fb      	strh	r3, [r7, #30]
    int16_t ddF_x = 1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	83bb      	strh	r3, [r7, #28]
    int16_t ddF_y = -2 * r;
 80011f8:	88fb      	ldrh	r3, [r7, #6]
 80011fa:	461a      	mov	r2, r3
 80011fc:	03d2      	lsls	r2, r2, #15
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	b29b      	uxth	r3, r3
 8001204:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	833b      	strh	r3, [r7, #24]
    int16_t y     = r;
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	82fb      	strh	r3, [r7, #22]

    while (x<y) {
 800120e:	e0b5      	b.n	800137c <GFX_DrawCircleHelper+0x1a8>
        if (f >= 0) {
 8001210:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001214:	2b00      	cmp	r3, #0
 8001216:	db0e      	blt.n	8001236 <GFX_DrawCircleHelper+0x62>
            y--;
 8001218:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800121c:	b29b      	uxth	r3, r3
 800121e:	3b01      	subs	r3, #1
 8001220:	b29b      	uxth	r3, r3
 8001222:	82fb      	strh	r3, [r7, #22]
            ddF_y += 2;
 8001224:	8b7b      	ldrh	r3, [r7, #26]
 8001226:	3302      	adds	r3, #2
 8001228:	b29b      	uxth	r3, r3
 800122a:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
 800122c:	8bfa      	ldrh	r2, [r7, #30]
 800122e:	8b7b      	ldrh	r3, [r7, #26]
 8001230:	4413      	add	r3, r2
 8001232:	b29b      	uxth	r3, r3
 8001234:	83fb      	strh	r3, [r7, #30]
        }
        x++;
 8001236:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800123a:	b29b      	uxth	r3, r3
 800123c:	3301      	adds	r3, #1
 800123e:	b29b      	uxth	r3, r3
 8001240:	833b      	strh	r3, [r7, #24]
        ddF_x += 2;
 8001242:	8bbb      	ldrh	r3, [r7, #28]
 8001244:	3302      	adds	r3, #2
 8001246:	b29b      	uxth	r3, r3
 8001248:	83bb      	strh	r3, [r7, #28]
        f     += ddF_x;
 800124a:	8bfa      	ldrh	r2, [r7, #30]
 800124c:	8bbb      	ldrh	r3, [r7, #28]
 800124e:	4413      	add	r3, r2
 8001250:	b29b      	uxth	r3, r3
 8001252:	83fb      	strh	r3, [r7, #30]
        if (cornername & 0x4) {
 8001254:	797b      	ldrb	r3, [r7, #5]
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	2b00      	cmp	r3, #0
 800125c:	d01f      	beq.n	800129e <GFX_DrawCircleHelper+0xca>
            GFX_DrawPixel(x0 + x, y0 + y, color);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	b29a      	uxth	r2, r3
 8001262:	8b3b      	ldrh	r3, [r7, #24]
 8001264:	4413      	add	r3, r2
 8001266:	b29b      	uxth	r3, r3
 8001268:	b218      	sxth	r0, r3
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	b29a      	uxth	r2, r3
 800126e:	8afb      	ldrh	r3, [r7, #22]
 8001270:	4413      	add	r3, r2
 8001272:	b29b      	uxth	r3, r3
 8001274:	b21b      	sxth	r3, r3
 8001276:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001278:	4619      	mov	r1, r3
 800127a:	f000 fd9b 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 + y, y0 + x, color);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	b29a      	uxth	r2, r3
 8001282:	8afb      	ldrh	r3, [r7, #22]
 8001284:	4413      	add	r3, r2
 8001286:	b29b      	uxth	r3, r3
 8001288:	b218      	sxth	r0, r3
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	b29a      	uxth	r2, r3
 800128e:	8b3b      	ldrh	r3, [r7, #24]
 8001290:	4413      	add	r3, r2
 8001292:	b29b      	uxth	r3, r3
 8001294:	b21b      	sxth	r3, r3
 8001296:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001298:	4619      	mov	r1, r3
 800129a:	f000 fd8b 	bl	8001db4 <ILI9341_WritePixel>
        }
        if (cornername & 0x2) {
 800129e:	797b      	ldrb	r3, [r7, #5]
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d01f      	beq.n	80012e8 <GFX_DrawCircleHelper+0x114>
            GFX_DrawPixel(x0 + x, y0 - y, color);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	8b3b      	ldrh	r3, [r7, #24]
 80012ae:	4413      	add	r3, r2
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	b218      	sxth	r0, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	8afb      	ldrh	r3, [r7, #22]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	b29b      	uxth	r3, r3
 80012be:	b21b      	sxth	r3, r3
 80012c0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80012c2:	4619      	mov	r1, r3
 80012c4:	f000 fd76 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 + y, y0 - x, color);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	8afb      	ldrh	r3, [r7, #22]
 80012ce:	4413      	add	r3, r2
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	b218      	sxth	r0, r3
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	8b3b      	ldrh	r3, [r7, #24]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	b29b      	uxth	r3, r3
 80012de:	b21b      	sxth	r3, r3
 80012e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80012e2:	4619      	mov	r1, r3
 80012e4:	f000 fd66 	bl	8001db4 <ILI9341_WritePixel>
        }
        if (cornername & 0x8) {
 80012e8:	797b      	ldrb	r3, [r7, #5]
 80012ea:	f003 0308 	and.w	r3, r3, #8
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d01f      	beq.n	8001332 <GFX_DrawCircleHelper+0x15e>
            GFX_DrawPixel(x0 - y, y0 + x, color);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	8afb      	ldrh	r3, [r7, #22]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	b218      	sxth	r0, r3
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	b29a      	uxth	r2, r3
 8001302:	8b3b      	ldrh	r3, [r7, #24]
 8001304:	4413      	add	r3, r2
 8001306:	b29b      	uxth	r3, r3
 8001308:	b21b      	sxth	r3, r3
 800130a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800130c:	4619      	mov	r1, r3
 800130e:	f000 fd51 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 - x, y0 + y, color);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	b29a      	uxth	r2, r3
 8001316:	8b3b      	ldrh	r3, [r7, #24]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	b29b      	uxth	r3, r3
 800131c:	b218      	sxth	r0, r3
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	b29a      	uxth	r2, r3
 8001322:	8afb      	ldrh	r3, [r7, #22]
 8001324:	4413      	add	r3, r2
 8001326:	b29b      	uxth	r3, r3
 8001328:	b21b      	sxth	r3, r3
 800132a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800132c:	4619      	mov	r1, r3
 800132e:	f000 fd41 	bl	8001db4 <ILI9341_WritePixel>
        }
        if (cornername & 0x1) {
 8001332:	797b      	ldrb	r3, [r7, #5]
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	2b00      	cmp	r3, #0
 800133a:	d01f      	beq.n	800137c <GFX_DrawCircleHelper+0x1a8>
            GFX_DrawPixel(x0 - y, y0 - x, color);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	b29a      	uxth	r2, r3
 8001340:	8afb      	ldrh	r3, [r7, #22]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	b29b      	uxth	r3, r3
 8001346:	b218      	sxth	r0, r3
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	b29a      	uxth	r2, r3
 800134c:	8b3b      	ldrh	r3, [r7, #24]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	b29b      	uxth	r3, r3
 8001352:	b21b      	sxth	r3, r3
 8001354:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001356:	4619      	mov	r1, r3
 8001358:	f000 fd2c 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 - x, y0 - y, color);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	b29a      	uxth	r2, r3
 8001360:	8b3b      	ldrh	r3, [r7, #24]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	b29b      	uxth	r3, r3
 8001366:	b218      	sxth	r0, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	b29a      	uxth	r2, r3
 800136c:	8afb      	ldrh	r3, [r7, #22]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	b29b      	uxth	r3, r3
 8001372:	b21b      	sxth	r3, r3
 8001374:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001376:	4619      	mov	r1, r3
 8001378:	f000 fd1c 	bl	8001db4 <ILI9341_WritePixel>
    while (x<y) {
 800137c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001380:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001384:	429a      	cmp	r2, r3
 8001386:	f6ff af43 	blt.w	8001210 <GFX_DrawCircleHelper+0x3c>
        }
    }
}
 800138a:	bf00      	nop
 800138c:	bf00      	nop
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <GFX_DrawFillCircleHelper>:
#endif
#ifdef FILL_CIRCLE_HELPER
void GFX_DrawFillCircleHelper(int x0, int y0, uint16_t r, uint8_t cornername, int16_t delta, ColorType color)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	4611      	mov	r1, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	460b      	mov	r3, r1
 80013a4:	80fb      	strh	r3, [r7, #6]
 80013a6:	4613      	mov	r3, r2
 80013a8:	717b      	strb	r3, [r7, #5]

    int16_t f     = 1 - r;
 80013aa:	88fb      	ldrh	r3, [r7, #6]
 80013ac:	f1c3 0301 	rsb	r3, r3, #1
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	83fb      	strh	r3, [r7, #30]
    int16_t ddF_x = 1;
 80013b4:	2301      	movs	r3, #1
 80013b6:	83bb      	strh	r3, [r7, #28]
    int16_t ddF_y = -2 * r;
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	461a      	mov	r2, r3
 80013bc:	03d2      	lsls	r2, r2, #15
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	833b      	strh	r3, [r7, #24]
    int16_t y     = r;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	82fb      	strh	r3, [r7, #22]

    while (x<y) {
 80013ce:	e073      	b.n	80014b8 <GFX_DrawFillCircleHelper+0x124>
        if (f >= 0) {
 80013d0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db0e      	blt.n	80013f6 <GFX_DrawFillCircleHelper+0x62>
            y--;
 80013d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	3b01      	subs	r3, #1
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	82fb      	strh	r3, [r7, #22]
            ddF_y += 2;
 80013e4:	8b7b      	ldrh	r3, [r7, #26]
 80013e6:	3302      	adds	r3, #2
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
 80013ec:	8bfa      	ldrh	r2, [r7, #30]
 80013ee:	8b7b      	ldrh	r3, [r7, #26]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	83fb      	strh	r3, [r7, #30]
        }
        x++;
 80013f6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	3301      	adds	r3, #1
 80013fe:	b29b      	uxth	r3, r3
 8001400:	833b      	strh	r3, [r7, #24]
        ddF_x += 2;
 8001402:	8bbb      	ldrh	r3, [r7, #28]
 8001404:	3302      	adds	r3, #2
 8001406:	b29b      	uxth	r3, r3
 8001408:	83bb      	strh	r3, [r7, #28]
        f     += ddF_x;
 800140a:	8bfa      	ldrh	r2, [r7, #30]
 800140c:	8bbb      	ldrh	r3, [r7, #28]
 800140e:	4413      	add	r3, r2
 8001410:	b29b      	uxth	r3, r3
 8001412:	83fb      	strh	r3, [r7, #30]

        if (cornername & 0x1) {
 8001414:	797b      	ldrb	r3, [r7, #5]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b00      	cmp	r3, #0
 800141c:	d023      	beq.n	8001466 <GFX_DrawFillCircleHelper+0xd2>
            GFX_DrawFastVLine(x0+x, y0-y, 2*y+1+delta, color);
 800141e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	18d0      	adds	r0, r2, r3
 8001426:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	1ad1      	subs	r1, r2, r3
 800142e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800143a:	441a      	add	r2, r3
 800143c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800143e:	f7ff fe7a 	bl	8001136 <GFX_DrawFastVLine>
            GFX_DrawFastVLine(x0+y, y0-x, 2*x+1+delta, color);
 8001442:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	18d0      	adds	r0, r2, r3
 800144a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	1ad1      	subs	r1, r2, r3
 8001452:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800145e:	441a      	add	r2, r3
 8001460:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001462:	f7ff fe68 	bl	8001136 <GFX_DrawFastVLine>
        }
        if (cornername & 0x2) {
 8001466:	797b      	ldrb	r3, [r7, #5]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d023      	beq.n	80014b8 <GFX_DrawFillCircleHelper+0x124>
            GFX_DrawFastVLine(x0-x, y0-y, 2*y+1+delta, color);
 8001470:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001474:	68fa      	ldr	r2, [r7, #12]
 8001476:	1ad0      	subs	r0, r2, r3
 8001478:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800147c:	68ba      	ldr	r2, [r7, #8]
 800147e:	1ad1      	subs	r1, r2, r3
 8001480:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	1c5a      	adds	r2, r3, #1
 8001488:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800148c:	441a      	add	r2, r3
 800148e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001490:	f7ff fe51 	bl	8001136 <GFX_DrawFastVLine>
            GFX_DrawFastVLine(x0-y, y0-x, 2*x+1+delta, color);
 8001494:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	1ad0      	subs	r0, r2, r3
 800149c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80014a0:	68ba      	ldr	r2, [r7, #8]
 80014a2:	1ad1      	subs	r1, r2, r3
 80014a4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	1c5a      	adds	r2, r3, #1
 80014ac:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80014b0:	441a      	add	r2, r3
 80014b2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014b4:	f7ff fe3f 	bl	8001136 <GFX_DrawFastVLine>
    while (x<y) {
 80014b8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80014bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	db85      	blt.n	80013d0 <GFX_DrawFillCircleHelper+0x3c>
        }
    }
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3720      	adds	r7, #32
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <GFX_DrawRoundRectangle>:
    GFX_DrawFillCircleHelper(x0, y0, r, 3, 0, color);
}
#endif
#if USING_ROUND_RECTANGLE == 1
void GFX_DrawRoundRectangle(int x, int y, uint16_t w, uint16_t h, uint16_t r, ColorType color)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b086      	sub	sp, #24
 80014d2:	af02      	add	r7, sp, #8
 80014d4:	60f8      	str	r0, [r7, #12]
 80014d6:	60b9      	str	r1, [r7, #8]
 80014d8:	4611      	mov	r1, r2
 80014da:	461a      	mov	r2, r3
 80014dc:	460b      	mov	r3, r1
 80014de:	80fb      	strh	r3, [r7, #6]
 80014e0:	4613      	mov	r3, r2
 80014e2:	80bb      	strh	r3, [r7, #4]
	GFX_DrawFastHLine(x+r  , y    , w-2*r, color); // Top
 80014e4:	8b3a      	ldrh	r2, [r7, #24]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	18d0      	adds	r0, r2, r3
 80014ea:	88fa      	ldrh	r2, [r7, #6]
 80014ec:	8b3b      	ldrh	r3, [r7, #24]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	1ad2      	subs	r2, r2, r3
 80014f2:	8bbb      	ldrh	r3, [r7, #28]
 80014f4:	68b9      	ldr	r1, [r7, #8]
 80014f6:	f7ff fe35 	bl	8001164 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x+r  , y+h-1, w-2*r, color); // Bottom
 80014fa:	8b3a      	ldrh	r2, [r7, #24]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	18d0      	adds	r0, r2, r3
 8001500:	88ba      	ldrh	r2, [r7, #4]
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	4413      	add	r3, r2
 8001506:	1e59      	subs	r1, r3, #1
 8001508:	88fa      	ldrh	r2, [r7, #6]
 800150a:	8b3b      	ldrh	r3, [r7, #24]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	1ad2      	subs	r2, r2, r3
 8001510:	8bbb      	ldrh	r3, [r7, #28]
 8001512:	f7ff fe27 	bl	8001164 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x    , y+r  , h-2*r, color); // Left
 8001516:	8b3a      	ldrh	r2, [r7, #24]
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	18d1      	adds	r1, r2, r3
 800151c:	88ba      	ldrh	r2, [r7, #4]
 800151e:	8b3b      	ldrh	r3, [r7, #24]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	1ad2      	subs	r2, r2, r3
 8001524:	8bbb      	ldrh	r3, [r7, #28]
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f7ff fe05 	bl	8001136 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y+r  , h-2*r, color); // Right
 800152c:	88fa      	ldrh	r2, [r7, #6]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	4413      	add	r3, r2
 8001532:	1e58      	subs	r0, r3, #1
 8001534:	8b3a      	ldrh	r2, [r7, #24]
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	18d1      	adds	r1, r2, r3
 800153a:	88ba      	ldrh	r2, [r7, #4]
 800153c:	8b3b      	ldrh	r3, [r7, #24]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	1ad2      	subs	r2, r2, r3
 8001542:	8bbb      	ldrh	r3, [r7, #28]
 8001544:	f7ff fdf7 	bl	8001136 <GFX_DrawFastVLine>
    // draw four corners
    GFX_DrawCircleHelper(x+r    , y+r    , r, 1, color);
 8001548:	8b3a      	ldrh	r2, [r7, #24]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	18d0      	adds	r0, r2, r3
 800154e:	8b3a      	ldrh	r2, [r7, #24]
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	18d1      	adds	r1, r2, r3
 8001554:	8b3a      	ldrh	r2, [r7, #24]
 8001556:	8bbb      	ldrh	r3, [r7, #28]
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2301      	movs	r3, #1
 800155c:	f7ff fe3a 	bl	80011d4 <GFX_DrawCircleHelper>
    GFX_DrawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8001560:	88fa      	ldrh	r2, [r7, #6]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	441a      	add	r2, r3
 8001566:	8b3b      	ldrh	r3, [r7, #24]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	1e58      	subs	r0, r3, #1
 800156c:	8b3a      	ldrh	r2, [r7, #24]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	18d1      	adds	r1, r2, r3
 8001572:	8b3a      	ldrh	r2, [r7, #24]
 8001574:	8bbb      	ldrh	r3, [r7, #28]
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	2302      	movs	r3, #2
 800157a:	f7ff fe2b 	bl	80011d4 <GFX_DrawCircleHelper>
    GFX_DrawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 800157e:	88fa      	ldrh	r2, [r7, #6]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	441a      	add	r2, r3
 8001584:	8b3b      	ldrh	r3, [r7, #24]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	1e58      	subs	r0, r3, #1
 800158a:	88ba      	ldrh	r2, [r7, #4]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	441a      	add	r2, r3
 8001590:	8b3b      	ldrh	r3, [r7, #24]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	1e59      	subs	r1, r3, #1
 8001596:	8b3a      	ldrh	r2, [r7, #24]
 8001598:	8bbb      	ldrh	r3, [r7, #28]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	2304      	movs	r3, #4
 800159e:	f7ff fe19 	bl	80011d4 <GFX_DrawCircleHelper>
    GFX_DrawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 80015a2:	8b3a      	ldrh	r2, [r7, #24]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	18d0      	adds	r0, r2, r3
 80015a8:	88ba      	ldrh	r2, [r7, #4]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	441a      	add	r2, r3
 80015ae:	8b3b      	ldrh	r3, [r7, #24]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	1e59      	subs	r1, r3, #1
 80015b4:	8b3a      	ldrh	r2, [r7, #24]
 80015b6:	8bbb      	ldrh	r3, [r7, #28]
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	2308      	movs	r3, #8
 80015bc:	f7ff fe0a 	bl	80011d4 <GFX_DrawCircleHelper>
}
 80015c0:	bf00      	nop
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <GFX_DrawFillRoundRectangle>:
#endif
#if USING_FILL_ROUND_RECTANGLE == 1
void GFX_DrawFillRoundRectangle(int x, int y, uint16_t w, uint16_t h, uint16_t r, ColorType color)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b087      	sub	sp, #28
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	4611      	mov	r1, r2
 80015d4:	461a      	mov	r2, r3
 80015d6:	460b      	mov	r3, r1
 80015d8:	80fb      	strh	r3, [r7, #6]
 80015da:	4613      	mov	r3, r2
 80015dc:	80bb      	strh	r3, [r7, #4]
    // smarter version

	GFX_DrawFillRectangle(x+r, y, w-2*r, h, color);
 80015de:	8c3a      	ldrh	r2, [r7, #32]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	18d0      	adds	r0, r2, r3
 80015e4:	8c3b      	ldrh	r3, [r7, #32]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	88fa      	ldrh	r2, [r7, #6]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	88b9      	ldrh	r1, [r7, #4]
 80015f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	460b      	mov	r3, r1
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	f7ff fdc9 	bl	8001190 <GFX_DrawFillRectangle>

    // draw four corners
	GFX_DrawFillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 80015fe:	88fa      	ldrh	r2, [r7, #6]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	441a      	add	r2, r3
 8001604:	8c3b      	ldrh	r3, [r7, #32]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	1e58      	subs	r0, r3, #1
 800160a:	8c3a      	ldrh	r2, [r7, #32]
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	18d1      	adds	r1, r2, r3
 8001610:	8c3b      	ldrh	r3, [r7, #32]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	b29b      	uxth	r3, r3
 8001616:	88ba      	ldrh	r2, [r7, #4]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	b29b      	uxth	r3, r3
 800161c:	3b01      	subs	r3, #1
 800161e:	b29b      	uxth	r3, r3
 8001620:	b21b      	sxth	r3, r3
 8001622:	8c3c      	ldrh	r4, [r7, #32]
 8001624:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001626:	9201      	str	r2, [sp, #4]
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	2301      	movs	r3, #1
 800162c:	4622      	mov	r2, r4
 800162e:	f7ff feb1 	bl	8001394 <GFX_DrawFillCircleHelper>
	GFX_DrawFillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8001632:	8c3a      	ldrh	r2, [r7, #32]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	18d0      	adds	r0, r2, r3
 8001638:	8c3a      	ldrh	r2, [r7, #32]
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	18d1      	adds	r1, r2, r3
 800163e:	8c3b      	ldrh	r3, [r7, #32]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	b29b      	uxth	r3, r3
 8001644:	88ba      	ldrh	r2, [r7, #4]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	b29b      	uxth	r3, r3
 800164a:	3b01      	subs	r3, #1
 800164c:	b29b      	uxth	r3, r3
 800164e:	b21b      	sxth	r3, r3
 8001650:	8c3c      	ldrh	r4, [r7, #32]
 8001652:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001654:	9201      	str	r2, [sp, #4]
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2302      	movs	r3, #2
 800165a:	4622      	mov	r2, r4
 800165c:	f7ff fe9a 	bl	8001394 <GFX_DrawFillCircleHelper>
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	bd90      	pop	{r4, r7, pc}

08001668 <EF_SetFont>:
#include "string.h"

const FONT_INFO *CurrentFont;

void EF_SetFont(const FONT_INFO *Font)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	CurrentFont = Font;
 8001670:	4a04      	ldr	r2, [pc, #16]	; (8001684 <EF_SetFont+0x1c>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6013      	str	r3, [r2, #0]
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	20000258 	.word	0x20000258

08001688 <EF_GetFontHeight>:

uint8_t EF_GetFontHeight(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
	return CurrentFont->CharHeight;
 800168c:	4b03      	ldr	r3, [pc, #12]	; (800169c <EF_GetFontHeight+0x14>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	781b      	ldrb	r3, [r3, #0]
}
 8001692:	4618      	mov	r0, r3
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	20000258 	.word	0x20000258

080016a0 <EF_GetFontStartChar>:

uint8_t EF_GetFontStartChar(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
	return CurrentFont->StartChar;
 80016a4:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <EF_GetFontStartChar+0x14>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	785b      	ldrb	r3, [r3, #1]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	20000258 	.word	0x20000258

080016b8 <EF_GetFontEndChar>:

uint8_t EF_GetFontEndChar(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
	return CurrentFont->EndChar;
 80016bc:	4b03      	ldr	r3, [pc, #12]	; (80016cc <EF_GetFontEndChar+0x14>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	789b      	ldrb	r3, [r3, #2]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	20000258 	.word	0x20000258

080016d0 <EF_GetFontSpaceWidth>:

uint8_t EF_GetFontSpaceWidth(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
	return CurrentFont->SpaceWidth;
 80016d4:	4b03      	ldr	r3, [pc, #12]	; (80016e4 <EF_GetFontSpaceWidth+0x14>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	78db      	ldrb	r3, [r3, #3]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	20000258 	.word	0x20000258

080016e8 <EF_DecodePolish>:

char EF_DecodePolish(uint8_t chMsb, uint8_t chLsb)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	460a      	mov	r2, r1
 80016f2:	71fb      	strb	r3, [r7, #7]
 80016f4:	4613      	mov	r3, r2
 80016f6:	71bb      	strb	r3, [r7, #6]
	switch(chMsb) // Check first byte
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	2bc5      	cmp	r3, #197	; 0xc5
 80016fc:	d052      	beq.n	80017a4 <EF_DecodePolish+0xbc>
 80016fe:	2bc5      	cmp	r3, #197	; 0xc5
 8001700:	f300 80e7 	bgt.w	80018d2 <EF_DecodePolish+0x1ea>
 8001704:	2bc3      	cmp	r3, #195	; 0xc3
 8001706:	d002      	beq.n	800170e <EF_DecodePolish+0x26>
 8001708:	2bc4      	cmp	r3, #196	; 0xc4
 800170a:	d00a      	beq.n	8001722 <EF_DecodePolish+0x3a>
 800170c:	e0e1      	b.n	80018d2 <EF_DecodePolish+0x1ea>
	{
	case 0xC3: // Ó, ó
		switch(chLsb) // Check second byte
 800170e:	79bb      	ldrb	r3, [r7, #6]
 8001710:	2b93      	cmp	r3, #147	; 0x93
 8001712:	d002      	beq.n	800171a <EF_DecodePolish+0x32>
 8001714:	2bb3      	cmp	r3, #179	; 0xb3
 8001716:	d002      	beq.n	800171e <EF_DecodePolish+0x36>
			break;
		case 0xB3: // ó
			return 0x8D;
			break;
		}
		break;
 8001718:	e0db      	b.n	80018d2 <EF_DecodePolish+0x1ea>
			return 0x84;
 800171a:	2384      	movs	r3, #132	; 0x84
 800171c:	e0da      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			return 0x8D;
 800171e:	238d      	movs	r3, #141	; 0x8d
 8001720:	e0d8      	b.n	80018d4 <EF_DecodePolish+0x1ec>
	case 0xC4: // Ą, Ę, Ć, ą, ę, ć
		switch(chLsb) // Check second byte
 8001722:	79bb      	ldrb	r3, [r7, #6]
 8001724:	3b84      	subs	r3, #132	; 0x84
 8001726:	2b15      	cmp	r3, #21
 8001728:	f200 80d0 	bhi.w	80018cc <EF_DecodePolish+0x1e4>
 800172c:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <EF_DecodePolish+0x4c>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	0800178d 	.word	0x0800178d
 8001738:	08001799 	.word	0x08001799
 800173c:	08001795 	.word	0x08001795
 8001740:	080017a1 	.word	0x080017a1
 8001744:	080018cd 	.word	0x080018cd
 8001748:	080018cd 	.word	0x080018cd
 800174c:	080018cd 	.word	0x080018cd
 8001750:	080018cd 	.word	0x080018cd
 8001754:	080018cd 	.word	0x080018cd
 8001758:	080018cd 	.word	0x080018cd
 800175c:	080018cd 	.word	0x080018cd
 8001760:	080018cd 	.word	0x080018cd
 8001764:	080018cd 	.word	0x080018cd
 8001768:	080018cd 	.word	0x080018cd
 800176c:	080018cd 	.word	0x080018cd
 8001770:	080018cd 	.word	0x080018cd
 8001774:	080018cd 	.word	0x080018cd
 8001778:	080018cd 	.word	0x080018cd
 800177c:	080018cd 	.word	0x080018cd
 8001780:	080018cd 	.word	0x080018cd
 8001784:	08001791 	.word	0x08001791
 8001788:	0800179d 	.word	0x0800179d
		{
		case 0x84: // Ą
			return 0x7F;
 800178c:	237f      	movs	r3, #127	; 0x7f
 800178e:	e0a1      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x98: // Ę
			return 0x81;
 8001790:	2381      	movs	r3, #129	; 0x81
 8001792:	e09f      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x86: // Ć
			return 0x80;
 8001794:	2380      	movs	r3, #128	; 0x80
 8001796:	e09d      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x85: // ą
			return 0x88;
 8001798:	2388      	movs	r3, #136	; 0x88
 800179a:	e09b      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x99: // ę
			return 0x8A;
 800179c:	238a      	movs	r3, #138	; 0x8a
 800179e:	e099      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x87: // ć
			return 0x89;
 80017a0:	2389      	movs	r3, #137	; 0x89
 80017a2:	e097      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		}
		break;
	case 0xC5: // Ł, Ń, Ś, Ź, Ż, ł, ń, ś, ź, ż
		switch(chLsb) // Check second byte
 80017a4:	79bb      	ldrb	r3, [r7, #6]
 80017a6:	3b81      	subs	r3, #129	; 0x81
 80017a8:	2b3b      	cmp	r3, #59	; 0x3b
 80017aa:	f200 8091 	bhi.w	80018d0 <EF_DecodePolish+0x1e8>
 80017ae:	a201      	add	r2, pc, #4	; (adr r2, 80017b4 <EF_DecodePolish+0xcc>)
 80017b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b4:	080018a5 	.word	0x080018a5
 80017b8:	080018b9 	.word	0x080018b9
 80017bc:	080018a9 	.word	0x080018a9
 80017c0:	080018bd 	.word	0x080018bd
 80017c4:	080018d1 	.word	0x080018d1
 80017c8:	080018d1 	.word	0x080018d1
 80017cc:	080018d1 	.word	0x080018d1
 80017d0:	080018d1 	.word	0x080018d1
 80017d4:	080018d1 	.word	0x080018d1
 80017d8:	080018d1 	.word	0x080018d1
 80017dc:	080018d1 	.word	0x080018d1
 80017e0:	080018d1 	.word	0x080018d1
 80017e4:	080018d1 	.word	0x080018d1
 80017e8:	080018d1 	.word	0x080018d1
 80017ec:	080018d1 	.word	0x080018d1
 80017f0:	080018d1 	.word	0x080018d1
 80017f4:	080018d1 	.word	0x080018d1
 80017f8:	080018d1 	.word	0x080018d1
 80017fc:	080018d1 	.word	0x080018d1
 8001800:	080018d1 	.word	0x080018d1
 8001804:	080018d1 	.word	0x080018d1
 8001808:	080018d1 	.word	0x080018d1
 800180c:	080018d1 	.word	0x080018d1
 8001810:	080018d1 	.word	0x080018d1
 8001814:	080018d1 	.word	0x080018d1
 8001818:	080018ad 	.word	0x080018ad
 800181c:	080018c1 	.word	0x080018c1
 8001820:	080018d1 	.word	0x080018d1
 8001824:	080018d1 	.word	0x080018d1
 8001828:	080018d1 	.word	0x080018d1
 800182c:	080018d1 	.word	0x080018d1
 8001830:	080018d1 	.word	0x080018d1
 8001834:	080018d1 	.word	0x080018d1
 8001838:	080018d1 	.word	0x080018d1
 800183c:	080018d1 	.word	0x080018d1
 8001840:	080018d1 	.word	0x080018d1
 8001844:	080018d1 	.word	0x080018d1
 8001848:	080018d1 	.word	0x080018d1
 800184c:	080018d1 	.word	0x080018d1
 8001850:	080018d1 	.word	0x080018d1
 8001854:	080018d1 	.word	0x080018d1
 8001858:	080018d1 	.word	0x080018d1
 800185c:	080018d1 	.word	0x080018d1
 8001860:	080018d1 	.word	0x080018d1
 8001864:	080018d1 	.word	0x080018d1
 8001868:	080018d1 	.word	0x080018d1
 800186c:	080018d1 	.word	0x080018d1
 8001870:	080018d1 	.word	0x080018d1
 8001874:	080018d1 	.word	0x080018d1
 8001878:	080018d1 	.word	0x080018d1
 800187c:	080018d1 	.word	0x080018d1
 8001880:	080018d1 	.word	0x080018d1
 8001884:	080018d1 	.word	0x080018d1
 8001888:	080018d1 	.word	0x080018d1
 800188c:	080018d1 	.word	0x080018d1
 8001890:	080018d1 	.word	0x080018d1
 8001894:	080018b1 	.word	0x080018b1
 8001898:	080018c5 	.word	0x080018c5
 800189c:	080018b5 	.word	0x080018b5
 80018a0:	080018c9 	.word	0x080018c9
		{
		case 0x81: // Ł
			return 0x82;
 80018a4:	2382      	movs	r3, #130	; 0x82
 80018a6:	e015      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x83: // Ń
			return 0x83;
 80018a8:	2383      	movs	r3, #131	; 0x83
 80018aa:	e013      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x9A: // Ś
			return 0x85;
 80018ac:	2385      	movs	r3, #133	; 0x85
 80018ae:	e011      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xB9: // Ź
			return 0x86;
 80018b0:	2386      	movs	r3, #134	; 0x86
 80018b2:	e00f      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xBB: // Ż
			return 0x87;
 80018b4:	2387      	movs	r3, #135	; 0x87
 80018b6:	e00d      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x82: // ł
			return 0x8B;
 80018b8:	238b      	movs	r3, #139	; 0x8b
 80018ba:	e00b      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x84: // ń
			return 0x8C;
 80018bc:	238c      	movs	r3, #140	; 0x8c
 80018be:	e009      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x9B: // ś
			return 0x8E;
 80018c0:	238e      	movs	r3, #142	; 0x8e
 80018c2:	e007      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xBA: // ź
			return 0x8F;
 80018c4:	238f      	movs	r3, #143	; 0x8f
 80018c6:	e005      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xBC: // ż
			return 0x90;
 80018c8:	2390      	movs	r3, #144	; 0x90
 80018ca:	e003      	b.n	80018d4 <EF_DecodePolish+0x1ec>
		break;
 80018cc:	bf00      	nop
 80018ce:	e000      	b.n	80018d2 <EF_DecodePolish+0x1ea>
			break;
		}
		break;
 80018d0:	bf00      	nop
	}

	return 0;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <EF_PutChar>:

uint8_t EF_PutChar(char ch, uint16_t PosX, uint16_t PosY, uint16_t Fcolor, BG_FONT Btransparent, uint16_t Bcolor)
{
 80018e0:	b5b0      	push	{r4, r5, r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	4604      	mov	r4, r0
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	71fb      	strb	r3, [r7, #7]
 80018f2:	4603      	mov	r3, r0
 80018f4:	80bb      	strh	r3, [r7, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	807b      	strh	r3, [r7, #2]
 80018fa:	4613      	mov	r3, r2
 80018fc:	803b      	strh	r3, [r7, #0]
	uint16_t PixelHeight;
	uint8_t WidthLoops, CharBits, CharBitsLeft;
	uint8_t CharNumber = ch - EF_GetFontStartChar();
 80018fe:	f7ff fecf 	bl	80016a0 <EF_GetFontStartChar>
 8001902:	4603      	mov	r3, r0
 8001904:	461a      	mov	r2, r3
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	1a9b      	subs	r3, r3, r2
 800190a:	747b      	strb	r3, [r7, #17]

	if(ch == ' ') // Check if we have a Space char
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	2b20      	cmp	r3, #32
 8001910:	d120      	bne.n	8001954 <EF_PutChar+0x74>
	{
		if(Btransparent == BG_COLOR) // If draw BG by color...
 8001912:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001916:	2b01      	cmp	r3, #1
 8001918:	d114      	bne.n	8001944 <EF_PutChar+0x64>
		{
			// Draw filled rectangle on Space char
			GFX_DrawFillRectangle(PosX, PosY, SPACE_WIDHT * EF_GetFontSpaceWidth(), CurrentFont->CharHeight,  Bcolor);
 800191a:	88bc      	ldrh	r4, [r7, #4]
 800191c:	887d      	ldrh	r5, [r7, #2]
 800191e:	f7ff fed7 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001922:	4603      	mov	r3, r0
 8001924:	b29b      	uxth	r3, r3
 8001926:	461a      	mov	r2, r3
 8001928:	0052      	lsls	r2, r2, #1
 800192a:	4413      	add	r3, r2
 800192c:	b29a      	uxth	r2, r3
 800192e:	4b5a      	ldr	r3, [pc, #360]	; (8001a98 <EF_PutChar+0x1b8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	b299      	uxth	r1, r3
 8001936:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	460b      	mov	r3, r1
 800193c:	4629      	mov	r1, r5
 800193e:	4620      	mov	r0, r4
 8001940:	f7ff fc26 	bl	8001190 <GFX_DrawFillRectangle>
		}
		// Return width for String function
		return SPACE_WIDHT * EF_GetFontSpaceWidth();
 8001944:	f7ff fec4 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001948:	4603      	mov	r3, r0
 800194a:	461a      	mov	r2, r3
 800194c:	0052      	lsls	r2, r2, #1
 800194e:	4413      	add	r3, r2
 8001950:	b2db      	uxtb	r3, r3
 8001952:	e09c      	b.n	8001a8e <EF_PutChar+0x1ae>
	}

	// Return if char is not in our font  (smaller than the first)
	if(ch < EF_GetFontStartChar())
 8001954:	f7ff fea4 	bl	80016a0 <EF_GetFontStartChar>
 8001958:	4603      	mov	r3, r0
 800195a:	461a      	mov	r2, r3
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	4293      	cmp	r3, r2
 8001960:	d201      	bcs.n	8001966 <EF_PutChar+0x86>
	{
		return 0;
 8001962:	2300      	movs	r3, #0
 8001964:	e093      	b.n	8001a8e <EF_PutChar+0x1ae>
	}

	// Return if char is not in our font (bigger than the lastlast)
	if(CharNumber > EF_GetFontEndChar())
 8001966:	f7ff fea7 	bl	80016b8 <EF_GetFontEndChar>
 800196a:	4603      	mov	r3, r0
 800196c:	461a      	mov	r2, r3
 800196e:	7c7b      	ldrb	r3, [r7, #17]
 8001970:	4293      	cmp	r3, r2
 8001972:	d901      	bls.n	8001978 <EF_PutChar+0x98>
	{
		return 0;
 8001974:	2300      	movs	r3, #0
 8001976:	e08a      	b.n	8001a8e <EF_PutChar+0x1ae>
	}

	// Get Current char info descriptor - {width, bitmap start byte}
	const FONT_CHAR_INFO *CurrentChar = &CurrentFont->CharDescription[CharNumber];
 8001978:	4b47      	ldr	r3, [pc, #284]	; (8001a98 <EF_PutChar+0x1b8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	7c7b      	ldrb	r3, [r7, #17]
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	60fb      	str	r3, [r7, #12]
	// Get bitmap pointer for our char
	uint8_t *CharPointer = (uint8_t*)&CurrentFont->CharBitmaps[CurrentFont->CharDescription[CharNumber].CharOffset];
 8001986:	4b44      	ldr	r3, [pc, #272]	; (8001a98 <EF_PutChar+0x1b8>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4a42      	ldr	r2, [pc, #264]	; (8001a98 <EF_PutChar+0x1b8>)
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	6851      	ldr	r1, [r2, #4]
 8001992:	7c7a      	ldrb	r2, [r7, #17]
 8001994:	0092      	lsls	r2, r2, #2
 8001996:	440a      	add	r2, r1
 8001998:	8852      	ldrh	r2, [r2, #2]
 800199a:	4413      	add	r3, r2
 800199c:	617b      	str	r3, [r7, #20]

	// 1st iteration - for each Row by Height
	for(PixelHeight = 0; PixelHeight < CurrentFont->CharHeight; PixelHeight++)
 800199e:	2300      	movs	r3, #0
 80019a0:	83fb      	strh	r3, [r7, #30]
 80019a2:	e066      	b.n	8001a72 <EF_PutChar+0x192>
	{
		// Check how many bits left to draw in current Row
		CharBitsLeft = CurrentChar->CharWidth;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	76fb      	strb	r3, [r7, #27]

		// 2nd Iterator - For each byte in that Row
		for(WidthLoops = 0; WidthLoops <= (CurrentChar->CharWidth-1) / 8; WidthLoops++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	777b      	strb	r3, [r7, #29]
 80019ae:	e053      	b.n	8001a58 <EF_PutChar+0x178>
		{
			// Take one line
			uint8_t line = (uint8_t)*CharPointer;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	74fb      	strb	r3, [r7, #19]
			// Define how many bit to draw - full byte or less
			if(CharBitsLeft >= 8)
 80019b6:	7efb      	ldrb	r3, [r7, #27]
 80019b8:	2b07      	cmp	r3, #7
 80019ba:	d905      	bls.n	80019c8 <EF_PutChar+0xe8>
			{
				CharBits = 8; // Full byte
 80019bc:	2308      	movs	r3, #8
 80019be:	773b      	strb	r3, [r7, #28]
				CharBitsLeft -= 8; // Decrease bits left counter
 80019c0:	7efb      	ldrb	r3, [r7, #27]
 80019c2:	3b08      	subs	r3, #8
 80019c4:	76fb      	strb	r3, [r7, #27]
 80019c6:	e001      	b.n	80019cc <EF_PutChar+0xec>
			}
			else
			{
				// If less than byte - only few bits
				CharBits = CharBitsLeft;
 80019c8:	7efb      	ldrb	r3, [r7, #27]
 80019ca:	773b      	strb	r3, [r7, #28]
			}

			// 3rd Iterator - for each bit in current byte in current row ;)
			for(uint8_t i = 0; i < CharBits; i++, line <<= 1)
 80019cc:	2300      	movs	r3, #0
 80019ce:	74bb      	strb	r3, [r7, #18]
 80019d0:	e038      	b.n	8001a44 <EF_PutChar+0x164>
			{
				// Check bit first from left
				if(line & 0x80)
 80019d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da15      	bge.n	8001a06 <EF_PutChar+0x126>
				{
					// If pixel exists - draw it
					GFX_DrawPixel(PosX + (WidthLoops*8) + i,  PosY + PixelHeight, Fcolor);
 80019da:	7f7b      	ldrb	r3, [r7, #29]
 80019dc:	b29b      	uxth	r3, r3
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	88bb      	ldrh	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	7cbb      	ldrb	r3, [r7, #18]
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	b218      	sxth	r0, r3
 80019f2:	887a      	ldrh	r2, [r7, #2]
 80019f4:	8bfb      	ldrh	r3, [r7, #30]
 80019f6:	4413      	add	r3, r2
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	883a      	ldrh	r2, [r7, #0]
 80019fe:	4619      	mov	r1, r3
 8001a00:	f000 f9d8 	bl	8001db4 <ILI9341_WritePixel>
 8001a04:	e018      	b.n	8001a38 <EF_PutChar+0x158>
				}
				else if(Btransparent == BG_COLOR) // Check if we want to draw background
 8001a06:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d114      	bne.n	8001a38 <EF_PutChar+0x158>
				{
					// If no character pixel, then BG pixel
					GFX_DrawPixel(PosX + (WidthLoops*8) + i, PosY + PixelHeight, Bcolor);
 8001a0e:	7f7b      	ldrb	r3, [r7, #29]
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	88bb      	ldrh	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	7cbb      	ldrb	r3, [r7, #18]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	4413      	add	r3, r2
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	b218      	sxth	r0, r3
 8001a26:	887a      	ldrh	r2, [r7, #2]
 8001a28:	8bfb      	ldrh	r3, [r7, #30]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001a32:	4619      	mov	r1, r3
 8001a34:	f000 f9be 	bl	8001db4 <ILI9341_WritePixel>
			for(uint8_t i = 0; i < CharBits; i++, line <<= 1)
 8001a38:	7cbb      	ldrb	r3, [r7, #18]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	74bb      	strb	r3, [r7, #18]
 8001a3e:	7cfb      	ldrb	r3, [r7, #19]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	74fb      	strb	r3, [r7, #19]
 8001a44:	7cba      	ldrb	r2, [r7, #18]
 8001a46:	7f3b      	ldrb	r3, [r7, #28]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d3c2      	bcc.n	80019d2 <EF_PutChar+0xf2>
				}
			}

			// Take next byte in current char bitmap
			CharPointer++;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	617b      	str	r3, [r7, #20]
		for(WidthLoops = 0; WidthLoops <= (CurrentChar->CharWidth-1) / 8; WidthLoops++)
 8001a52:	7f7b      	ldrb	r3, [r7, #29]
 8001a54:	3301      	adds	r3, #1
 8001a56:	777b      	strb	r3, [r7, #29]
 8001a58:	7f7a      	ldrb	r2, [r7, #29]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	da00      	bge.n	8001a66 <EF_PutChar+0x186>
 8001a64:	3307      	adds	r3, #7
 8001a66:	10db      	asrs	r3, r3, #3
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	dda1      	ble.n	80019b0 <EF_PutChar+0xd0>
	for(PixelHeight = 0; PixelHeight < CurrentFont->CharHeight; PixelHeight++)
 8001a6c:	8bfb      	ldrh	r3, [r7, #30]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	83fb      	strh	r3, [r7, #30]
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <EF_PutChar+0x1b8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	8bfa      	ldrh	r2, [r7, #30]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d391      	bcc.n	80019a4 <EF_PutChar+0xc4>
		}
	}
	// Return char width for String function
	return CurrentFont->CharDescription[CharNumber].CharWidth;
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <EF_PutChar+0x1b8>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	7c7b      	ldrb	r3, [r7, #17]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3720      	adds	r7, #32
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bdb0      	pop	{r4, r5, r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000258 	.word	0x20000258

08001a9c <EF_PutString>:

uint8_t EF_PutString(const uint8_t *pStr, uint16_t PosX, uint16_t PosY, uint16_t Fcolor, BG_FONT Btransparent, uint16_t Bcolor)
{
 8001a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a9e:	b089      	sub	sp, #36	; 0x24
 8001aa0:	af02      	add	r7, sp, #8
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	4608      	mov	r0, r1
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4603      	mov	r3, r0
 8001aac:	817b      	strh	r3, [r7, #10]
 8001aae:	460b      	mov	r3, r1
 8001ab0:	813b      	strh	r3, [r7, #8]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	80fb      	strh	r3, [r7, #6]
	uint8_t Lenght = strlen((char*)pStr); // Take a string length in bytes
 8001ab6:	68f8      	ldr	r0, [r7, #12]
 8001ab8:	f7fe fb9c 	bl	80001f4 <strlen>
 8001abc:	4603      	mov	r3, r0
 8001abe:	74bb      	strb	r3, [r7, #18]

	uint8_t Loop; // Loop Iterator for current char
	uint16_t Shift = 0; // Shift in X-axis for each char drawing - przesunięcie
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	82bb      	strh	r3, [r7, #20]
	uint8_t CharWidth; // Current char width
	uint8_t CharToPrint; // Current char to print

	for(Loop = 0; Loop < Lenght; Loop++) // Go threw each char
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	75fb      	strb	r3, [r7, #23]
 8001ac8:	e05a      	b.n	8001b80 <EF_PutString+0xe4>
	{

		if((pStr[Loop] <= 0xC5) && (pStr[Loop] >= 0xC3)) // check if current char is a Polish sign
 8001aca:	7dfb      	ldrb	r3, [r7, #23]
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	4413      	add	r3, r2
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2bc5      	cmp	r3, #197	; 0xc5
 8001ad4:	d817      	bhi.n	8001b06 <EF_PutString+0x6a>
 8001ad6:	7dfb      	ldrb	r3, [r7, #23]
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	4413      	add	r3, r2
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2bc2      	cmp	r3, #194	; 0xc2
 8001ae0:	d911      	bls.n	8001b06 <EF_PutString+0x6a>
		{
			// If yes - decode that char
			CharToPrint = EF_DecodePolish(pStr[Loop], pStr[Loop+1]);
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	7818      	ldrb	r0, [r3, #0]
 8001aea:	7dfb      	ldrb	r3, [r7, #23]
 8001aec:	3301      	adds	r3, #1
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4413      	add	r3, r2
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	4619      	mov	r1, r3
 8001af6:	f7ff fdf7 	bl	80016e8 <EF_DecodePolish>
 8001afa:	4603      	mov	r3, r0
 8001afc:	74fb      	strb	r3, [r7, #19]
			// Skip one byte - Polish chars are 2-bytes
			Loop++;
 8001afe:	7dfb      	ldrb	r3, [r7, #23]
 8001b00:	3301      	adds	r3, #1
 8001b02:	75fb      	strb	r3, [r7, #23]
 8001b04:	e004      	b.n	8001b10 <EF_PutString+0x74>
		}
		else
		{
			// If not polish - just take that char
			CharToPrint = pStr[Loop];
 8001b06:	7dfb      	ldrb	r3, [r7, #23]
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	74fb      	strb	r3, [r7, #19]
		}

		// Draw char and take its width
		CharWidth = EF_PutChar(CharToPrint, PosX + Shift, PosY, Fcolor, Btransparent, Bcolor);
 8001b10:	897a      	ldrh	r2, [r7, #10]
 8001b12:	8abb      	ldrh	r3, [r7, #20]
 8001b14:	4413      	add	r3, r2
 8001b16:	b299      	uxth	r1, r3
 8001b18:	88fc      	ldrh	r4, [r7, #6]
 8001b1a:	893a      	ldrh	r2, [r7, #8]
 8001b1c:	7cf8      	ldrb	r0, [r7, #19]
 8001b1e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001b20:	9301      	str	r3, [sp, #4]
 8001b22:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	4623      	mov	r3, r4
 8001b2a:	f7ff fed9 	bl	80018e0 <EF_PutChar>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	747b      	strb	r3, [r7, #17]

		// Add last char width to drawing Shift
		Shift = Shift + CharWidth;
 8001b32:	7c7b      	ldrb	r3, [r7, #17]
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	8abb      	ldrh	r3, [r7, #20]
 8001b38:	4413      	add	r3, r2
 8001b3a:	82bb      	strh	r3, [r7, #20]

		if(Btransparent == BG_COLOR)
 8001b3c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d113      	bne.n	8001b6c <EF_PutString+0xd0>
		{
			// If draw background - draw the BG color between chars
			GFX_DrawFillRectangle(PosX + Shift, PosY, EF_GetFontSpaceWidth(), EF_GetFontHeight(), Bcolor);
 8001b44:	897a      	ldrh	r2, [r7, #10]
 8001b46:	8abb      	ldrh	r3, [r7, #20]
 8001b48:	18d4      	adds	r4, r2, r3
 8001b4a:	893d      	ldrh	r5, [r7, #8]
 8001b4c:	f7ff fdc0 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001b50:	4603      	mov	r3, r0
 8001b52:	b29e      	uxth	r6, r3
 8001b54:	f7ff fd98 	bl	8001688 <EF_GetFontHeight>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	4613      	mov	r3, r2
 8001b62:	4632      	mov	r2, r6
 8001b64:	4629      	mov	r1, r5
 8001b66:	4620      	mov	r0, r4
 8001b68:	f7ff fb12 	bl	8001190 <GFX_DrawFillRectangle>
		}

		// Add between-char distance to Shift
		Shift = Shift + EF_GetFontSpaceWidth();
 8001b6c:	f7ff fdb0 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001b70:	4603      	mov	r3, r0
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	8abb      	ldrh	r3, [r7, #20]
 8001b76:	4413      	add	r3, r2
 8001b78:	82bb      	strh	r3, [r7, #20]
	for(Loop = 0; Loop < Lenght; Loop++) // Go threw each char
 8001b7a:	7dfb      	ldrb	r3, [r7, #23]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	75fb      	strb	r3, [r7, #23]
 8001b80:	7dfa      	ldrb	r2, [r7, #23]
 8001b82:	7cbb      	ldrb	r3, [r7, #18]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d3a0      	bcc.n	8001aca <EF_PutString+0x2e>
	}
	// Return whole String shift - if you want to use it higher in app.
	return Shift - EF_GetFontSpaceWidth();
 8001b88:	8abb      	ldrh	r3, [r7, #20]
 8001b8a:	b2dc      	uxtb	r4, r3
 8001b8c:	f7ff fda0 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001b90:	4603      	mov	r3, r0
 8001b92:	1ae3      	subs	r3, r4, r3
 8001b94:	b2db      	uxtb	r3, r3
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	371c      	adds	r7, #28
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b9e <ILI9341_Delay>:
//Basic Function - napisz je dla swojego mikrokontrolera (write those for your MCU)
//
////////////////////////////////////////////////////////////////////////////////////

static void ILI9341_Delay(uint32_t ms)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f001 fe62 	bl	8003870 <HAL_Delay>
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <ILI9341_SendToTFT>:

static void ILI9341_SendToTFT(uint8_t *Byte, uint32_t Length)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	// That is taken from HAL Transmit function
    while (Length > 0U)
 8001bbe:	e014      	b.n	8001bea <ILI9341_SendToTFT+0x36>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE)) // TXE -flaga tranfer ready
 8001bc0:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <ILI9341_SendToTFT+0x5c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d10c      	bne.n	8001bea <ILI9341_SendToTFT+0x36>
      {
    	//Fill Data Register in SPI
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (*Byte);
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <ILI9341_SendToTFT+0x5c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	330c      	adds	r3, #12
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	7812      	ldrb	r2, [r2, #0]
 8001bdc:	701a      	strb	r2, [r3, #0]
        // Next byte
        Byte++;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3301      	adds	r3, #1
 8001be2:	607b      	str	r3, [r7, #4]
        // Length decrement
        Length--;
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	603b      	str	r3, [r7, #0]
    while (Length > 0U)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1e7      	bne.n	8001bc0 <ILI9341_SendToTFT+0xc>
      }
    }

    // Wait for Transfer end
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8001bf0:	bf00      	nop
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <ILI9341_SendToTFT+0x5c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bfe:	2b80      	cmp	r3, #128	; 0x80
 8001c00:	d0f7      	beq.n	8001bf2 <ILI9341_SendToTFT+0x3e>

	}
#else
	HAL_SPI_Transmit(Tft_hspi, Byte, Length, ILI9341_SPI_TIMEOUT); 	// Send the command byte
#endif
}
 8001c02:	bf00      	nop
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	2000025c 	.word	0x2000025c

08001c14 <ILI9341_SendComand>:



static void ILI9341_SendComand(uint8_t Command)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
	// CS LOW
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c24:	480b      	ldr	r0, [pc, #44]	; (8001c54 <ILI9341_SendComand+0x40>)
 8001c26:	f002 fd85 	bl	8004734 <HAL_GPIO_WritePin>
#endif

	// DC to Command - DC to LOW
	ILI9341_DC_LOW;
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c30:	4808      	ldr	r0, [pc, #32]	; (8001c54 <ILI9341_SendComand+0x40>)
 8001c32:	f002 fd7f 	bl	8004734 <HAL_GPIO_WritePin>

	// Sent to TFT by SPI 1byte
	ILI9341_SendToTFT(&Command, 1);
 8001c36:	1dfb      	adds	r3, r7, #7
 8001c38:	2101      	movs	r1, #1
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff ffba 	bl	8001bb4 <ILI9341_SendToTFT>

	// CS HIGH
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8001c40:	2201      	movs	r2, #1
 8001c42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c46:	4803      	ldr	r0, [pc, #12]	; (8001c54 <ILI9341_SendComand+0x40>)
 8001c48:	f002 fd74 	bl	8004734 <HAL_GPIO_WritePin>
#endif
}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40020400 	.word	0x40020400

08001c58 <ILI9341_SendCommandAndData>:


static void ILI9341_SendCommandAndData(uint8_t Command, uint8_t *Data, uint32_t Length)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
 8001c64:	73fb      	strb	r3, [r7, #15]
	// CS LOW
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8001c66:	2200      	movs	r2, #0
 8001c68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c6c:	4811      	ldr	r0, [pc, #68]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001c6e:	f002 fd61 	bl	8004734 <HAL_GPIO_WritePin>
#endif

	// DC to Command - DC to LOW
	ILI9341_DC_LOW;
 8001c72:	2200      	movs	r2, #0
 8001c74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c78:	480e      	ldr	r0, [pc, #56]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001c7a:	f002 fd5b 	bl	8004734 <HAL_GPIO_WritePin>

	// Sent to TFT by SPI 1byte - wysylamy 1 bajt danych
	ILI9341_SendToTFT(&Command, 1);
 8001c7e:	f107 030f 	add.w	r3, r7, #15
 8001c82:	2101      	movs	r1, #1
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff95 	bl	8001bb4 <ILI9341_SendToTFT>

	// DC to Data - DC to HIGH
	ILI9341_DC_HIGH;
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c90:	4808      	ldr	r0, [pc, #32]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001c92:	f002 fd4f 	bl	8004734 <HAL_GPIO_WritePin>

	//Send to TFT Length byte - wysylamy "Length" ilosci danych
	ILI9341_SendToTFT(Data, Length);
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	68b8      	ldr	r0, [r7, #8]
 8001c9a:	f7ff ff8b 	bl	8001bb4 <ILI9341_SendToTFT>

	// CS HIGH
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ca4:	4803      	ldr	r0, [pc, #12]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001ca6:	f002 fd45 	bl	8004734 <HAL_GPIO_WritePin>
#endif

}
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40020400 	.word	0x40020400

08001cb8 <ILI9341_SetRotation>:
// TFT Functions
//
////////////////////////////////////////////////////////////////////////////////////

void ILI9341_SetRotation(uint8_t Rotation)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
	if(Rotation > 3)
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	2b03      	cmp	r3, #3
 8001cc6:	d820      	bhi.n	8001d0a <ILI9341_SetRotation+0x52>
		return;

	//
	// Set appropriate bits for Rotation
	//
	switch(Rotation)
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2b03      	cmp	r3, #3
 8001ccc:	d816      	bhi.n	8001cfc <ILI9341_SetRotation+0x44>
 8001cce:	a201      	add	r2, pc, #4	; (adr r2, 8001cd4 <ILI9341_SetRotation+0x1c>)
 8001cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd4:	08001ce5 	.word	0x08001ce5
 8001cd8:	08001ceb 	.word	0x08001ceb
 8001cdc:	08001cf1 	.word	0x08001cf1
 8001ce0:	08001cf7 	.word	0x08001cf7
	{
	case 0:
		Rotation = (MADCTL_MX | MADCTL_BGR);
 8001ce4:	2348      	movs	r3, #72	; 0x48
 8001ce6:	71fb      	strb	r3, [r7, #7]
		break;
 8001ce8:	e008      	b.n	8001cfc <ILI9341_SetRotation+0x44>
	case 1:
		Rotation = (MADCTL_MV | MADCTL_BGR);
 8001cea:	2328      	movs	r3, #40	; 0x28
 8001cec:	71fb      	strb	r3, [r7, #7]
		break;
 8001cee:	e005      	b.n	8001cfc <ILI9341_SetRotation+0x44>
	case 2:
		Rotation = (MADCTL_MY | MADCTL_BGR);
 8001cf0:	2388      	movs	r3, #136	; 0x88
 8001cf2:	71fb      	strb	r3, [r7, #7]
		break;
 8001cf4:	e002      	b.n	8001cfc <ILI9341_SetRotation+0x44>
	case 3:
		Rotation = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8001cf6:	23e8      	movs	r3, #232	; 0xe8
 8001cf8:	71fb      	strb	r3, [r7, #7]
		break;
 8001cfa:	bf00      	nop
	}

	// Write indo MAD Control register our Rotation data
	ILI9341_SendCommandAndData(ILI9341_MADCTL, &Rotation, 1);
 8001cfc:	1dfb      	adds	r3, r7, #7
 8001cfe:	2201      	movs	r2, #1
 8001d00:	4619      	mov	r1, r3
 8001d02:	2036      	movs	r0, #54	; 0x36
 8001d04:	f7ff ffa8 	bl	8001c58 <ILI9341_SendCommandAndData>
 8001d08:	e000      	b.n	8001d0c <ILI9341_SetRotation+0x54>
		return;
 8001d0a:	bf00      	nop
}
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop

08001d14 <ILI9341_SetAddrWindow>:


// ustawienie adresu obszaru rysowania
void ILI9341_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h)
{
 8001d14:	b590      	push	{r4, r7, lr}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4604      	mov	r4, r0
 8001d1c:	4608      	mov	r0, r1
 8001d1e:	4611      	mov	r1, r2
 8001d20:	461a      	mov	r2, r3
 8001d22:	4623      	mov	r3, r4
 8001d24:	80fb      	strh	r3, [r7, #6]
 8001d26:	4603      	mov	r3, r0
 8001d28:	80bb      	strh	r3, [r7, #4]
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	807b      	strh	r3, [r7, #2]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	803b      	strh	r3, [r7, #0]
	uint8_t DataToTransfer[4];
	// Calculate end ranges
	uint16_t x2 = (x1 + w - 1), y2 = (y1 + h - 1);
 8001d32:	88fa      	ldrh	r2, [r7, #6]
 8001d34:	887b      	ldrh	r3, [r7, #2]
 8001d36:	4413      	add	r3, r2
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	81fb      	strh	r3, [r7, #14]
 8001d3e:	88ba      	ldrh	r2, [r7, #4]
 8001d40:	883b      	ldrh	r3, [r7, #0]
 8001d42:	4413      	add	r3, r2
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	3b01      	subs	r3, #1
 8001d48:	81bb      	strh	r3, [r7, #12]

	// Fulfill X's buffer
	DataToTransfer[0] = x1 >> 8;
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	0a1b      	lsrs	r3, r3, #8
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = x1 & 0xFF;
 8001d54:	88fb      	ldrh	r3, [r7, #6]
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = x2 >> 8;
 8001d5a:	89fb      	ldrh	r3, [r7, #14]
 8001d5c:	0a1b      	lsrs	r3, r3, #8
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = x2 & 0xFF;
 8001d64:	89fb      	ldrh	r3, [r7, #14]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	72fb      	strb	r3, [r7, #11]
	// Push X's buffer
	ILI9341_SendCommandAndData(ILI9341_CASET, DataToTransfer, 4); // Ustawienie adresu kolumny
 8001d6a:	f107 0308 	add.w	r3, r7, #8
 8001d6e:	2204      	movs	r2, #4
 8001d70:	4619      	mov	r1, r3
 8001d72:	202a      	movs	r0, #42	; 0x2a
 8001d74:	f7ff ff70 	bl	8001c58 <ILI9341_SendCommandAndData>

	// Fulfill Y's buffer
	DataToTransfer[0] = y1 >> 8;
 8001d78:	88bb      	ldrh	r3, [r7, #4]
 8001d7a:	0a1b      	lsrs	r3, r3, #8
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = y1 & 0xFF;
 8001d82:	88bb      	ldrh	r3, [r7, #4]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = y2 >> 8;
 8001d88:	89bb      	ldrh	r3, [r7, #12]
 8001d8a:	0a1b      	lsrs	r3, r3, #8
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = y2 & 0xFF;
 8001d92:	89bb      	ldrh	r3, [r7, #12]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	72fb      	strb	r3, [r7, #11]
	// Push Y's buffer
	ILI9341_SendCommandAndData(ILI9341_PASET, DataToTransfer, 4); // Ustawienie adresu wiersza
 8001d98:	f107 0308 	add.w	r3, r7, #8
 8001d9c:	2204      	movs	r2, #4
 8001d9e:	4619      	mov	r1, r3
 8001da0:	202b      	movs	r0, #43	; 0x2b
 8001da2:	f7ff ff59 	bl	8001c58 <ILI9341_SendCommandAndData>

	ILI9341_SendComand(ILI9341_RAMWR); // zapisujemy to do RAMu
 8001da6:	202c      	movs	r0, #44	; 0x2c
 8001da8:	f7ff ff34 	bl	8001c14 <ILI9341_SendComand>

}
 8001dac:	bf00      	nop
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd90      	pop	{r4, r7, pc}

08001db4 <ILI9341_WritePixel>:

void ILI9341_WritePixel(int16_t x, int16_t y, uint16_t color)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	80fb      	strh	r3, [r7, #6]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	80bb      	strh	r3, [r7, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	807b      	strh	r3, [r7, #2]
	uint8_t DataToTransfer[2];

	if ((x >= 0) && (x < ILI9341_TFTWIDTH) && (y >= 0) && (y < ILI9341_TFTHEIGHT)) // sprawdza czy nie wyszlismy poza podzakres
 8001dc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	db21      	blt.n	8001e12 <ILI9341_WritePixel+0x5e>
 8001dce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dd2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001dd6:	da1c      	bge.n	8001e12 <ILI9341_WritePixel+0x5e>
 8001dd8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db18      	blt.n	8001e12 <ILI9341_WritePixel+0x5e>
 8001de0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001de4:	2bef      	cmp	r3, #239	; 0xef
 8001de6:	dc14      	bgt.n	8001e12 <ILI9341_WritePixel+0x5e>
	{
		// Set Window for 1x1 pixel
		ILI9341_SetAddrWindow(x, y, 1, 1);
 8001de8:	88f8      	ldrh	r0, [r7, #6]
 8001dea:	88b9      	ldrh	r1, [r7, #4]
 8001dec:	2301      	movs	r3, #1
 8001dee:	2201      	movs	r2, #1
 8001df0:	f7ff ff90 	bl	8001d14 <ILI9341_SetAddrWindow>

		// Fulfill buffer with color
		DataToTransfer[0] = color >> 8;
 8001df4:	887b      	ldrh	r3, [r7, #2]
 8001df6:	0a1b      	lsrs	r3, r3, #8
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	733b      	strb	r3, [r7, #12]
		DataToTransfer[1] = color & 0xFF;
 8001dfe:	887b      	ldrh	r3, [r7, #2]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	737b      	strb	r3, [r7, #13]
		// Push color bytes to RAM
		ILI9341_SendCommandAndData(ILI9341_RAMWR, DataToTransfer, 2);
 8001e04:	f107 030c 	add.w	r3, r7, #12
 8001e08:	2202      	movs	r2, #2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	202c      	movs	r0, #44	; 0x2c
 8001e0e:	f7ff ff23 	bl	8001c58 <ILI9341_SendCommandAndData>
	}

}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, const uint8_t *img, uint16_t w, uint16_t h)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60ba      	str	r2, [r7, #8]
 8001e22:	461a      	mov	r2, r3
 8001e24:	4603      	mov	r3, r0
 8001e26:	81fb      	strh	r3, [r7, #14]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	81bb      	strh	r3, [r7, #12]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	80fb      	strh	r3, [r7, #6]
	// Check if image will fit into screen - cannot make it outside by hardware
	if ((x >= 0) && ((x + w) <= ILI9341_TFTWIDTH) && (y >= 0) && ((y + h) <= ILI9341_TFTHEIGHT))
 8001e30:	89fa      	ldrh	r2, [r7, #14]
 8001e32:	88fb      	ldrh	r3, [r7, #6]
 8001e34:	4413      	add	r3, r2
 8001e36:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001e3a:	dc14      	bgt.n	8001e66 <ILI9341_DrawImage+0x4c>
 8001e3c:	89ba      	ldrh	r2, [r7, #12]
 8001e3e:	8b3b      	ldrh	r3, [r7, #24]
 8001e40:	4413      	add	r3, r2
 8001e42:	2bf0      	cmp	r3, #240	; 0xf0
 8001e44:	dc0f      	bgt.n	8001e66 <ILI9341_DrawImage+0x4c>
	{
		// Set window for image
		ILI9341_SetAddrWindow(x, y, w, h);
 8001e46:	8b3b      	ldrh	r3, [r7, #24]
 8001e48:	88fa      	ldrh	r2, [r7, #6]
 8001e4a:	89b9      	ldrh	r1, [r7, #12]
 8001e4c:	89f8      	ldrh	r0, [r7, #14]
 8001e4e:	f7ff ff61 	bl	8001d14 <ILI9341_SetAddrWindow>
		// Push image to RAM
		ILI9341_SendCommandAndData(ILI9341_RAMWR, (uint8_t *)img, (w*h*2));
 8001e52:	88fb      	ldrh	r3, [r7, #6]
 8001e54:	8b3a      	ldrh	r2, [r7, #24]
 8001e56:	fb02 f303 	mul.w	r3, r2, r3
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68b9      	ldr	r1, [r7, #8]
 8001e60:	202c      	movs	r0, #44	; 0x2c
 8001e62:	f7ff fef9 	bl	8001c58 <ILI9341_SendCommandAndData>
	}
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <ILI9341_ClearDisplay>:


void ILI9341_ClearDisplay(uint16_t Color)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	80fb      	strh	r3, [r7, #6]
	// Set window for whole screen
	ILI9341_SetAddrWindow(0, 0, ILI9341_TFTWIDTH, ILI9341_TFTHEIGHT);
 8001e7a:	23f0      	movs	r3, #240	; 0xf0
 8001e7c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001e80:	2100      	movs	r1, #0
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff ff46 	bl	8001d14 <ILI9341_SetAddrWindow>
	// Set RAM writing
	ILI9341_SendComand(ILI9341_RAMWR);
 8001e88:	202c      	movs	r0, #44	; 0x2c
 8001e8a:	f7ff fec3 	bl	8001c14 <ILI9341_SendComand>

#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	uint32_t Length = ILI9341_TFTWIDTH * ILI9341_TFTHEIGHT;
 8001e8e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8001e92:	60fb      	str	r3, [r7, #12]

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8001e94:	2200      	movs	r2, #0
 8001e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e9a:	4822      	ldr	r0, [pc, #136]	; (8001f24 <ILI9341_ClearDisplay+0xb4>)
 8001e9c:	f002 fc4a 	bl	8004734 <HAL_GPIO_WritePin>
#endif
	ILI9341_DC_HIGH;	// Data mode
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ea6:	481f      	ldr	r0, [pc, #124]	; (8001f24 <ILI9341_ClearDisplay+0xb4>)
 8001ea8:	f002 fc44 	bl	8004734 <HAL_GPIO_WritePin>

    while (Length > 0U)
 8001eac:	e023      	b.n	8001ef6 <ILI9341_ClearDisplay+0x86>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE))
 8001eae:	4b1e      	ldr	r3, [pc, #120]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d11b      	bne.n	8001ef6 <ILI9341_ClearDisplay+0x86>
      {
    	  // Write higher byte of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color >> 8);
 8001ebe:	88fb      	ldrh	r3, [r7, #6]
 8001ec0:	0a1b      	lsrs	r3, r3, #8
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	330c      	adds	r3, #12
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	701a      	strb	r2, [r3, #0]
        // Wait for transfer
        while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE) != SET)
 8001ed0:	bf00      	nop
 8001ed2:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d1f7      	bne.n	8001ed2 <ILI9341_ClearDisplay+0x62>
        {}
        // Write lower byt of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color & 0xFF);
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	330c      	adds	r3, #12
 8001eea:	88fa      	ldrh	r2, [r7, #6]
 8001eec:	b2d2      	uxtb	r2, r2
 8001eee:	701a      	strb	r2, [r3, #0]
        // Decrease Lenght
        Length--;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	60fb      	str	r3, [r7, #12]
    while (Length > 0U)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1d8      	bne.n	8001eae <ILI9341_ClearDisplay+0x3e>
      }
    }

    // Wait for the end of transfer
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8001efc:	bf00      	nop
 8001efe:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0a:	2b80      	cmp	r3, #128	; 0x80
 8001f0c:	d0f7      	beq.n	8001efe <ILI9341_ClearDisplay+0x8e>
	{

	}

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f14:	4803      	ldr	r0, [pc, #12]	; (8001f24 <ILI9341_ClearDisplay+0xb4>)
 8001f16:	f002 fc0d 	bl	8004734 <HAL_GPIO_WritePin>
		ILI9341_SendData16(Color);
	}
#endif


}
 8001f1a:	bf00      	nop
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40020400 	.word	0x40020400
 8001f28:	2000025c 	.word	0x2000025c

08001f2c <ILI9341_Init>:
  0x00                                   // End of list
};


void ILI9341_Init(SPI_HandleTypeDef *hspi)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
	Tft_hspi = hspi;
 8001f34:	4a24      	ldr	r2, [pc, #144]	; (8001fc8 <ILI9341_Init+0x9c>)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6013      	str	r3, [r2, #0]
	uint8_t cmd, x, numArgs;
	const uint8_t *addr = initcmd;
 8001f3a:	4b24      	ldr	r3, [pc, #144]	; (8001fcc <ILI9341_Init+0xa0>)
 8001f3c:	60fb      	str	r3, [r7, #12]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	__HAL_SPI_ENABLE(hspi);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f4c:	601a      	str	r2, [r3, #0]
#endif

	//Resetowanie kontrolera TFT
#if (ILI9341_USE_HW_RESET == 1) // uzywamy hardwer resetu
	ILI9341_RST_LOW;
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f54:	481e      	ldr	r0, [pc, #120]	; (8001fd0 <ILI9341_Init+0xa4>)
 8001f56:	f002 fbed 	bl	8004734 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8001f5a:	200a      	movs	r0, #10
 8001f5c:	f7ff fe1f 	bl	8001b9e <ILI9341_Delay>
	ILI9341_RST_HIGH;
 8001f60:	2201      	movs	r2, #1
 8001f62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f66:	481a      	ldr	r0, [pc, #104]	; (8001fd0 <ILI9341_Init+0xa4>)
 8001f68:	f002 fbe4 	bl	8004734 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8001f6c:	200a      	movs	r0, #10
 8001f6e:	f7ff fe16 	bl	8001b9e <ILI9341_Delay>
	ILI9341_SendCommand(ILI9341_SWRESET); // wyslij komende softwerowego resetu
	ILI9341_Delay(150); // oczekiwanie na inicjalizacje
#endif


	while ((cmd = *(addr++)) > 0)
 8001f72:	e019      	b.n	8001fa8 <ILI9341_Init+0x7c>
	    {
	      x = *(addr++);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	60fa      	str	r2, [r7, #12]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	72bb      	strb	r3, [r7, #10]
	      numArgs = x & 0x7F;
 8001f7e:	7abb      	ldrb	r3, [r7, #10]
 8001f80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f84:	727b      	strb	r3, [r7, #9]
	      // Push Init data
	      ILI9341_SendCommandAndData(cmd, (uint8_t *)addr, numArgs); // (komenda, wskaznik na dane z tablicy initcmd ^^, i
 8001f86:	7a7a      	ldrb	r2, [r7, #9]
 8001f88:	7afb      	ldrb	r3, [r7, #11]
 8001f8a:	68f9      	ldr	r1, [r7, #12]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff fe63 	bl	8001c58 <ILI9341_SendCommandAndData>
	      	  	  	  	  	  	  	  	  	  	  	  	  	  	  	 //ilosc danych do wyslania

	      addr += numArgs;
 8001f92:	7a7b      	ldrb	r3, [r7, #9]
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	4413      	add	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]

	      if (x & 0x80) // po komendzie sleep out trzeba odczekac 150ms
 8001f9a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	da02      	bge.n	8001fa8 <ILI9341_Init+0x7c>
	      {
	    	  ILI9341_Delay(150);
 8001fa2:	2096      	movs	r0, #150	; 0x96
 8001fa4:	f7ff fdfb 	bl	8001b9e <ILI9341_Delay>
	while ((cmd = *(addr++)) > 0)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	60fa      	str	r2, [r7, #12]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	72fb      	strb	r3, [r7, #11]
 8001fb2:	7afb      	ldrb	r3, [r7, #11]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1dd      	bne.n	8001f74 <ILI9341_Init+0x48>
	      }
	    }
	ILI9341_SetRotation(ILI9341_ROTATION);
 8001fb8:	2003      	movs	r0, #3
 8001fba:	f7ff fe7d 	bl	8001cb8 <ILI9341_SetRotation>
}
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	2000025c 	.word	0x2000025c
 8001fcc:	0800d510 	.word	0x0800d510
 8001fd0:	40020400 	.word	0x40020400

08001fd4 <XPT2046_GetRawData>:

//
// Read Raw data from controller XPT2046
//
void XPT2046_GetRawData(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af02      	add	r7, sp, #8
#if (XPT2046_USE_CS == 1)
	HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET); // CS Active
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fe0:	480a      	ldr	r0, [pc, #40]	; (800200c <XPT2046_GetRawData+0x38>)
 8001fe2:	f002 fba7 	bl	8004734 <HAL_GPIO_WritePin>
#endif
	// Send Control bytes and receive raw ADC values from controler
	HAL_SPI_TransmitReceive(Xpt2046SpiHandler, SendBuffer, ReceiveBuffer, 5, XPT2046_SPI_TIMEOUT);
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <XPT2046_GetRawData+0x3c>)
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	2305      	movs	r3, #5
 8001ff2:	4a08      	ldr	r2, [pc, #32]	; (8002014 <XPT2046_GetRawData+0x40>)
 8001ff4:	4908      	ldr	r1, [pc, #32]	; (8002018 <XPT2046_GetRawData+0x44>)
 8001ff6:	f003 f8a0 	bl	800513a <HAL_SPI_TransmitReceive>
#if (XPT2046_USE_CS == 1)
	HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); // CS Idle
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002000:	4802      	ldr	r0, [pc, #8]	; (800200c <XPT2046_GetRawData+0x38>)
 8002002:	f002 fb97 	bl	8004734 <HAL_GPIO_WritePin>
#endif
}
 8002006:	bf00      	nop
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40020400 	.word	0x40020400
 8002010:	2000022c 	.word	0x2000022c
 8002014:	2000023c 	.word	0x2000023c
 8002018:	20000234 	.word	0x20000234

0800201c <XPT2046_ReadRawData>:

//
// Read Raw ADC data to variables
//
void XPT2046_ReadRawData(uint16_t *X, uint16_t *Y)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
	*X = (uint16_t)((ReceiveBuffer[1]<<8) | (ReceiveBuffer[2]));
 8002026:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <XPT2046_ReadRawData+0x48>)
 8002028:	785b      	ldrb	r3, [r3, #1]
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	b21a      	sxth	r2, r3
 800202e:	4b0d      	ldr	r3, [pc, #52]	; (8002064 <XPT2046_ReadRawData+0x48>)
 8002030:	789b      	ldrb	r3, [r3, #2]
 8002032:	b21b      	sxth	r3, r3
 8002034:	4313      	orrs	r3, r2
 8002036:	b21b      	sxth	r3, r3
 8002038:	b29a      	uxth	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	801a      	strh	r2, [r3, #0]
	*Y = (uint16_t)((ReceiveBuffer[3]<<8) | (ReceiveBuffer[4]));
 800203e:	4b09      	ldr	r3, [pc, #36]	; (8002064 <XPT2046_ReadRawData+0x48>)
 8002040:	78db      	ldrb	r3, [r3, #3]
 8002042:	021b      	lsls	r3, r3, #8
 8002044:	b21a      	sxth	r2, r3
 8002046:	4b07      	ldr	r3, [pc, #28]	; (8002064 <XPT2046_ReadRawData+0x48>)
 8002048:	791b      	ldrb	r3, [r3, #4]
 800204a:	b21b      	sxth	r3, r3
 800204c:	4313      	orrs	r3, r2
 800204e:	b21b      	sxth	r3, r3
 8002050:	b29a      	uxth	r2, r3
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	801a      	strh	r2, [r3, #0]
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	2000023c 	.word	0x2000023c

08002068 <XPT2046_ReadTouchPoint>:

//
// Read Raw ADC data to variables and calculate coords in pixels based on Calibration Data
//
void XPT2046_ReadTouchPoint(uint16_t *X, uint16_t *Y)
{
 8002068:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800206c:	b084      	sub	sp, #16
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
 8002072:	6039      	str	r1, [r7, #0]
	uint16_t _x, _y;
	XPT2046_ReadRawData(&_x, &_y);
 8002074:	f107 020c 	add.w	r2, r7, #12
 8002078:	f107 030e 	add.w	r3, r7, #14
 800207c:	4611      	mov	r1, r2
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ffcc 	bl	800201c <XPT2046_ReadRawData>

	if(CalibrationMode == 0)
 8002084:	4b3e      	ldr	r3, [pc, #248]	; (8002180 <XPT2046_ReadTouchPoint+0x118>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d16e      	bne.n	800216a <XPT2046_ReadTouchPoint+0x102>
	{
		// Calculate in Normal Mode
		*X = CalibrationData.alpha_x * _x + CalibrationData.beta_x * _y + CalibrationData.delta_x;
 800208c:	4b3d      	ldr	r3, [pc, #244]	; (8002184 <XPT2046_ReadTouchPoint+0x11c>)
 800208e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002092:	89fb      	ldrh	r3, [r7, #14]
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fa5d 	bl	8000554 <__aeabi_i2d>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4620      	mov	r0, r4
 80020a0:	4629      	mov	r1, r5
 80020a2:	f7fe fac1 	bl	8000628 <__aeabi_dmul>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	4690      	mov	r8, r2
 80020ac:	4699      	mov	r9, r3
 80020ae:	4b35      	ldr	r3, [pc, #212]	; (8002184 <XPT2046_ReadTouchPoint+0x11c>)
 80020b0:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80020b4:	89bb      	ldrh	r3, [r7, #12]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe fa4c 	bl	8000554 <__aeabi_i2d>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4620      	mov	r0, r4
 80020c2:	4629      	mov	r1, r5
 80020c4:	f7fe fab0 	bl	8000628 <__aeabi_dmul>
 80020c8:	4602      	mov	r2, r0
 80020ca:	460b      	mov	r3, r1
 80020cc:	4640      	mov	r0, r8
 80020ce:	4649      	mov	r1, r9
 80020d0:	f7fe f8f4 	bl	80002bc <__adddf3>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4610      	mov	r0, r2
 80020da:	4619      	mov	r1, r3
 80020dc:	4b29      	ldr	r3, [pc, #164]	; (8002184 <XPT2046_ReadTouchPoint+0x11c>)
 80020de:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80020e2:	f7fe f8eb 	bl	80002bc <__adddf3>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4610      	mov	r0, r2
 80020ec:	4619      	mov	r1, r3
 80020ee:	f7fe fd73 	bl	8000bd8 <__aeabi_d2uiz>
 80020f2:	4603      	mov	r3, r0
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	801a      	strh	r2, [r3, #0]
		*Y = CalibrationData.alpha_y * _x + CalibrationData.beta_y * _y + CalibrationData.delta_y;
 80020fa:	4b22      	ldr	r3, [pc, #136]	; (8002184 <XPT2046_ReadTouchPoint+0x11c>)
 80020fc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002100:	89fb      	ldrh	r3, [r7, #14]
 8002102:	4618      	mov	r0, r3
 8002104:	f7fe fa26 	bl	8000554 <__aeabi_i2d>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4620      	mov	r0, r4
 800210e:	4629      	mov	r1, r5
 8002110:	f7fe fa8a 	bl	8000628 <__aeabi_dmul>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	4690      	mov	r8, r2
 800211a:	4699      	mov	r9, r3
 800211c:	4b19      	ldr	r3, [pc, #100]	; (8002184 <XPT2046_ReadTouchPoint+0x11c>)
 800211e:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002122:	89bb      	ldrh	r3, [r7, #12]
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe fa15 	bl	8000554 <__aeabi_i2d>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4620      	mov	r0, r4
 8002130:	4629      	mov	r1, r5
 8002132:	f7fe fa79 	bl	8000628 <__aeabi_dmul>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4640      	mov	r0, r8
 800213c:	4649      	mov	r1, r9
 800213e:	f7fe f8bd 	bl	80002bc <__adddf3>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4610      	mov	r0, r2
 8002148:	4619      	mov	r1, r3
 800214a:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <XPT2046_ReadTouchPoint+0x11c>)
 800214c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002150:	f7fe f8b4 	bl	80002bc <__adddf3>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4610      	mov	r0, r2
 800215a:	4619      	mov	r1, r3
 800215c:	f7fe fd3c 	bl	8000bd8 <__aeabi_d2uiz>
 8002160:	4603      	mov	r3, r0
 8002162:	b29a      	uxth	r2, r3
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	801a      	strh	r2, [r3, #0]
	{
		// Get Raw data in Calibration Mode
		*X = _x;
		*Y = _y;
	}
}
 8002168:	e005      	b.n	8002176 <XPT2046_ReadTouchPoint+0x10e>
		*X = _x;
 800216a:	89fa      	ldrh	r2, [r7, #14]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	801a      	strh	r2, [r3, #0]
		*Y = _y;
 8002170:	89ba      	ldrh	r2, [r7, #12]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	801a      	strh	r2, [r3, #0]
}
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002180:	20000241 	.word	0x20000241
 8002184:	20000000 	.word	0x20000000

08002188 <XPT2046_GetTouchPoint>:

//
// Get Touch Point - Average from last n (MAX_SAMPLES) measurments
//
void XPT2046_GetTouchPoint(uint16_t *X, uint16_t *Y)
{
 8002188:	b480      	push	{r7}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
	uint32_t AverageX = 0, AverageY = 0;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
 8002196:	2300      	movs	r3, #0
 8002198:	613b      	str	r3, [r7, #16]
	uint8_t i;

	for(i = 0; i < MAX_SAMPLES; i++)
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]
 800219e:	e013      	b.n	80021c8 <XPT2046_GetTouchPoint+0x40>
	{
		AverageX += TouchSamples[0][i];
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	4a16      	ldr	r2, [pc, #88]	; (80021fc <XPT2046_GetTouchPoint+0x74>)
 80021a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021a8:	461a      	mov	r2, r3
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	4413      	add	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]
		AverageY += TouchSamples[1][i];
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	4a12      	ldr	r2, [pc, #72]	; (80021fc <XPT2046_GetTouchPoint+0x74>)
 80021b4:	330a      	adds	r3, #10
 80021b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021ba:	461a      	mov	r2, r3
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	4413      	add	r3, r2
 80021c0:	613b      	str	r3, [r7, #16]
	for(i = 0; i < MAX_SAMPLES; i++)
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	3301      	adds	r3, #1
 80021c6:	73fb      	strb	r3, [r7, #15]
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	2b09      	cmp	r3, #9
 80021cc:	d9e8      	bls.n	80021a0 <XPT2046_GetTouchPoint+0x18>
	}

	*X = AverageX / MAX_SAMPLES;
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	4a0b      	ldr	r2, [pc, #44]	; (8002200 <XPT2046_GetTouchPoint+0x78>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	08db      	lsrs	r3, r3, #3
 80021d8:	b29a      	uxth	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	801a      	strh	r2, [r3, #0]
	*Y = AverageY / MAX_SAMPLES;
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	4a07      	ldr	r2, [pc, #28]	; (8002200 <XPT2046_GetTouchPoint+0x78>)
 80021e2:	fba2 2303 	umull	r2, r3, r2, r3
 80021e6:	08db      	lsrs	r3, r3, #3
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	801a      	strh	r2, [r3, #0]
}
 80021ee:	bf00      	nop
 80021f0:	371c      	adds	r7, #28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000260 	.word	0x20000260
 8002200:	cccccccd 	.word	0xcccccccd

08002204 <XPT2046_IsTouched>:

//
// Check if screen was touched - machine state has to be in TOUCHED state
//
uint8_t XPT2046_IsTouched(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
	if(TouchState == XPT2046_TOUCHED)
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <XPT2046_IsTouched+0x20>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b02      	cmp	r3, #2
 8002210:	d101      	bne.n	8002216 <XPT2046_IsTouched+0x12>
		return 1;
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <XPT2046_IsTouched+0x14>

	return 0;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	20000289 	.word	0x20000289

08002228 <XPT2046_Task>:

//
// Main Task - put it in main loop
//
void XPT2046_Task(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
	  switch(TouchState)
 800222c:	4b59      	ldr	r3, [pc, #356]	; (8002394 <XPT2046_Task+0x16c>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b03      	cmp	r3, #3
 8002234:	f200 80ab 	bhi.w	800238e <XPT2046_Task+0x166>
 8002238:	a201      	add	r2, pc, #4	; (adr r2, 8002240 <XPT2046_Task+0x18>)
 800223a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223e:	bf00      	nop
 8002240:	08002385 	.word	0x08002385
 8002244:	08002251 	.word	0x08002251
 8002248:	080022c7 	.word	0x080022c7
 800224c:	08002343 	.word	0x08002343
		  // Do nothing in ILDE - we are waiting for interrupt
		  break;

	  case XPT2046_PRESAMPLING:
		  // Get first MAX_SAMPLES samples
		  if((HAL_GetTick() - SampleTimer ) > SAMPLE_INTERVAL) // Software Timers
 8002250:	f001 fb02 	bl	8003858 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	4b50      	ldr	r3, [pc, #320]	; (8002398 <XPT2046_Task+0x170>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b05      	cmp	r3, #5
 800225e:	f240 8093 	bls.w	8002388 <XPT2046_Task+0x160>
		  {
			  // Read Raw Data from XPT2046
			  XPT2046_GetRawData();
 8002262:	f7ff feb7 	bl	8001fd4 <XPT2046_GetRawData>
			  // Read calculated points to Samples array
			  XPT2046_ReadTouchPoint(&TouchSamples[0][SampleCounter], &TouchSamples[1][SampleCounter]);
 8002266:	4b4d      	ldr	r3, [pc, #308]	; (800239c <XPT2046_Task+0x174>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4a4c      	ldr	r2, [pc, #304]	; (80023a0 <XPT2046_Task+0x178>)
 800226e:	441a      	add	r2, r3
 8002270:	4b4a      	ldr	r3, [pc, #296]	; (800239c <XPT2046_Task+0x174>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	330a      	adds	r3, #10
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	4949      	ldr	r1, [pc, #292]	; (80023a0 <XPT2046_Task+0x178>)
 800227a:	440b      	add	r3, r1
 800227c:	4619      	mov	r1, r3
 800227e:	4610      	mov	r0, r2
 8002280:	f7ff fef2 	bl	8002068 <XPT2046_ReadTouchPoint>
			  // Increase Sample counter
			  SampleCounter++;
 8002284:	4b45      	ldr	r3, [pc, #276]	; (800239c <XPT2046_Task+0x174>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	3301      	adds	r3, #1
 800228a:	b2da      	uxtb	r2, r3
 800228c:	4b43      	ldr	r3, [pc, #268]	; (800239c <XPT2046_Task+0x174>)
 800228e:	701a      	strb	r2, [r3, #0]

			  // If we reach MAX_SAMPLES samples
			  if(SampleCounter == MAX_SAMPLES)
 8002290:	4b42      	ldr	r3, [pc, #264]	; (800239c <XPT2046_Task+0x174>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b0a      	cmp	r3, #10
 8002296:	d105      	bne.n	80022a4 <XPT2046_Task+0x7c>
			  {
				  // Reset Counter
				  SampleCounter = 0;
 8002298:	4b40      	ldr	r3, [pc, #256]	; (800239c <XPT2046_Task+0x174>)
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
				  // Jump to TOUCHED state - we are sure that touch occurs
				  TouchState = XPT2046_TOUCHED;
 800229e:	4b3d      	ldr	r3, [pc, #244]	; (8002394 <XPT2046_Task+0x16c>)
 80022a0:	2202      	movs	r2, #2
 80022a2:	701a      	strb	r2, [r3, #0]
			  }

			  // Check if there is no more touch (Datasheet)
			  if(GPIO_PIN_SET == HAL_GPIO_ReadPin(TOUCH_IRQ_GPIO_Port, TOUCH_IRQ_Pin))
 80022a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a8:	483e      	ldr	r0, [pc, #248]	; (80023a4 <XPT2046_Task+0x17c>)
 80022aa:	f002 fa2b 	bl	8004704 <HAL_GPIO_ReadPin>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d102      	bne.n	80022ba <XPT2046_Task+0x92>
			  {
				  // Go to RELEASED state
				  TouchState = XPT2046_RELEASED;
 80022b4:	4b37      	ldr	r3, [pc, #220]	; (8002394 <XPT2046_Task+0x16c>)
 80022b6:	2203      	movs	r2, #3
 80022b8:	701a      	strb	r2, [r3, #0]
			  }

			  // Feed Software Counter
			  SampleTimer = HAL_GetTick();
 80022ba:	f001 facd 	bl	8003858 <HAL_GetTick>
 80022be:	4603      	mov	r3, r0
 80022c0:	4a35      	ldr	r2, [pc, #212]	; (8002398 <XPT2046_Task+0x170>)
 80022c2:	6013      	str	r3, [r2, #0]
		  }

		  break;
 80022c4:	e060      	b.n	8002388 <XPT2046_Task+0x160>

	  case XPT2046_TOUCHED:
		  // Read touch points
		  if((HAL_GetTick() - SampleTimer ) > SAMPLE_INTERVAL) // Software Timers
 80022c6:	f001 fac7 	bl	8003858 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	4b32      	ldr	r3, [pc, #200]	; (8002398 <XPT2046_Task+0x170>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b05      	cmp	r3, #5
 80022d4:	d95a      	bls.n	800238c <XPT2046_Task+0x164>
		  {
			  // Read Raw Data from XPT2046
			  XPT2046_GetRawData();
 80022d6:	f7ff fe7d 	bl	8001fd4 <XPT2046_GetRawData>
			  // Read calculated points to Samples array
			  XPT2046_ReadTouchPoint(&TouchSamples[0][SampleCounter], &TouchSamples[1][SampleCounter]);
 80022da:	4b30      	ldr	r3, [pc, #192]	; (800239c <XPT2046_Task+0x174>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	4a2f      	ldr	r2, [pc, #188]	; (80023a0 <XPT2046_Task+0x178>)
 80022e2:	441a      	add	r2, r3
 80022e4:	4b2d      	ldr	r3, [pc, #180]	; (800239c <XPT2046_Task+0x174>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	330a      	adds	r3, #10
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	492c      	ldr	r1, [pc, #176]	; (80023a0 <XPT2046_Task+0x178>)
 80022ee:	440b      	add	r3, r1
 80022f0:	4619      	mov	r1, r3
 80022f2:	4610      	mov	r0, r2
 80022f4:	f7ff feb8 	bl	8002068 <XPT2046_ReadTouchPoint>
			  // Increase Sample counter
			  SampleCounter++;
 80022f8:	4b28      	ldr	r3, [pc, #160]	; (800239c <XPT2046_Task+0x174>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	3301      	adds	r3, #1
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	4b26      	ldr	r3, [pc, #152]	; (800239c <XPT2046_Task+0x174>)
 8002302:	701a      	strb	r2, [r3, #0]
			  // If MAX_SAMPLES reached - reset counter - simple ring buffer
			  SampleCounter %= MAX_SAMPLES;
 8002304:	4b25      	ldr	r3, [pc, #148]	; (800239c <XPT2046_Task+0x174>)
 8002306:	781a      	ldrb	r2, [r3, #0]
 8002308:	4b27      	ldr	r3, [pc, #156]	; (80023a8 <XPT2046_Task+0x180>)
 800230a:	fba3 1302 	umull	r1, r3, r3, r2
 800230e:	08d9      	lsrs	r1, r3, #3
 8002310:	460b      	mov	r3, r1
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	440b      	add	r3, r1
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	b2da      	uxtb	r2, r3
 800231c:	4b1f      	ldr	r3, [pc, #124]	; (800239c <XPT2046_Task+0x174>)
 800231e:	701a      	strb	r2, [r3, #0]

			  // Check if there is no more touch (Datasheet)
			  if(GPIO_PIN_SET == HAL_GPIO_ReadPin(TOUCH_IRQ_GPIO_Port, TOUCH_IRQ_Pin))
 8002320:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002324:	481f      	ldr	r0, [pc, #124]	; (80023a4 <XPT2046_Task+0x17c>)
 8002326:	f002 f9ed 	bl	8004704 <HAL_GPIO_ReadPin>
 800232a:	4603      	mov	r3, r0
 800232c:	2b01      	cmp	r3, #1
 800232e:	d102      	bne.n	8002336 <XPT2046_Task+0x10e>
			  {
				  // Go to RELEASED state
				  TouchState = XPT2046_RELEASED;
 8002330:	4b18      	ldr	r3, [pc, #96]	; (8002394 <XPT2046_Task+0x16c>)
 8002332:	2203      	movs	r2, #3
 8002334:	701a      	strb	r2, [r3, #0]
			  }

			  // Feed Software Counter
			  SampleTimer = HAL_GetTick();
 8002336:	f001 fa8f 	bl	8003858 <HAL_GetTick>
 800233a:	4603      	mov	r3, r0
 800233c:	4a16      	ldr	r2, [pc, #88]	; (8002398 <XPT2046_Task+0x170>)
 800233e:	6013      	str	r3, [r2, #0]
		  }

		  break;
 8002340:	e024      	b.n	800238c <XPT2046_Task+0x164>

	  case XPT2046_RELEASED:
		  // RELEASE state

		  // Return to IDLE
		  TouchState = XPT2046_IDLE;
 8002342:	4b14      	ldr	r3, [pc, #80]	; (8002394 <XPT2046_Task+0x16c>)
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
		  // Reset Sample counter
		  SampleCounter = 0;
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <XPT2046_Task+0x174>)
 800234a:	2200      	movs	r2, #0
 800234c:	701a      	strb	r2, [r3, #0]
		  // Clea all interrupt flags
		  while(HAL_NVIC_GetPendingIRQ(Xpt2046Irqn))
 800234e:	e009      	b.n	8002364 <XPT2046_Task+0x13c>
		  {
			  // GPIO FLAG
			  __HAL_GPIO_EXTI_CLEAR_IT(TOUCH_IRQ_Pin);
 8002350:	4b16      	ldr	r3, [pc, #88]	; (80023ac <XPT2046_Task+0x184>)
 8002352:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002356:	615a      	str	r2, [r3, #20]
			  // NVIC FLAG
			  HAL_NVIC_ClearPendingIRQ(Xpt2046Irqn);
 8002358:	4b15      	ldr	r3, [pc, #84]	; (80023b0 <XPT2046_Task+0x188>)
 800235a:	f993 3000 	ldrsb.w	r3, [r3]
 800235e:	4618      	mov	r0, r3
 8002360:	f001 fc3c 	bl	8003bdc <HAL_NVIC_ClearPendingIRQ>
		  while(HAL_NVIC_GetPendingIRQ(Xpt2046Irqn))
 8002364:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <XPT2046_Task+0x188>)
 8002366:	f993 3000 	ldrsb.w	r3, [r3]
 800236a:	4618      	mov	r0, r3
 800236c:	f001 fc27 	bl	8003bbe <HAL_NVIC_GetPendingIRQ>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1ec      	bne.n	8002350 <XPT2046_Task+0x128>
		  }
		  // Enable Interrupt for next touch
		  HAL_NVIC_EnableIRQ(Xpt2046Irqn);
 8002376:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <XPT2046_Task+0x188>)
 8002378:	f993 3000 	ldrsb.w	r3, [r3]
 800237c:	4618      	mov	r0, r3
 800237e:	f001 fbf6 	bl	8003b6e <HAL_NVIC_EnableIRQ>
		  break;
 8002382:	e004      	b.n	800238e <XPT2046_Task+0x166>
		  break;
 8002384:	bf00      	nop
 8002386:	e002      	b.n	800238e <XPT2046_Task+0x166>
		  break;
 8002388:	bf00      	nop
 800238a:	e000      	b.n	800238e <XPT2046_Task+0x166>
		  break;
 800238c:	bf00      	nop

	  }
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000289 	.word	0x20000289
 8002398:	2000028c 	.word	0x2000028c
 800239c:	20000288 	.word	0x20000288
 80023a0:	20000260 	.word	0x20000260
 80023a4:	40020000 	.word	0x40020000
 80023a8:	cccccccd 	.word	0xcccccccd
 80023ac:	40013c00 	.word	0x40013c00
 80023b0:	20000230 	.word	0x20000230

080023b4 <XPT2046_IRQ>:

//
// Interrupt routine - put in IRQ handler callback
//
void XPT2046_IRQ(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	// Disable IRQ for avoid false IRQs (Datasheet)
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80023b8:	2017      	movs	r0, #23
 80023ba:	f001 fbe6 	bl	8003b8a <HAL_NVIC_DisableIRQ>
	// Jump to PRESAMPLING state
	TouchState = XPT2046_PRESAMPLING;
 80023be:	4b02      	ldr	r3, [pc, #8]	; (80023c8 <XPT2046_IRQ+0x14>)
 80023c0:	2201      	movs	r2, #1
 80023c2:	701a      	strb	r2, [r3, #0]
}
 80023c4:	bf00      	nop
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20000289 	.word	0x20000289

080023cc <XPT2046_Init>:

//
// Init function
//
void XPT2046_Init(SPI_HandleTypeDef *hspi, IRQn_Type TouchIRQn)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	70fb      	strb	r3, [r7, #3]
	// Get SPI handler and IRQ number
	Xpt2046SpiHandler = hspi;
 80023d8:	4a1d      	ldr	r2, [pc, #116]	; (8002450 <XPT2046_Init+0x84>)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6013      	str	r3, [r2, #0]
	Xpt2046Irqn = TouchIRQn;
 80023de:	4a1d      	ldr	r2, [pc, #116]	; (8002454 <XPT2046_Init+0x88>)
 80023e0:	78fb      	ldrb	r3, [r7, #3]
 80023e2:	7013      	strb	r3, [r2, #0]

	// Default State
	TouchState = XPT2046_IDLE;
 80023e4:	4b1c      	ldr	r3, [pc, #112]	; (8002458 <XPT2046_Init+0x8c>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]

#if (XPT2046_USE_CS == 1)
	HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); // CS Idle
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023f0:	481a      	ldr	r0, [pc, #104]	; (800245c <XPT2046_Init+0x90>)
 80023f2:	f002 f99f 	bl	8004734 <HAL_GPIO_WritePin>

	//     (     X    )           (     Y 	 )
	// (000 10010)(000 00000) (000 11010)(000 00000) (00000000)
	//	SendBuffer
	// (    0    )(    1    ) (    2    )(    3    ) (    4   )
		ChannelSettingsX = 0b10010000;
 80023f6:	4b1a      	ldr	r3, [pc, #104]	; (8002460 <XPT2046_Init+0x94>)
 80023f8:	2290      	movs	r2, #144	; 0x90
 80023fa:	701a      	strb	r2, [r3, #0]
		ChannelSettingsY = 0b11010000;
 80023fc:	4b19      	ldr	r3, [pc, #100]	; (8002464 <XPT2046_Init+0x98>)
 80023fe:	22d0      	movs	r2, #208	; 0xd0
 8002400:	701a      	strb	r2, [r3, #0]

		SendBuffer[0] = 0x80; // Clear settings in IC
 8002402:	4b19      	ldr	r3, [pc, #100]	; (8002468 <XPT2046_Init+0x9c>)
 8002404:	2280      	movs	r2, #128	; 0x80
 8002406:	701a      	strb	r2, [r3, #0]
		XPT2046_GetRawData(); // Send clearing command
 8002408:	f7ff fde4 	bl	8001fd4 <XPT2046_GetRawData>
		HAL_Delay(1); // Wait for clear
 800240c:	2001      	movs	r0, #1
 800240e:	f001 fa2f 	bl	8003870 <HAL_Delay>

		// Fulfill Send Buffer with Channel control bytes
		SendBuffer[0] = (ChannelSettingsX>>3);
 8002412:	4b13      	ldr	r3, [pc, #76]	; (8002460 <XPT2046_Init+0x94>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	08db      	lsrs	r3, r3, #3
 8002418:	b2da      	uxtb	r2, r3
 800241a:	4b13      	ldr	r3, [pc, #76]	; (8002468 <XPT2046_Init+0x9c>)
 800241c:	701a      	strb	r2, [r3, #0]
		SendBuffer[1] = (ChannelSettingsX<<5);
 800241e:	4b10      	ldr	r3, [pc, #64]	; (8002460 <XPT2046_Init+0x94>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	015b      	lsls	r3, r3, #5
 8002424:	b2da      	uxtb	r2, r3
 8002426:	4b10      	ldr	r3, [pc, #64]	; (8002468 <XPT2046_Init+0x9c>)
 8002428:	705a      	strb	r2, [r3, #1]
		SendBuffer[2] = (ChannelSettingsY>>3);
 800242a:	4b0e      	ldr	r3, [pc, #56]	; (8002464 <XPT2046_Init+0x98>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	08db      	lsrs	r3, r3, #3
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4b0d      	ldr	r3, [pc, #52]	; (8002468 <XPT2046_Init+0x9c>)
 8002434:	709a      	strb	r2, [r3, #2]
		SendBuffer[3] = (ChannelSettingsY<<5);
 8002436:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <XPT2046_Init+0x98>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	015b      	lsls	r3, r3, #5
 800243c:	b2da      	uxtb	r2, r3
 800243e:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <XPT2046_Init+0x9c>)
 8002440:	70da      	strb	r2, [r3, #3]
		SendBuffer[4] = 0;
 8002442:	4b09      	ldr	r3, [pc, #36]	; (8002468 <XPT2046_Init+0x9c>)
 8002444:	2200      	movs	r2, #0
 8002446:	711a      	strb	r2, [r3, #4]
}
 8002448:	bf00      	nop
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	2000022c 	.word	0x2000022c
 8002454:	20000230 	.word	0x20000230
 8002458:	20000289 	.word	0x20000289
 800245c:	40020400 	.word	0x40020400
 8002460:	20000231 	.word	0x20000231
 8002464:	20000232 	.word	0x20000232
 8002468:	20000234 	.word	0x20000234

0800246c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	607b      	str	r3, [r7, #4]
 8002476:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <MX_DMA_Init+0x4c>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247a:	4a0f      	ldr	r2, [pc, #60]	; (80024b8 <MX_DMA_Init+0x4c>)
 800247c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002480:	6313      	str	r3, [r2, #48]	; 0x30
 8002482:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <MX_DMA_Init+0x4c>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002486:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800248a:	607b      	str	r3, [r7, #4]
 800248c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800248e:	2200      	movs	r2, #0
 8002490:	2100      	movs	r1, #0
 8002492:	2010      	movs	r0, #16
 8002494:	f001 fb4f 	bl	8003b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002498:	2010      	movs	r0, #16
 800249a:	f001 fb68 	bl	8003b6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	2100      	movs	r1, #0
 80024a2:	2011      	movs	r0, #17
 80024a4:	f001 fb47 	bl	8003b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80024a8:	2011      	movs	r0, #17
 80024aa:	f001 fb60 	bl	8003b6e <HAL_NVIC_EnableIRQ>

}
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40023800 	.word	0x40023800

080024bc <system_init>:

#include "functions.h"
#include "logo.h"


uint8_t system_init(){
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af02      	add	r7, sp, #8
	  ILI9341_ClearDisplay(ILI9341_LIGHTGREY);
 80024c2:	f24c 6018 	movw	r0, #50712	; 0xc618
 80024c6:	f7ff fcd3 	bl	8001e70 <ILI9341_ClearDisplay>
	  ILI9341_DrawImage(40, 50, logo, 240, 140);
 80024ca:	238c      	movs	r3, #140	; 0x8c
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	23f0      	movs	r3, #240	; 0xf0
 80024d0:	4a6a      	ldr	r2, [pc, #424]	; (800267c <system_init+0x1c0>)
 80024d2:	2132      	movs	r1, #50	; 0x32
 80024d4:	2028      	movs	r0, #40	; 0x28
 80024d6:	f7ff fca0 	bl	8001e1a <ILI9341_DrawImage>
//	  GFX_Image(40, 50, logo, 240, 140); usunieta wolniejsza wersja rysowania

	  HAL_Delay(200); // !!!! TODO
 80024da:	20c8      	movs	r0, #200	; 0xc8
 80024dc:	f001 f9c8 	bl	8003870 <HAL_Delay>

	  EF_SetFont(&arialBlack_20ptFontInfo);
 80024e0:	4867      	ldr	r0, [pc, #412]	; (8002680 <system_init+0x1c4>)
 80024e2:	f7ff f8c1 	bl	8001668 <EF_SetFont>
	  uint8_t Len = sprintf((char*)Msg, "Inicjalizacja...");
 80024e6:	4967      	ldr	r1, [pc, #412]	; (8002684 <system_init+0x1c8>)
 80024e8:	4867      	ldr	r0, [pc, #412]	; (8002688 <system_init+0x1cc>)
 80024ea:	f005 f9ab 	bl	8007844 <siprintf>
 80024ee:	4603      	mov	r3, r0
 80024f0:	71fb      	strb	r3, [r7, #7]
	  EF_PutString(Msg, 60, 20, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_BLACK);
 80024f2:	2300      	movs	r3, #0
 80024f4:	9301      	str	r3, [sp, #4]
 80024f6:	2300      	movs	r3, #0
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	2300      	movs	r3, #0
 80024fc:	2214      	movs	r2, #20
 80024fe:	213c      	movs	r1, #60	; 0x3c
 8002500:	4861      	ldr	r0, [pc, #388]	; (8002688 <system_init+0x1cc>)
 8002502:	f7ff facb 	bl	8001a9c <EF_PutString>
	  Len++;
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	3301      	adds	r3, #1
 800250a:	71fb      	strb	r3, [r7, #7]
	  GFX_DrawRoundRectangle(60, 200, 20, 20, 5, ILI9341_RED);
 800250c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002510:	9301      	str	r3, [sp, #4]
 8002512:	2305      	movs	r3, #5
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	2314      	movs	r3, #20
 8002518:	2214      	movs	r2, #20
 800251a:	21c8      	movs	r1, #200	; 0xc8
 800251c:	203c      	movs	r0, #60	; 0x3c
 800251e:	f7fe ffd6 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(90, 200, 20, 20, 5, ILI9341_RED);
 8002522:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002526:	9301      	str	r3, [sp, #4]
 8002528:	2305      	movs	r3, #5
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	2314      	movs	r3, #20
 800252e:	2214      	movs	r2, #20
 8002530:	21c8      	movs	r1, #200	; 0xc8
 8002532:	205a      	movs	r0, #90	; 0x5a
 8002534:	f7fe ffcb 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(120, 200, 20, 20, 5, ILI9341_RED);
 8002538:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	2305      	movs	r3, #5
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	2314      	movs	r3, #20
 8002544:	2214      	movs	r2, #20
 8002546:	21c8      	movs	r1, #200	; 0xc8
 8002548:	2078      	movs	r0, #120	; 0x78
 800254a:	f7fe ffc0 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(150, 200, 20, 20, 5, ILI9341_RED);
 800254e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002552:	9301      	str	r3, [sp, #4]
 8002554:	2305      	movs	r3, #5
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	2314      	movs	r3, #20
 800255a:	2214      	movs	r2, #20
 800255c:	21c8      	movs	r1, #200	; 0xc8
 800255e:	2096      	movs	r0, #150	; 0x96
 8002560:	f7fe ffb5 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(180, 200, 20, 20, 5, ILI9341_RED);
 8002564:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002568:	9301      	str	r3, [sp, #4]
 800256a:	2305      	movs	r3, #5
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	2314      	movs	r3, #20
 8002570:	2214      	movs	r2, #20
 8002572:	21c8      	movs	r1, #200	; 0xc8
 8002574:	20b4      	movs	r0, #180	; 0xb4
 8002576:	f7fe ffaa 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(210, 200, 20, 20, 5, ILI9341_RED);
 800257a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	2305      	movs	r3, #5
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2314      	movs	r3, #20
 8002586:	2214      	movs	r2, #20
 8002588:	21c8      	movs	r1, #200	; 0xc8
 800258a:	20d2      	movs	r0, #210	; 0xd2
 800258c:	f7fe ff9f 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(240, 200, 20, 20, 5, ILI9341_RED);
 8002590:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002594:	9301      	str	r3, [sp, #4]
 8002596:	2305      	movs	r3, #5
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2314      	movs	r3, #20
 800259c:	2214      	movs	r2, #20
 800259e:	21c8      	movs	r1, #200	; 0xc8
 80025a0:	20f0      	movs	r0, #240	; 0xf0
 80025a2:	f7fe ff94 	bl	80014ce <GFX_DrawRoundRectangle>

	  HAL_Delay(100); // !!!! TODO
 80025a6:	2064      	movs	r0, #100	; 0x64
 80025a8:	f001 f962 	bl	8003870 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(60, 200, 20, 20, 5, ILI9341_GREEN);
 80025ac:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80025b0:	9301      	str	r3, [sp, #4]
 80025b2:	2305      	movs	r3, #5
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	2314      	movs	r3, #20
 80025b8:	2214      	movs	r2, #20
 80025ba:	21c8      	movs	r1, #200	; 0xc8
 80025bc:	203c      	movs	r0, #60	; 0x3c
 80025be:	f7ff f803 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 80025c2:	2064      	movs	r0, #100	; 0x64
 80025c4:	f001 f954 	bl	8003870 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(90, 200, 20, 20, 5, ILI9341_GREEN);
 80025c8:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80025cc:	9301      	str	r3, [sp, #4]
 80025ce:	2305      	movs	r3, #5
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	2314      	movs	r3, #20
 80025d4:	2214      	movs	r2, #20
 80025d6:	21c8      	movs	r1, #200	; 0xc8
 80025d8:	205a      	movs	r0, #90	; 0x5a
 80025da:	f7fe fff5 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 80025de:	2064      	movs	r0, #100	; 0x64
 80025e0:	f001 f946 	bl	8003870 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(120, 200, 20, 20, 5, ILI9341_GREEN);
 80025e4:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	2305      	movs	r3, #5
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	2314      	movs	r3, #20
 80025f0:	2214      	movs	r2, #20
 80025f2:	21c8      	movs	r1, #200	; 0xc8
 80025f4:	2078      	movs	r0, #120	; 0x78
 80025f6:	f7fe ffe7 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 80025fa:	2064      	movs	r0, #100	; 0x64
 80025fc:	f001 f938 	bl	8003870 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(150, 200, 20, 20, 5, ILI9341_GREEN);
 8002600:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	2305      	movs	r3, #5
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	2314      	movs	r3, #20
 800260c:	2214      	movs	r2, #20
 800260e:	21c8      	movs	r1, #200	; 0xc8
 8002610:	2096      	movs	r0, #150	; 0x96
 8002612:	f7fe ffd9 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 8002616:	2064      	movs	r0, #100	; 0x64
 8002618:	f001 f92a 	bl	8003870 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(180, 200, 20, 20, 5, ILI9341_GREEN);
 800261c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002620:	9301      	str	r3, [sp, #4]
 8002622:	2305      	movs	r3, #5
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	2314      	movs	r3, #20
 8002628:	2214      	movs	r2, #20
 800262a:	21c8      	movs	r1, #200	; 0xc8
 800262c:	20b4      	movs	r0, #180	; 0xb4
 800262e:	f7fe ffcb 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 8002632:	2064      	movs	r0, #100	; 0x64
 8002634:	f001 f91c 	bl	8003870 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(210, 200, 20, 20, 5, ILI9341_GREEN);
 8002638:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800263c:	9301      	str	r3, [sp, #4]
 800263e:	2305      	movs	r3, #5
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	2314      	movs	r3, #20
 8002644:	2214      	movs	r2, #20
 8002646:	21c8      	movs	r1, #200	; 0xc8
 8002648:	20d2      	movs	r0, #210	; 0xd2
 800264a:	f7fe ffbd 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 800264e:	2064      	movs	r0, #100	; 0x64
 8002650:	f001 f90e 	bl	8003870 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(240, 200, 20, 20, 5, ILI9341_GREEN);
 8002654:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002658:	9301      	str	r3, [sp, #4]
 800265a:	2305      	movs	r3, #5
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	2314      	movs	r3, #20
 8002660:	2214      	movs	r2, #20
 8002662:	21c8      	movs	r1, #200	; 0xc8
 8002664:	20f0      	movs	r0, #240	; 0xf0
 8002666:	f7fe ffaf 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(200); // !!!! TODO
 800266a:	20c8      	movs	r0, #200	; 0xc8
 800266c:	f001 f900 	bl	8003870 <HAL_Delay>



	  return 1; // TODO! DODAĆ SPRAWDZENIE POPRAWNOŚCI INICJALIZACJI I ZWRÓCENIE 1 / 0
 8002670:	2301      	movs	r3, #1
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	0800d580 	.word	0x0800d580
 8002680:	0800d504 	.word	0x0800d504
 8002684:	0800b490 	.word	0x0800b490
 8002688:	20000290 	.word	0x20000290

0800268c <showCurrentParameters>:

void showCurrentParameters(uint8_t temp_zew, uint8_t temp_wew, uint8_t time, uint8_t water_lvl, uint8_t humidity)
{
 800268c:	b590      	push	{r4, r7, lr}
 800268e:	b087      	sub	sp, #28
 8002690:	af02      	add	r7, sp, #8
 8002692:	4604      	mov	r4, r0
 8002694:	4608      	mov	r0, r1
 8002696:	4611      	mov	r1, r2
 8002698:	461a      	mov	r2, r3
 800269a:	4623      	mov	r3, r4
 800269c:	71fb      	strb	r3, [r7, #7]
 800269e:	4603      	mov	r3, r0
 80026a0:	71bb      	strb	r3, [r7, #6]
 80026a2:	460b      	mov	r3, r1
 80026a4:	717b      	strb	r3, [r7, #5]
 80026a6:	4613      	mov	r3, r2
 80026a8:	713b      	strb	r3, [r7, #4]
		// TODO zrobić żeby czytało właściwe wartości
	  ILI9341_ClearDisplay(ILI9341_LIGHTGREY);
 80026aa:	f24c 6018 	movw	r0, #50712	; 0xc618
 80026ae:	f7ff fbdf 	bl	8001e70 <ILI9341_ClearDisplay>
	  EF_SetFont(&arialBlack_20ptFontInfo);
 80026b2:	482f      	ldr	r0, [pc, #188]	; (8002770 <showCurrentParameters+0xe4>)
 80026b4:	f7fe ffd8 	bl	8001668 <EF_SetFont>
	  uint8_t Len = sprintf((char*)Msg, "Czas: 00:00:00");
 80026b8:	492e      	ldr	r1, [pc, #184]	; (8002774 <showCurrentParameters+0xe8>)
 80026ba:	482f      	ldr	r0, [pc, #188]	; (8002778 <showCurrentParameters+0xec>)
 80026bc:	f005 f8c2 	bl	8007844 <siprintf>
 80026c0:	4603      	mov	r3, r0
 80026c2:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 20, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 80026c4:	f24c 6318 	movw	r3, #50712	; 0xc618
 80026c8:	9301      	str	r3, [sp, #4]
 80026ca:	2300      	movs	r3, #0
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	2300      	movs	r3, #0
 80026d0:	2214      	movs	r2, #20
 80026d2:	2114      	movs	r1, #20
 80026d4:	4828      	ldr	r0, [pc, #160]	; (8002778 <showCurrentParameters+0xec>)
 80026d6:	f7ff f9e1 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Temp. zewn: 0`C");
 80026da:	4928      	ldr	r1, [pc, #160]	; (800277c <showCurrentParameters+0xf0>)
 80026dc:	4826      	ldr	r0, [pc, #152]	; (8002778 <showCurrentParameters+0xec>)
 80026de:	f005 f8b1 	bl	8007844 <siprintf>
 80026e2:	4603      	mov	r3, r0
 80026e4:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 50, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 80026e6:	f24c 6318 	movw	r3, #50712	; 0xc618
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	2300      	movs	r3, #0
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2300      	movs	r3, #0
 80026f2:	2232      	movs	r2, #50	; 0x32
 80026f4:	2114      	movs	r1, #20
 80026f6:	4820      	ldr	r0, [pc, #128]	; (8002778 <showCurrentParameters+0xec>)
 80026f8:	f7ff f9d0 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Temp. wewn: 0`C");
 80026fc:	4920      	ldr	r1, [pc, #128]	; (8002780 <showCurrentParameters+0xf4>)
 80026fe:	481e      	ldr	r0, [pc, #120]	; (8002778 <showCurrentParameters+0xec>)
 8002700:	f005 f8a0 	bl	8007844 <siprintf>
 8002704:	4603      	mov	r3, r0
 8002706:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 80, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 8002708:	f24c 6318 	movw	r3, #50712	; 0xc618
 800270c:	9301      	str	r3, [sp, #4]
 800270e:	2300      	movs	r3, #0
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	2300      	movs	r3, #0
 8002714:	2250      	movs	r2, #80	; 0x50
 8002716:	2114      	movs	r1, #20
 8002718:	4817      	ldr	r0, [pc, #92]	; (8002778 <showCurrentParameters+0xec>)
 800271a:	f7ff f9bf 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Wilgotność: 0%%");
 800271e:	4919      	ldr	r1, [pc, #100]	; (8002784 <showCurrentParameters+0xf8>)
 8002720:	4815      	ldr	r0, [pc, #84]	; (8002778 <showCurrentParameters+0xec>)
 8002722:	f005 f88f 	bl	8007844 <siprintf>
 8002726:	4603      	mov	r3, r0
 8002728:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 110, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 800272a:	f24c 6318 	movw	r3, #50712	; 0xc618
 800272e:	9301      	str	r3, [sp, #4]
 8002730:	2300      	movs	r3, #0
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	2300      	movs	r3, #0
 8002736:	226e      	movs	r2, #110	; 0x6e
 8002738:	2114      	movs	r1, #20
 800273a:	480f      	ldr	r0, [pc, #60]	; (8002778 <showCurrentParameters+0xec>)
 800273c:	f7ff f9ae 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Ciśnienie: 1000.0hPa");
 8002740:	4911      	ldr	r1, [pc, #68]	; (8002788 <showCurrentParameters+0xfc>)
 8002742:	480d      	ldr	r0, [pc, #52]	; (8002778 <showCurrentParameters+0xec>)
 8002744:	f005 f87e 	bl	8007844 <siprintf>
 8002748:	4603      	mov	r3, r0
 800274a:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 140, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 800274c:	f24c 6318 	movw	r3, #50712	; 0xc618
 8002750:	9301      	str	r3, [sp, #4]
 8002752:	2300      	movs	r3, #0
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	2300      	movs	r3, #0
 8002758:	228c      	movs	r2, #140	; 0x8c
 800275a:	2114      	movs	r1, #20
 800275c:	4806      	ldr	r0, [pc, #24]	; (8002778 <showCurrentParameters+0xec>)
 800275e:	f7ff f99d 	bl	8001a9c <EF_PutString>
	  Len++;
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	3301      	adds	r3, #1
 8002766:	73fb      	strb	r3, [r7, #15]
}
 8002768:	bf00      	nop
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	bd90      	pop	{r4, r7, pc}
 8002770:	0800d504 	.word	0x0800d504
 8002774:	0800b4a4 	.word	0x0800b4a4
 8002778:	20000290 	.word	0x20000290
 800277c:	0800b4b4 	.word	0x0800b4b4
 8002780:	0800b4c4 	.word	0x0800b4c4
 8002784:	0800b4d4 	.word	0x0800b4d4
 8002788:	0800b4e8 	.word	0x0800b4e8

0800278c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08a      	sub	sp, #40	; 0x28
 8002790:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002792:	f107 0314 	add.w	r3, r7, #20
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	609a      	str	r2, [r3, #8]
 800279e:	60da      	str	r2, [r3, #12]
 80027a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
 80027a6:	4b39      	ldr	r3, [pc, #228]	; (800288c <MX_GPIO_Init+0x100>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	4a38      	ldr	r2, [pc, #224]	; (800288c <MX_GPIO_Init+0x100>)
 80027ac:	f043 0304 	orr.w	r3, r3, #4
 80027b0:	6313      	str	r3, [r2, #48]	; 0x30
 80027b2:	4b36      	ldr	r3, [pc, #216]	; (800288c <MX_GPIO_Init+0x100>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	613b      	str	r3, [r7, #16]
 80027bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	4b32      	ldr	r3, [pc, #200]	; (800288c <MX_GPIO_Init+0x100>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	4a31      	ldr	r2, [pc, #196]	; (800288c <MX_GPIO_Init+0x100>)
 80027c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027cc:	6313      	str	r3, [r2, #48]	; 0x30
 80027ce:	4b2f      	ldr	r3, [pc, #188]	; (800288c <MX_GPIO_Init+0x100>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	60bb      	str	r3, [r7, #8]
 80027de:	4b2b      	ldr	r3, [pc, #172]	; (800288c <MX_GPIO_Init+0x100>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	4a2a      	ldr	r2, [pc, #168]	; (800288c <MX_GPIO_Init+0x100>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ea:	4b28      	ldr	r3, [pc, #160]	; (800288c <MX_GPIO_Init+0x100>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	60bb      	str	r3, [r7, #8]
 80027f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	607b      	str	r3, [r7, #4]
 80027fa:	4b24      	ldr	r3, [pc, #144]	; (800288c <MX_GPIO_Init+0x100>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	4a23      	ldr	r2, [pc, #140]	; (800288c <MX_GPIO_Init+0x100>)
 8002800:	f043 0302 	orr.w	r3, r3, #2
 8002804:	6313      	str	r3, [r2, #48]	; 0x30
 8002806:	4b21      	ldr	r3, [pc, #132]	; (800288c <MX_GPIO_Init+0x100>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	607b      	str	r3, [r7, #4]
 8002810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin, GPIO_PIN_RESET);
 8002812:	2200      	movs	r2, #0
 8002814:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002818:	481d      	ldr	r0, [pc, #116]	; (8002890 <MX_GPIO_Init+0x104>)
 800281a:	f001 ff8b 	bl	8004734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOUCH_CS_Pin|TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin, GPIO_PIN_RESET);
 800281e:	2200      	movs	r2, #0
 8002820:	f44f 41e8 	mov.w	r1, #29696	; 0x7400
 8002824:	481b      	ldr	r0, [pc, #108]	; (8002894 <MX_GPIO_Init+0x108>)
 8002826:	f001 ff85 	bl	8004734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BP_USER_LED_Pin;
 800282a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800282e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002830:	2301      	movs	r3, #1
 8002832:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	2300      	movs	r3, #0
 800283a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BP_USER_LED_GPIO_Port, &GPIO_InitStruct);
 800283c:	f107 0314 	add.w	r3, r7, #20
 8002840:	4619      	mov	r1, r3
 8002842:	4813      	ldr	r0, [pc, #76]	; (8002890 <MX_GPIO_Init+0x104>)
 8002844:	f001 fdda 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin|TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin;
 8002848:	f44f 43e8 	mov.w	r3, #29696	; 0x7400
 800284c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800284e:	2301      	movs	r3, #1
 8002850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002856:	2300      	movs	r3, #0
 8002858:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800285a:	f107 0314 	add.w	r3, r7, #20
 800285e:	4619      	mov	r1, r3
 8002860:	480c      	ldr	r0, [pc, #48]	; (8002894 <MX_GPIO_Init+0x108>)
 8002862:	f001 fdcb 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 8002866:	f44f 7380 	mov.w	r3, #256	; 0x100
 800286a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800286c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	4619      	mov	r1, r3
 800287c:	4806      	ldr	r0, [pc, #24]	; (8002898 <MX_GPIO_Init+0x10c>)
 800287e:	f001 fdbd 	bl	80043fc <HAL_GPIO_Init>

}
 8002882:	bf00      	nop
 8002884:	3728      	adds	r7, #40	; 0x28
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800
 8002890:	40020800 	.word	0x40020800
 8002894:	40020400 	.word	0x40020400
 8002898:	40020000 	.word	0x40020000

0800289c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028a2:	f000 ff73 	bl	800378c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028a6:	f000 f84f 	bl	8002948 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028aa:	f7ff ff6f 	bl	800278c <MX_GPIO_Init>
  MX_SPI1_Init();
 80028ae:	f000 fa75 	bl	8002d9c <MX_SPI1_Init>
  MX_DMA_Init();
 80028b2:	f7ff fddb 	bl	800246c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80028b6:	f000 fe61 	bl	800357c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80028ba:	f000 faa5 	bl	8002e08 <MX_SPI3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80028be:	f000 f8ab 	bl	8002a18 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init(&hspi1);
 80028c2:	481b      	ldr	r0, [pc, #108]	; (8002930 <main+0x94>)
 80028c4:	f7ff fb32 	bl	8001f2c <ILI9341_Init>

  system_init();
 80028c8:	f7ff fdf8 	bl	80024bc <system_init>

  showCurrentParameters(0, 0, 0, 0, 0);
 80028cc:	2300      	movs	r3, #0
 80028ce:	9300      	str	r3, [sp, #0]
 80028d0:	2300      	movs	r3, #0
 80028d2:	2200      	movs	r2, #0
 80028d4:	2100      	movs	r1, #0
 80028d6:	2000      	movs	r0, #0
 80028d8:	f7ff fed8 	bl	800268c <showCurrentParameters>

  UARTDMA_Init(&huartdma2, &huart2);
 80028dc:	4915      	ldr	r1, [pc, #84]	; (8002934 <main+0x98>)
 80028de:	4816      	ldr	r0, [pc, #88]	; (8002938 <main+0x9c>)
 80028e0:	f000 fdfd 	bl	80034de <UARTDMA_Init>

  XPT2046_Init(&hspi3, EXTI9_5_IRQn);
 80028e4:	2117      	movs	r1, #23
 80028e6:	4815      	ldr	r0, [pc, #84]	; (800293c <main+0xa0>)
 80028e8:	f7ff fd70 	bl	80023cc <XPT2046_Init>
  while (1)
  {

	 // ILI9341_DrawImage(40, 50, logo, 240, 140);

	  if(UARTDMA_IsDataReceivedReady(&huartdma2))
 80028ec:	4812      	ldr	r0, [pc, #72]	; (8002938 <main+0x9c>)
 80028ee:	f000 fdaa 	bl	8003446 <UARTDMA_IsDataReceivedReady>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <main+0x62>
	  {
		  UART_ParseLine(&huartdma2); // Parsing function
 80028f8:	480f      	ldr	r0, [pc, #60]	; (8002938 <main+0x9c>)
 80028fa:	f000 f8ad 	bl	8002a58 <UART_ParseLine>
	  }

	  //
	  // TRANSMIT
	  //
	  UARTDMA_TransmitEvent(&huartdma2);
 80028fe:	480e      	ldr	r0, [pc, #56]	; (8002938 <main+0x9c>)
 8002900:	f000 fdb3 	bl	800346a <UARTDMA_TransmitEvent>

	  //
	  // TOUCH
	  //
	  XPT2046_Task();
 8002904:	f7ff fc90 	bl	8002228 <XPT2046_Task>


	  if(XPT2046_IsTouched())
 8002908:	f7ff fc7c 	bl	8002204 <XPT2046_IsTouched>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d0ec      	beq.n	80028ec <main+0x50>
	  {
		  XPT2046_GetTouchPoint(&Xread, &Yread);
 8002912:	490b      	ldr	r1, [pc, #44]	; (8002940 <main+0xa4>)
 8002914:	480b      	ldr	r0, [pc, #44]	; (8002944 <main+0xa8>)
 8002916:	f7ff fc37 	bl	8002188 <XPT2046_GetTouchPoint>

		  ILI9341_WritePixel(Xread, Yread, ILI9341_BLACK);
 800291a:	4b0a      	ldr	r3, [pc, #40]	; (8002944 <main+0xa8>)
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	b21b      	sxth	r3, r3
 8002920:	4a07      	ldr	r2, [pc, #28]	; (8002940 <main+0xa4>)
 8002922:	8812      	ldrh	r2, [r2, #0]
 8002924:	b211      	sxth	r1, r2
 8002926:	2200      	movs	r2, #0
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff fa43 	bl	8001db4 <ILI9341_WritePixel>
	  if(UARTDMA_IsDataReceivedReady(&huartdma2))
 800292e:	e7dd      	b.n	80028ec <main+0x50>
 8002930:	2000045c 	.word	0x2000045c
 8002934:	20000574 	.word	0x20000574
 8002938:	200002b0 	.word	0x200002b0
 800293c:	20000404 	.word	0x20000404
 8002940:	20000400 	.word	0x20000400
 8002944:	20000402 	.word	0x20000402

08002948 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b094      	sub	sp, #80	; 0x50
 800294c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800294e:	f107 0320 	add.w	r3, r7, #32
 8002952:	2230      	movs	r2, #48	; 0x30
 8002954:	2100      	movs	r1, #0
 8002956:	4618      	mov	r0, r3
 8002958:	f004 f8ec 	bl	8006b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800295c:	f107 030c 	add.w	r3, r7, #12
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	605a      	str	r2, [r3, #4]
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	60da      	str	r2, [r3, #12]
 800296a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800296c:	2300      	movs	r3, #0
 800296e:	60bb      	str	r3, [r7, #8]
 8002970:	4b27      	ldr	r3, [pc, #156]	; (8002a10 <SystemClock_Config+0xc8>)
 8002972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002974:	4a26      	ldr	r2, [pc, #152]	; (8002a10 <SystemClock_Config+0xc8>)
 8002976:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800297a:	6413      	str	r3, [r2, #64]	; 0x40
 800297c:	4b24      	ldr	r3, [pc, #144]	; (8002a10 <SystemClock_Config+0xc8>)
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002988:	2300      	movs	r3, #0
 800298a:	607b      	str	r3, [r7, #4]
 800298c:	4b21      	ldr	r3, [pc, #132]	; (8002a14 <SystemClock_Config+0xcc>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a20      	ldr	r2, [pc, #128]	; (8002a14 <SystemClock_Config+0xcc>)
 8002992:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002996:	6013      	str	r3, [r2, #0]
 8002998:	4b1e      	ldr	r3, [pc, #120]	; (8002a14 <SystemClock_Config+0xcc>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029a4:	2301      	movs	r3, #1
 80029a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029ae:	2302      	movs	r3, #2
 80029b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80029b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80029b8:	230c      	movs	r3, #12
 80029ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80029bc:	2360      	movs	r3, #96	; 0x60
 80029be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029c0:	2302      	movs	r3, #2
 80029c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80029c4:	2304      	movs	r3, #4
 80029c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029c8:	f107 0320 	add.w	r3, r7, #32
 80029cc:	4618      	mov	r0, r3
 80029ce:	f001 fee3 	bl	8004798 <HAL_RCC_OscConfig>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80029d8:	f000 f839 	bl	8002a4e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029dc:	230f      	movs	r3, #15
 80029de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029e0:	2302      	movs	r3, #2
 80029e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80029f2:	f107 030c 	add.w	r3, r7, #12
 80029f6:	2103      	movs	r1, #3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f002 f945 	bl	8004c88 <HAL_RCC_ClockConfig>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002a04:	f000 f823 	bl	8002a4e <Error_Handler>
  }
}
 8002a08:	bf00      	nop
 8002a0a:	3750      	adds	r7, #80	; 0x50
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40023800 	.word	0x40023800
 8002a14:	40007000 	.word	0x40007000

08002a18 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2100      	movs	r1, #0
 8002a20:	2017      	movs	r0, #23
 8002a22:	f001 f888 	bl	8003b36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a26:	2017      	movs	r0, #23
 8002a28:	f001 f8a1 	bl	8003b6e <HAL_NVIC_EnableIRQ>
}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TOUCH_IRQ_Pin)
 8002a3a:	88fb      	ldrh	r3, [r7, #6]
 8002a3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a40:	d101      	bne.n	8002a46 <HAL_GPIO_EXTI_Callback+0x16>
	{
		XPT2046_IRQ();
 8002a42:	f7ff fcb7 	bl	80023b4 <XPT2046_IRQ>
	}
}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a52:	b672      	cpsid	i
}
 8002a54:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a56:	e7fe      	b.n	8002a56 <Error_Handler+0x8>

08002a58 <UART_ParseLine>:
 * 		CHSTATE=1,0\n	// Zmien stan przekaznika 1 na wylaczony
 * 		CHSTATE=2,1\n	// Zmien stan przekaznika 2 na wlaczony
 */

void UART_ParseLine(UARTDMA_HandleTypeDef *huartdma)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b094      	sub	sp, #80	; 0x50
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	char BufferReceive[BUFFOR_SIZE];

	if(!UARTDMA_GetLineFromReceiveBuffer(huartdma, BufferReceive))
 8002a60:	f107 0308 	add.w	r3, r7, #8
 8002a64:	4619      	mov	r1, r3
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 fc96 	bl	8003398 <UARTDMA_GetLineFromReceiveBuffer>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d137      	bne.n	8002ae2 <UART_ParseLine+0x8a>
	{
		// Header
		char* ParsePointer = strtok(BufferReceive, "="); // LED\0   1\0
 8002a72:	f107 0308 	add.w	r3, r7, #8
 8002a76:	491d      	ldr	r1, [pc, #116]	; (8002aec <UART_ParseLine+0x94>)
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f005 fd3d 	bl	80084f8 <strtok>
 8002a7e:	64f8      	str	r0, [r7, #76]	; 0x4c
		// ParsePointer == LED\0

	  if(strcmp(ParsePointer, "LED") == 0)
 8002a80:	491b      	ldr	r1, [pc, #108]	; (8002af0 <UART_ParseLine+0x98>)
 8002a82:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002a84:	f7fd fbac 	bl	80001e0 <strcmp>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d102      	bne.n	8002a94 <UART_ParseLine+0x3c>
	  {
		  UART_ParseLED();
 8002a8e:	f000 f839 	bl	8002b04 <UART_ParseLED>
	  {
		  UART_ParseAnswChangeRelayState();
	  }
	  //TODO: DODAC OBSLUGE PARSOWANIA BLEDOW
	}
}
 8002a92:	e026      	b.n	8002ae2 <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "ASTATE") == 0)
 8002a94:	4917      	ldr	r1, [pc, #92]	; (8002af4 <UART_ParseLine+0x9c>)
 8002a96:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002a98:	f7fd fba2 	bl	80001e0 <strcmp>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d102      	bne.n	8002aa8 <UART_ParseLine+0x50>
		  UART_ParseAnswStatus();
 8002aa2:	f000 f87d 	bl	8002ba0 <UART_ParseAnswStatus>
}
 8002aa6:	e01c      	b.n	8002ae2 <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "ATEMP") == 0)
 8002aa8:	4913      	ldr	r1, [pc, #76]	; (8002af8 <UART_ParseLine+0xa0>)
 8002aaa:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002aac:	f7fd fb98 	bl	80001e0 <strcmp>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d102      	bne.n	8002abc <UART_ParseLine+0x64>
		  UART_ParseAnswTemp();
 8002ab6:	f000 f87b 	bl	8002bb0 <UART_ParseAnswTemp>
}
 8002aba:	e012      	b.n	8002ae2 <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "APRES") == 0)
 8002abc:	490f      	ldr	r1, [pc, #60]	; (8002afc <UART_ParseLine+0xa4>)
 8002abe:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002ac0:	f7fd fb8e 	bl	80001e0 <strcmp>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d102      	bne.n	8002ad0 <UART_ParseLine+0x78>
		  UART_ParseAnswPres();
 8002aca:	f000 f8b9 	bl	8002c40 <UART_ParseAnswPres>
}
 8002ace:	e008      	b.n	8002ae2 <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "ACHSTATE") == 0)
 8002ad0:	490b      	ldr	r1, [pc, #44]	; (8002b00 <UART_ParseLine+0xa8>)
 8002ad2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002ad4:	f7fd fb84 	bl	80001e0 <strcmp>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <UART_ParseLine+0x8a>
		  UART_ParseAnswChangeRelayState();
 8002ade:	f000 f8f7 	bl	8002cd0 <UART_ParseAnswChangeRelayState>
}
 8002ae2:	bf00      	nop
 8002ae4:	3750      	adds	r7, #80	; 0x50
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	0800b500 	.word	0x0800b500
 8002af0:	0800b504 	.word	0x0800b504
 8002af4:	0800b508 	.word	0x0800b508
 8002af8:	0800b510 	.word	0x0800b510
 8002afc:	0800b518 	.word	0x0800b518
 8002b00:	0800b520 	.word	0x0800b520

08002b04 <UART_ParseLED>:


/////////////////////////////////////////// FUNKCJA PARSOWANIA USER LED ////////////////////////////////////////////////////////////////////////////

void UART_ParseLED()
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
	uint8_t LedState; // Received state variable

	char* ParsePointer = strtok(NULL, ","); // Look for next token or end of string
 8002b0a:	491f      	ldr	r1, [pc, #124]	; (8002b88 <UART_ParseLED+0x84>)
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	f005 fcf3 	bl	80084f8 <strtok>
 8002b12:	6078      	str	r0, [r7, #4]
	// Should be now: ParsePointer == 1'\0'

	if(strlen(ParsePointer) > 0) // If string exists
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d031      	beq.n	8002b80 <UART_ParseLED+0x7c>
	{
		if(ParsePointer[0] < '0' || ParsePointer[0] > '9') // Chceck if there are only numbers
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b2f      	cmp	r3, #47	; 0x2f
 8002b22:	d903      	bls.n	8002b2c <UART_ParseLED+0x28>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b39      	cmp	r3, #57	; 0x39
 8002b2a:	d904      	bls.n	8002b36 <UART_ParseLED+0x32>
		{
			UARTDMA_Print(&huartdma2, LED_FORMAT_ERROR); // Print message
 8002b2c:	4917      	ldr	r1, [pc, #92]	; (8002b8c <UART_ParseLED+0x88>)
 8002b2e:	4818      	ldr	r0, [pc, #96]	; (8002b90 <UART_ParseLED+0x8c>)
 8002b30:	f000 fc63 	bl	80033fa <UARTDMA_Print>
			return;	// And exit parsing
 8002b34:	e024      	b.n	8002b80 <UART_ParseLED+0x7c>
		}

		LedState = atoi(ParsePointer); // If there are no chars, change string to integer
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f003 ffcd 	bl	8006ad6 <atoi>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	70fb      	strb	r3, [r7, #3]

		if(LedState == 1) // LED ON
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d10a      	bne.n	8002b5c <UART_ParseLED+0x58>
		{
			HAL_GPIO_WritePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin, GPIO_PIN_RESET);
 8002b46:	2200      	movs	r2, #0
 8002b48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b4c:	4811      	ldr	r0, [pc, #68]	; (8002b94 <UART_ParseLED+0x90>)
 8002b4e:	f001 fdf1 	bl	8004734 <HAL_GPIO_WritePin>
			UARTDMA_Print(&huartdma2, "LED=On\r\n");
 8002b52:	4911      	ldr	r1, [pc, #68]	; (8002b98 <UART_ParseLED+0x94>)
 8002b54:	480e      	ldr	r0, [pc, #56]	; (8002b90 <UART_ParseLED+0x8c>)
 8002b56:	f000 fc50 	bl	80033fa <UARTDMA_Print>
 8002b5a:	e011      	b.n	8002b80 <UART_ParseLED+0x7c>

		}
		else if(LedState == 0) // LED OFF
 8002b5c:	78fb      	ldrb	r3, [r7, #3]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10a      	bne.n	8002b78 <UART_ParseLED+0x74>
		{
			HAL_GPIO_WritePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin, GPIO_PIN_SET);
 8002b62:	2201      	movs	r2, #1
 8002b64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b68:	480a      	ldr	r0, [pc, #40]	; (8002b94 <UART_ParseLED+0x90>)
 8002b6a:	f001 fde3 	bl	8004734 <HAL_GPIO_WritePin>
			UARTDMA_Print(&huartdma2, "LED=Off\r\n");
 8002b6e:	490b      	ldr	r1, [pc, #44]	; (8002b9c <UART_ParseLED+0x98>)
 8002b70:	4807      	ldr	r0, [pc, #28]	; (8002b90 <UART_ParseLED+0x8c>)
 8002b72:	f000 fc42 	bl	80033fa <UARTDMA_Print>
 8002b76:	e003      	b.n	8002b80 <UART_ParseLED+0x7c>
		}
		else // Wrong state number
		{
			UARTDMA_Print(&huartdma2, LED_FORMAT_ERROR);
 8002b78:	4904      	ldr	r1, [pc, #16]	; (8002b8c <UART_ParseLED+0x88>)
 8002b7a:	4805      	ldr	r0, [pc, #20]	; (8002b90 <UART_ParseLED+0x8c>)
 8002b7c:	f000 fc3d 	bl	80033fa <UARTDMA_Print>
		}
	}
}
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	0800b52c 	.word	0x0800b52c
 8002b8c:	0800b530 	.word	0x0800b530
 8002b90:	200002b0 	.word	0x200002b0
 8002b94:	40020800 	.word	0x40020800
 8002b98:	0800b540 	.word	0x0800b540
 8002b9c:	0800b54c 	.word	0x0800b54c

08002ba0 <UART_ParseAnswStatus>:

void UART_ParseAnswStatus()
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
	//TODO: Dodac obsluge statusu urzadzenia
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
	...

08002bb0 <UART_ParseAnswTemp>:


void UART_ParseAnswTemp()
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af02      	add	r7, sp, #8
	char* ParsePointer = strtok(NULL, ",");
 8002bb6:	491c      	ldr	r1, [pc, #112]	; (8002c28 <UART_ParseAnswTemp+0x78>)
 8002bb8:	2000      	movs	r0, #0
 8002bba:	f005 fc9d 	bl	80084f8 <strtok>
 8002bbe:	6078      	str	r0, [r7, #4]
	uint8_t Len;
	if(strlen(ParsePointer) > 0) // If string exists
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d02a      	beq.n	8002c1e <UART_ParseAnswTemp+0x6e>
	{
		CTemp = atof(ParsePointer); // If there are no chars, change string to integer
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f003 ff81 	bl	8006ad0 <atof>
 8002bce:	ec53 2b10 	vmov	r2, r3, d0
 8002bd2:	4610      	mov	r0, r2
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	f7fe f81f 	bl	8000c18 <__aeabi_d2f>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	4a13      	ldr	r2, [pc, #76]	; (8002c2c <UART_ParseAnswTemp+0x7c>)
 8002bde:	6013      	str	r3, [r2, #0]
		Len = sprintf((char*)Msg, "Temp. zewn: %.2f`C", CTemp);
 8002be0:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <UART_ParseAnswTemp+0x7c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fd fcc7 	bl	8000578 <__aeabi_f2d>
 8002bea:	4602      	mov	r2, r0
 8002bec:	460b      	mov	r3, r1
 8002bee:	4910      	ldr	r1, [pc, #64]	; (8002c30 <UART_ParseAnswTemp+0x80>)
 8002bf0:	4810      	ldr	r0, [pc, #64]	; (8002c34 <UART_ParseAnswTemp+0x84>)
 8002bf2:	f004 fe27 	bl	8007844 <siprintf>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	70fb      	strb	r3, [r7, #3]
		EF_PutString(Msg, 20, 50, ILI9341_BLACK, BG_COLOR, ILI9341_LIGHTGREY);
 8002bfa:	f24c 6318 	movw	r3, #50712	; 0xc618
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	2301      	movs	r3, #1
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	2300      	movs	r3, #0
 8002c06:	2232      	movs	r2, #50	; 0x32
 8002c08:	2114      	movs	r1, #20
 8002c0a:	480a      	ldr	r0, [pc, #40]	; (8002c34 <UART_ParseAnswTemp+0x84>)
 8002c0c:	f7fe ff46 	bl	8001a9c <EF_PutString>
		UARTDMA_Print(&huartdma2, "TEMPUPSUC\n");
 8002c10:	4909      	ldr	r1, [pc, #36]	; (8002c38 <UART_ParseAnswTemp+0x88>)
 8002c12:	480a      	ldr	r0, [pc, #40]	; (8002c3c <UART_ParseAnswTemp+0x8c>)
 8002c14:	f000 fbf1 	bl	80033fa <UARTDMA_Print>
		Len++;
 8002c18:	78fb      	ldrb	r3, [r7, #3]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	70fb      	strb	r3, [r7, #3]
	}
}
 8002c1e:	bf00      	nop
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	0800b52c 	.word	0x0800b52c
 8002c2c:	20000244 	.word	0x20000244
 8002c30:	0800b558 	.word	0x0800b558
 8002c34:	20000290 	.word	0x20000290
 8002c38:	0800b56c 	.word	0x0800b56c
 8002c3c:	200002b0 	.word	0x200002b0

08002c40 <UART_ParseAnswPres>:

void UART_ParseAnswPres()
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af02      	add	r7, sp, #8
	char* ParsePointer = strtok(NULL, ",");
 8002c46:	491c      	ldr	r1, [pc, #112]	; (8002cb8 <UART_ParseAnswPres+0x78>)
 8002c48:	2000      	movs	r0, #0
 8002c4a:	f005 fc55 	bl	80084f8 <strtok>
 8002c4e:	6078      	str	r0, [r7, #4]
	uint8_t Len;
	if(strlen(ParsePointer) > 0) // If string exists
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d02a      	beq.n	8002cae <UART_ParseAnswPres+0x6e>
	{
		Cpres = atof(ParsePointer); // If there are no chars, change string to integer
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f003 ff39 	bl	8006ad0 <atof>
 8002c5e:	ec53 2b10 	vmov	r2, r3, d0
 8002c62:	4610      	mov	r0, r2
 8002c64:	4619      	mov	r1, r3
 8002c66:	f7fd ffd7 	bl	8000c18 <__aeabi_d2f>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4a13      	ldr	r2, [pc, #76]	; (8002cbc <UART_ParseAnswPres+0x7c>)
 8002c6e:	6013      	str	r3, [r2, #0]
		Len = sprintf((char*)Msg, "Ciśnienie: %.1fhPa", Cpres);
 8002c70:	4b12      	ldr	r3, [pc, #72]	; (8002cbc <UART_ParseAnswPres+0x7c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd fc7f 	bl	8000578 <__aeabi_f2d>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4910      	ldr	r1, [pc, #64]	; (8002cc0 <UART_ParseAnswPres+0x80>)
 8002c80:	4810      	ldr	r0, [pc, #64]	; (8002cc4 <UART_ParseAnswPres+0x84>)
 8002c82:	f004 fddf 	bl	8007844 <siprintf>
 8002c86:	4603      	mov	r3, r0
 8002c88:	70fb      	strb	r3, [r7, #3]
		EF_PutString(Msg, 20, 140, ILI9341_BLACK, BG_COLOR, ILI9341_LIGHTGREY);
 8002c8a:	f24c 6318 	movw	r3, #50712	; 0xc618
 8002c8e:	9301      	str	r3, [sp, #4]
 8002c90:	2301      	movs	r3, #1
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2300      	movs	r3, #0
 8002c96:	228c      	movs	r2, #140	; 0x8c
 8002c98:	2114      	movs	r1, #20
 8002c9a:	480a      	ldr	r0, [pc, #40]	; (8002cc4 <UART_ParseAnswPres+0x84>)
 8002c9c:	f7fe fefe 	bl	8001a9c <EF_PutString>
		UARTDMA_Print(&huartdma2, "PRESUPSUC\n");
 8002ca0:	4909      	ldr	r1, [pc, #36]	; (8002cc8 <UART_ParseAnswPres+0x88>)
 8002ca2:	480a      	ldr	r0, [pc, #40]	; (8002ccc <UART_ParseAnswPres+0x8c>)
 8002ca4:	f000 fba9 	bl	80033fa <UARTDMA_Print>
		Len++;
 8002ca8:	78fb      	ldrb	r3, [r7, #3]
 8002caa:	3301      	adds	r3, #1
 8002cac:	70fb      	strb	r3, [r7, #3]
	}
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	0800b52c 	.word	0x0800b52c
 8002cbc:	20000248 	.word	0x20000248
 8002cc0:	0800b578 	.word	0x0800b578
 8002cc4:	20000290 	.word	0x20000290
 8002cc8:	0800b58c 	.word	0x0800b58c
 8002ccc:	200002b0 	.word	0x200002b0

08002cd0 <UART_ParseAnswChangeRelayState>:



void UART_ParseAnswChangeRelayState()
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0

}
 8002cd4:	bf00      	nop
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
	...

08002ce0 <RB_Read>:
  **/
#include "main.h"
#include "ring_buffer.h"

RB_Status RB_Read(RingBuffer *rb, uint8_t *Value)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
	if(rb->Head == rb->Tail) // Check if there is something to read (Tail hits Head pointer)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	781a      	ldrb	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	785b      	ldrb	r3, [r3, #1]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d101      	bne.n	8002cfa <RB_Read+0x1a>
	{
		return RB_ERROR; // Nothing to read
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e018      	b.n	8002d2c <RB_Read+0x4c>
	}

	*Value = rb->Buffer[rb->Tail];  // Write byte to variable from Value pointer
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	785b      	ldrb	r3, [r3, #1]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4413      	add	r3, r2
 8002d04:	789a      	ldrb	r2, [r3, #2]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	701a      	strb	r2, [r3, #0]

	rb->Tail = (rb->Tail + 1) % RING_BUFFER_SIZE; // New Tail pointer value
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	785b      	ldrb	r3, [r3, #1]
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <RB_Read+0x58>)
 8002d12:	fb83 1302 	smull	r1, r3, r3, r2
 8002d16:	1159      	asrs	r1, r3, #5
 8002d18:	17d3      	asrs	r3, r2, #31
 8002d1a:	1ac9      	subs	r1, r1, r3
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	019b      	lsls	r3, r3, #6
 8002d20:	440b      	add	r3, r1
 8002d22:	1ad1      	subs	r1, r2, r3
 8002d24:	b2ca      	uxtb	r2, r1
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	705a      	strb	r2, [r3, #1]

	return RB_OK;	// Return Success
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	7e07e07f 	.word	0x7e07e07f

08002d3c <RB_Write>:


RB_Status RB_Write(RingBuffer *rb, uint8_t Value)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	70fb      	strb	r3, [r7, #3]
	uint8_t TmpHead = (rb->Head + 1) % RING_BUFFER_SIZE; // Temp Head pointer for free space check
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	4b12      	ldr	r3, [pc, #72]	; (8002d98 <RB_Write+0x5c>)
 8002d50:	fb83 1302 	smull	r1, r3, r3, r2
 8002d54:	1159      	asrs	r1, r3, #5
 8002d56:	17d3      	asrs	r3, r2, #31
 8002d58:	1ac9      	subs	r1, r1, r3
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	019b      	lsls	r3, r3, #6
 8002d5e:	440b      	add	r3, r1
 8002d60:	1ad1      	subs	r1, r2, r3
 8002d62:	460b      	mov	r3, r1
 8002d64:	73fb      	strb	r3, [r7, #15]

	if(TmpHead == rb->Tail) // Check if there is one free space in front of Had pointer
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	785b      	ldrb	r3, [r3, #1]
 8002d6a:	7bfa      	ldrb	r2, [r7, #15]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d101      	bne.n	8002d74 <RB_Write+0x38>
	{
		return RB_ERROR; // No free space error
 8002d70:	2301      	movs	r3, #1
 8002d72:	e00a      	b.n	8002d8a <RB_Write+0x4e>
	}

	rb->Buffer[rb->Head] = Value; // Write new byte in Head position
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	78fa      	ldrb	r2, [r7, #3]
 8002d80:	709a      	strb	r2, [r3, #2]
	rb->Head = TmpHead; 	// New Head pointer value
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	7bfa      	ldrb	r2, [r7, #15]
 8002d86:	701a      	strb	r2, [r3, #0]

	return RB_OK;	// Return Success
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	7e07e07f 	.word	0x7e07e07f

08002d9c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002da0:	4b17      	ldr	r3, [pc, #92]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002da2:	4a18      	ldr	r2, [pc, #96]	; (8002e04 <MX_SPI1_Init+0x68>)
 8002da4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002da6:	4b16      	ldr	r3, [pc, #88]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002da8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002dac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002dae:	4b14      	ldr	r3, [pc, #80]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002db4:	4b12      	ldr	r3, [pc, #72]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dba:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dc0:	4b0f      	ldr	r3, [pc, #60]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002dc6:	4b0e      	ldr	r3, [pc, #56]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002dc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dcc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002dce:	4b0c      	ldr	r3, [pc, #48]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002dd0:	2210      	movs	r2, #16
 8002dd2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dd4:	4b0a      	ldr	r3, [pc, #40]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002de0:	4b07      	ldr	r3, [pc, #28]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002de6:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002de8:	220a      	movs	r2, #10
 8002dea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002dec:	4804      	ldr	r0, [pc, #16]	; (8002e00 <MX_SPI1_Init+0x64>)
 8002dee:	f002 f91b 	bl	8005028 <HAL_SPI_Init>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002df8:	f7ff fe29 	bl	8002a4e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002dfc:	bf00      	nop
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	2000045c 	.word	0x2000045c
 8002e04:	40013000 	.word	0x40013000

08002e08 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002e0c:	4b17      	ldr	r3, [pc, #92]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e0e:	4a18      	ldr	r2, [pc, #96]	; (8002e70 <MX_SPI3_Init+0x68>)
 8002e10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002e12:	4b16      	ldr	r3, [pc, #88]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002e1a:	4b14      	ldr	r3, [pc, #80]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e20:	4b12      	ldr	r3, [pc, #72]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e26:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e2c:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002e32:	4b0e      	ldr	r3, [pc, #56]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e38:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e40:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e46:	4b09      	ldr	r3, [pc, #36]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e4c:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002e52:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e54:	220a      	movs	r2, #10
 8002e56:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002e58:	4804      	ldr	r0, [pc, #16]	; (8002e6c <MX_SPI3_Init+0x64>)
 8002e5a:	f002 f8e5 	bl	8005028 <HAL_SPI_Init>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002e64:	f7ff fdf3 	bl	8002a4e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002e68:	bf00      	nop
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	20000404 	.word	0x20000404
 8002e70:	40003c00 	.word	0x40003c00

08002e74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08c      	sub	sp, #48	; 0x30
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7c:	f107 031c 	add.w	r3, r7, #28
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	605a      	str	r2, [r3, #4]
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a36      	ldr	r2, [pc, #216]	; (8002f6c <HAL_SPI_MspInit+0xf8>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d12c      	bne.n	8002ef0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	61bb      	str	r3, [r7, #24]
 8002e9a:	4b35      	ldr	r3, [pc, #212]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9e:	4a34      	ldr	r2, [pc, #208]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002ea0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea6:	4b32      	ldr	r3, [pc, #200]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eae:	61bb      	str	r3, [r7, #24]
 8002eb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	617b      	str	r3, [r7, #20]
 8002eb6:	4b2e      	ldr	r3, [pc, #184]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	4a2d      	ldr	r2, [pc, #180]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002ebc:	f043 0301 	orr.w	r3, r3, #1
 8002ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec2:	4b2b      	ldr	r3, [pc, #172]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	617b      	str	r3, [r7, #20]
 8002ecc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002ece:	23e0      	movs	r3, #224	; 0xe0
 8002ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eda:	2303      	movs	r3, #3
 8002edc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ede:	2305      	movs	r3, #5
 8002ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee2:	f107 031c 	add.w	r3, r7, #28
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4822      	ldr	r0, [pc, #136]	; (8002f74 <HAL_SPI_MspInit+0x100>)
 8002eea:	f001 fa87 	bl	80043fc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002eee:	e038      	b.n	8002f62 <HAL_SPI_MspInit+0xee>
  else if(spiHandle->Instance==SPI3)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a20      	ldr	r2, [pc, #128]	; (8002f78 <HAL_SPI_MspInit+0x104>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d133      	bne.n	8002f62 <HAL_SPI_MspInit+0xee>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
 8002efe:	4b1c      	ldr	r3, [pc, #112]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	4a1b      	ldr	r2, [pc, #108]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002f04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f08:	6413      	str	r3, [r2, #64]	; 0x40
 8002f0a:	4b19      	ldr	r3, [pc, #100]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f12:	613b      	str	r3, [r7, #16]
 8002f14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b15      	ldr	r3, [pc, #84]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	4a14      	ldr	r2, [pc, #80]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002f20:	f043 0302 	orr.w	r3, r3, #2
 8002f24:	6313      	str	r3, [r2, #48]	; 0x30
 8002f26:	4b12      	ldr	r3, [pc, #72]	; (8002f70 <HAL_SPI_MspInit+0xfc>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002f32:	2338      	movs	r3, #56	; 0x38
 8002f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f36:	2302      	movs	r3, #2
 8002f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002f42:	2306      	movs	r3, #6
 8002f44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f46:	f107 031c 	add.w	r3, r7, #28
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	480b      	ldr	r0, [pc, #44]	; (8002f7c <HAL_SPI_MspInit+0x108>)
 8002f4e:	f001 fa55 	bl	80043fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002f52:	2200      	movs	r2, #0
 8002f54:	2100      	movs	r1, #0
 8002f56:	2033      	movs	r0, #51	; 0x33
 8002f58:	f000 fded 	bl	8003b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002f5c:	2033      	movs	r0, #51	; 0x33
 8002f5e:	f000 fe06 	bl	8003b6e <HAL_NVIC_EnableIRQ>
}
 8002f62:	bf00      	nop
 8002f64:	3730      	adds	r7, #48	; 0x30
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40013000 	.word	0x40013000
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40020000 	.word	0x40020000
 8002f78:	40003c00 	.word	0x40003c00
 8002f7c:	40020400 	.word	0x40020400

08002f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	607b      	str	r3, [r7, #4]
 8002f8a:	4b10      	ldr	r3, [pc, #64]	; (8002fcc <HAL_MspInit+0x4c>)
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	4a0f      	ldr	r2, [pc, #60]	; (8002fcc <HAL_MspInit+0x4c>)
 8002f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f94:	6453      	str	r3, [r2, #68]	; 0x44
 8002f96:	4b0d      	ldr	r3, [pc, #52]	; (8002fcc <HAL_MspInit+0x4c>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f9e:	607b      	str	r3, [r7, #4]
 8002fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	603b      	str	r3, [r7, #0]
 8002fa6:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <HAL_MspInit+0x4c>)
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002faa:	4a08      	ldr	r2, [pc, #32]	; (8002fcc <HAL_MspInit+0x4c>)
 8002fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb2:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <HAL_MspInit+0x4c>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fba:	603b      	str	r3, [r7, #0]
 8002fbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	40023800 	.word	0x40023800

08002fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fd4:	e7fe      	b.n	8002fd4 <NMI_Handler+0x4>

08002fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fda:	e7fe      	b.n	8002fda <HardFault_Handler+0x4>

08002fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fe0:	e7fe      	b.n	8002fe0 <MemManage_Handler+0x4>

08002fe2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fe6:	e7fe      	b.n	8002fe6 <BusFault_Handler+0x4>

08002fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fec:	e7fe      	b.n	8002fec <UsageFault_Handler+0x4>

08002fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ff2:	bf00      	nop
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003000:	bf00      	nop
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr

0800300a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800300a:	b480      	push	{r7}
 800300c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800300e:	bf00      	nop
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800301c:	f000 fc08 	bl	8003830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003020:	bf00      	nop
 8003022:	bd80      	pop	{r7, pc}

08003024 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	UARTDMA_DmaReceiveIrqHandler(&huartdma2);
 8003028:	4802      	ldr	r0, [pc, #8]	; (8003034 <DMA1_Stream5_IRQHandler+0x10>)
 800302a:	f000 f931 	bl	8003290 <UARTDMA_DmaReceiveIrqHandler>
	return;
 800302e:	bf00      	nop
  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	200002b0 	.word	0x200002b0

08003038 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800303c:	4802      	ldr	r0, [pc, #8]	; (8003048 <DMA1_Stream6_IRQHandler+0x10>)
 800303e:	f000 ff73 	bl	8003f28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003042:	bf00      	nop
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	20000514 	.word	0x20000514

0800304c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003050:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003054:	f001 fb88 	bl	8004768 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003058:	bf00      	nop
 800305a:	bd80      	pop	{r7, pc}

0800305c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UARTDMA_UartIrqHandler(&huartdma2);
 8003060:	4803      	ldr	r0, [pc, #12]	; (8003070 <USART2_IRQHandler+0x14>)
 8003062:	f000 f8eb 	bl	800323c <UARTDMA_UartIrqHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003066:	4803      	ldr	r0, [pc, #12]	; (8003074 <USART2_IRQHandler+0x18>)
 8003068:	f002 fcee 	bl	8005a48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800306c:	bf00      	nop
 800306e:	bd80      	pop	{r7, pc}
 8003070:	200002b0 	.word	0x200002b0
 8003074:	20000574 	.word	0x20000574

08003078 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800307c:	4802      	ldr	r0, [pc, #8]	; (8003088 <SPI3_IRQHandler+0x10>)
 800307e:	f002 f9ff 	bl	8005480 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000404 	.word	0x20000404

0800308c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
	return 1;
 8003090:	2301      	movs	r3, #1
}
 8003092:	4618      	mov	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <_kill>:

int _kill(int pid, int sig)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030a6:	f003 fd1b 	bl	8006ae0 <__errno>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2216      	movs	r2, #22
 80030ae:	601a      	str	r2, [r3, #0]
	return -1;
 80030b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <_exit>:

void _exit (int status)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030c4:	f04f 31ff 	mov.w	r1, #4294967295
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7ff ffe7 	bl	800309c <_kill>
	while (1) {}		/* Make sure we hang here */
 80030ce:	e7fe      	b.n	80030ce <_exit+0x12>

080030d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030dc:	2300      	movs	r3, #0
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	e00a      	b.n	80030f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030e2:	f3af 8000 	nop.w
 80030e6:	4601      	mov	r1, r0
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	60ba      	str	r2, [r7, #8]
 80030ee:	b2ca      	uxtb	r2, r1
 80030f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	3301      	adds	r3, #1
 80030f6:	617b      	str	r3, [r7, #20]
 80030f8:	697a      	ldr	r2, [r7, #20]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	dbf0      	blt.n	80030e2 <_read+0x12>
	}

return len;
 8003100:	687b      	ldr	r3, [r7, #4]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3718      	adds	r7, #24
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b086      	sub	sp, #24
 800310e:	af00      	add	r7, sp, #0
 8003110:	60f8      	str	r0, [r7, #12]
 8003112:	60b9      	str	r1, [r7, #8]
 8003114:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
 800311a:	e009      	b.n	8003130 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	60ba      	str	r2, [r7, #8]
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	4618      	mov	r0, r3
 8003126:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	3301      	adds	r3, #1
 800312e:	617b      	str	r3, [r7, #20]
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	429a      	cmp	r2, r3
 8003136:	dbf1      	blt.n	800311c <_write+0x12>
	}
	return len;
 8003138:	687b      	ldr	r3, [r7, #4]
}
 800313a:	4618      	mov	r0, r3
 800313c:	3718      	adds	r7, #24
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <_close>:

int _close(int file)
{
 8003142:	b480      	push	{r7}
 8003144:	b083      	sub	sp, #12
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
	return -1;
 800314a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800314e:	4618      	mov	r0, r3
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800315a:	b480      	push	{r7}
 800315c:	b083      	sub	sp, #12
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
 8003162:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800316a:	605a      	str	r2, [r3, #4]
	return 0;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr

0800317a <_isatty>:

int _isatty(int file)
{
 800317a:	b480      	push	{r7}
 800317c:	b083      	sub	sp, #12
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
	return 1;
 8003182:	2301      	movs	r3, #1
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
	return 0;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3714      	adds	r7, #20
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
	...

080031ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031b4:	4a14      	ldr	r2, [pc, #80]	; (8003208 <_sbrk+0x5c>)
 80031b6:	4b15      	ldr	r3, [pc, #84]	; (800320c <_sbrk+0x60>)
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031c0:	4b13      	ldr	r3, [pc, #76]	; (8003210 <_sbrk+0x64>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d102      	bne.n	80031ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031c8:	4b11      	ldr	r3, [pc, #68]	; (8003210 <_sbrk+0x64>)
 80031ca:	4a12      	ldr	r2, [pc, #72]	; (8003214 <_sbrk+0x68>)
 80031cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ce:	4b10      	ldr	r3, [pc, #64]	; (8003210 <_sbrk+0x64>)
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4413      	add	r3, r2
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d207      	bcs.n	80031ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031dc:	f003 fc80 	bl	8006ae0 <__errno>
 80031e0:	4603      	mov	r3, r0
 80031e2:	220c      	movs	r2, #12
 80031e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031e6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ea:	e009      	b.n	8003200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031ec:	4b08      	ldr	r3, [pc, #32]	; (8003210 <_sbrk+0x64>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031f2:	4b07      	ldr	r3, [pc, #28]	; (8003210 <_sbrk+0x64>)
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4413      	add	r3, r2
 80031fa:	4a05      	ldr	r2, [pc, #20]	; (8003210 <_sbrk+0x64>)
 80031fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031fe:	68fb      	ldr	r3, [r7, #12]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20020000 	.word	0x20020000
 800320c:	00000400 	.word	0x00000400
 8003210:	2000024c 	.word	0x2000024c
 8003214:	200005d0 	.word	0x200005d0

08003218 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800321c:	4b06      	ldr	r3, [pc, #24]	; (8003238 <SystemInit+0x20>)
 800321e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003222:	4a05      	ldr	r2, [pc, #20]	; (8003238 <SystemInit+0x20>)
 8003224:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003228:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800322c:	bf00      	nop
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	e000ed00 	.word	0xe000ed00

0800323c <UARTDMA_UartIrqHandler>:
//
//	UART IDLE interrupt handler
//		Put into USARTx_IRQHandler in user code section
//
void UARTDMA_UartIrqHandler(UARTDMA_HandleTypeDef *huartdma)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
	if(huartdma->huart->Instance->SR & UART_FLAG_IDLE)       // Check if Idle flag is set
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0310 	and.w	r3, r3, #16
 8003250:	2b00      	cmp	r3, #0
 8003252:	d017      	beq.n	8003284 <UARTDMA_UartIrqHandler+0x48>
	{
		volatile uint32_t tmp;
		tmp = huartdma->huart->Instance->SR;                      // Read status register
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	60fb      	str	r3, [r7, #12]
		tmp = huartdma->huart->Instance->DR;                      // Read data register
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	60fb      	str	r3, [r7, #12]

		huartdma->huart->hdmarx->Instance->CR &= ~DMA_SxCR_EN; // Disable DMA - it will force Transfer Complete interrupt if it's enabled
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 0201 	bic.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]

		tmp = tmp; // For unused warning
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	60fb      	str	r3, [r7, #12]
	}
}
 8003284:	bf00      	nop
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <UARTDMA_DmaReceiveIrqHandler>:
//
//	DMA Receive interrupt handler
//		Put into DMA Stream Rx IRQHandler in first user code section. End with return;
//
void UARTDMA_DmaReceiveIrqHandler(UARTDMA_HandleTypeDef *huartdma)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
	uint8_t *DmaBufferPointer;
	uint16_t i;
	uint16_t Length;	// Message length

	DMA_Base_Registers *DmaRegisters = (DMA_Base_Registers *) huartdma->huart->hdmarx->StreamBaseAddress; // Take registers base address
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800329e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a0:	613b      	str	r3, [r7, #16]

	if (__HAL_DMA_GET_IT_SOURCE(huartdma->huart->hdmarx, DMA_IT_TC) != RESET) // Check if interrupt source is Transfer Complete
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0310 	and.w	r3, r3, #16
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d056      	beq.n	8003362 <UARTDMA_DmaReceiveIrqHandler+0xd2>
	{
		DmaRegisters->IFCR = DMA_FLAG_TCIF0_4 << huartdma->huart->hdmarx->StreamIndex;	// Clear Transfer Complete flag
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032bc:	2220      	movs	r2, #32
 80032be:	409a      	lsls	r2, r3
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	609a      	str	r2, [r3, #8]

		Length = DMA_RX_BUFFER_SIZE - huartdma->huart->hdmarx->Instance->NDTR; // Get the Length of transfered data
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	f1c3 0341 	rsb	r3, r3, #65	; 0x41
 80032d4:	81fb      	strh	r3, [r7, #14]

		DmaBufferPointer = 	huartdma->DMA_RX_Buffer;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	3304      	adds	r3, #4
 80032da:	60bb      	str	r3, [r7, #8]

		for(i = 0; i < Length; i++) // Write all bytes into Ring Buffer
 80032dc:	2300      	movs	r3, #0
 80032de:	82fb      	strh	r3, [r7, #22]
 80032e0:	e01a      	b.n	8003318 <UARTDMA_DmaReceiveIrqHandler+0x88>
		{
			RB_Write(&huartdma->UART_RX_Buffer, DmaBufferPointer[i]);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f103 0045 	add.w	r0, r3, #69	; 0x45
 80032e8:	8afb      	ldrh	r3, [r7, #22]
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4413      	add	r3, r2
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	4619      	mov	r1, r3
 80032f2:	f7ff fd23 	bl	8002d3c <RB_Write>

			if(DmaBufferPointer[i] == '\n')
 80032f6:	8afb      	ldrh	r3, [r7, #22]
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	4413      	add	r3, r2
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2b0a      	cmp	r3, #10
 8003300:	d107      	bne.n	8003312 <UARTDMA_DmaReceiveIrqHandler+0x82>
			{
				huartdma->UartRxBufferLines++;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003308:	3301      	adds	r3, #1
 800330a:	b2da      	uxtb	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
		for(i = 0; i < Length; i++) // Write all bytes into Ring Buffer
 8003312:	8afb      	ldrh	r3, [r7, #22]
 8003314:	3301      	adds	r3, #1
 8003316:	82fb      	strh	r3, [r7, #22]
 8003318:	8afa      	ldrh	r2, [r7, #22]
 800331a:	89fb      	ldrh	r3, [r7, #14]
 800331c:	429a      	cmp	r2, r3
 800331e:	d3e0      	bcc.n	80032e2 <UARTDMA_DmaReceiveIrqHandler+0x52>
			}
		}

		DmaRegisters->IFCR = 0x3FU << huartdma->huart->hdmarx->StreamIndex; 		// Clear all interrupts
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003328:	223f      	movs	r2, #63	; 0x3f
 800332a:	409a      	lsls	r2, r3
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	609a      	str	r2, [r3, #8]
		huartdma->huart->hdmarx->Instance->M0AR = (uint32_t) huartdma->DMA_RX_Buffer; // Set memory address for DMA again
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	1d1a      	adds	r2, r3, #4
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60da      	str	r2, [r3, #12]
		huartdma->huart->hdmarx->Instance->NDTR = DMA_RX_BUFFER_SIZE; // Set number of bytes to receive
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2241      	movs	r2, #65	; 0x41
 8003348:	605a      	str	r2, [r3, #4]
		huartdma->huart->hdmarx->Instance->CR |= DMA_SxCR_EN;            	// Start DMA transfer
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f042 0201 	orr.w	r2, r2, #1
 8003360:	601a      	str	r2, [r3, #0]
	}
}
 8003362:	bf00      	nop
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <UARTDMA_PutCharToTxBuffer>:

//
//	Put one char to UART Transmit buffer
//
int UARTDMA_PutCharToTxBuffer(UARTDMA_HandleTypeDef *huartdma, char c)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	460b      	mov	r3, r1
 8003374:	70fb      	strb	r3, [r7, #3]

	if(RB_OK != RB_Write(&huartdma->UART_TX_Buffer, c)) // Check if put to Ring Buffer ended with success
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	33ca      	adds	r3, #202	; 0xca
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	4611      	mov	r1, r2
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff fcdc 	bl	8002d3c <RB_Write>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <UARTDMA_PutCharToTxBuffer+0x24>
	{
		return 1; // Error code
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <UARTDMA_PutCharToTxBuffer+0x26>
	}
	return 0; // Success code
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <UARTDMA_GetLineFromReceiveBuffer>:

//
// Get complete line (end with \n) from UART buffer
//
uint8_t UARTDMA_GetLineFromReceiveBuffer(UARTDMA_HandleTypeDef *huartdma, char *OutBuffer)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
	char *OurBufferPtr; // Helper pointer

	OurBufferPtr = OutBuffer; // Set helper pointer
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	60fb      	str	r3, [r7, #12]
	if(huartdma->UartRxBufferLines) // If there id something to read
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d01f      	beq.n	80033f0 <UARTDMA_GetLineFromReceiveBuffer+0x58>
	{
		while(RB_OK == RB_Read(&huartdma->UART_RX_Buffer, (uint8_t*)OurBufferPtr)) // Get from Ring Buffer till end
 80033b0:	e013      	b.n	80033da <UARTDMA_GetLineFromReceiveBuffer+0x42>
		{
			if(*OurBufferPtr == '\n') // If end line byte hit
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b0a      	cmp	r3, #10
 80033b8:	d10c      	bne.n	80033d4 <UARTDMA_GetLineFromReceiveBuffer+0x3c>
			{
				*OurBufferPtr = 0; // Change it to end cstring '\0' byte
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
				huartdma->UartRxBufferLines--; // Decrease received lines counter
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80033c6:	3b01      	subs	r3, #1
 80033c8:	b2da      	uxtb	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
				return 0; // Exit if end line
 80033d0:	2300      	movs	r3, #0
 80033d2:	e00e      	b.n	80033f2 <UARTDMA_GetLineFromReceiveBuffer+0x5a>
			}

			OurBufferPtr++; // Increase pointer
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	3301      	adds	r3, #1
 80033d8:	60fb      	str	r3, [r7, #12]
		while(RB_OK == RB_Read(&huartdma->UART_RX_Buffer, (uint8_t*)OurBufferPtr)) // Get from Ring Buffer till end
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	3345      	adds	r3, #69	; 0x45
 80033de:	68f9      	ldr	r1, [r7, #12]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff fc7d 	bl	8002ce0 <RB_Read>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0e2      	beq.n	80033b2 <UARTDMA_GetLineFromReceiveBuffer+0x1a>
		}
		return 0; // Return o error (but no full line... place for improovement)
 80033ec:	2300      	movs	r3, #0
 80033ee:	e000      	b.n	80033f2 <UARTDMA_GetLineFromReceiveBuffer+0x5a>
	}
	return 1; // Return an error
 80033f0:	2301      	movs	r3, #1
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <UARTDMA_Print>:

//
// Put message to UART buffer. It will be send with UARTDMA_TransmitEvent
//
void UARTDMA_Print(UARTDMA_HandleTypeDef *huartdma, char *Message)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
 8003402:	6039      	str	r1, [r7, #0]
	char *MsgPointer; // Helper pointer
	char CharToPut; // Current char to print
	MsgPointer = (char*)Message; // Set helper pointer
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	60fb      	str	r3, [r7, #12]

	while((CharToPut = *MsgPointer)) // Go through whole Message - till '\0' byte
 8003408:	e012      	b.n	8003430 <UARTDMA_Print+0x36>
	{
		UARTDMA_PutCharToTxBuffer(huartdma, CharToPut); // Put current char into transmit buffer
 800340a:	7afb      	ldrb	r3, [r7, #11]
 800340c:	4619      	mov	r1, r3
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7ff ffab 	bl	800336a <UARTDMA_PutCharToTxBuffer>
		MsgPointer++; // Next char
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	3301      	adds	r3, #1
 8003418:	60fb      	str	r3, [r7, #12]

		if(CharToPut == '\n') // Check if end line byte occurs
 800341a:	7afb      	ldrb	r3, [r7, #11]
 800341c:	2b0a      	cmp	r3, #10
 800341e:	d107      	bne.n	8003430 <UARTDMA_Print+0x36>
		{
			huartdma->UartTxBufferLines++; // Increment line to transmit counter
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 8003426:	3301      	adds	r3, #1
 8003428:	b2da      	uxtb	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
	while((CharToPut = *MsgPointer)) // Go through whole Message - till '\0' byte
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	72fb      	strb	r3, [r7, #11]
 8003436:	7afb      	ldrb	r3, [r7, #11]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1e6      	bne.n	800340a <UARTDMA_Print+0x10>
		}
	}
}
 800343c:	bf00      	nop
 800343e:	bf00      	nop
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <UARTDMA_IsDataReceivedReady>:
//
// Check if received data are ready
//
uint8_t UARTDMA_IsDataReceivedReady(UARTDMA_HandleTypeDef *huartdma)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
	if(huartdma->UartRxBufferLines)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <UARTDMA_IsDataReceivedReady+0x16>
		return 1; // At least one line is available
 8003458:	2301      	movs	r3, #1
 800345a:	e000      	b.n	800345e <UARTDMA_IsDataReceivedReady+0x18>
	else
		return 0; // No lines are available
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <UARTDMA_TransmitEvent>:
//
//	UART Transmit interrupt handler
//		Put in main loop
//
void UARTDMA_TransmitEvent(UARTDMA_HandleTypeDef *huartdma)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b084      	sub	sp, #16
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
	char CharToSend; // Current char to transmit
	uint16_t i = 0; // Iterator
 8003472:	2300      	movs	r3, #0
 8003474:	81fb      	strh	r3, [r7, #14]

	if(huartdma->huart->hdmatx->State != HAL_DMA_STATE_BUSY) // If DMA is ready to transmit
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800347c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d027      	beq.n	80034d6 <UARTDMA_TransmitEvent+0x6c>
	{
		while(RB_OK == RB_Read(&huartdma->UART_TX_Buffer, (uint8_t*)&CharToSend)) // If there is something to transfer
 8003486:	e013      	b.n	80034b0 <UARTDMA_TransmitEvent+0x46>
		{
			if(CharToSend == '\n') // Check end line byte
 8003488:	7b7b      	ldrb	r3, [r7, #13]
 800348a:	2b0a      	cmp	r3, #10
 800348c:	d107      	bne.n	800349e <UARTDMA_TransmitEvent+0x34>
			{
				huartdma->UartTxBufferLines--; // Decrease lines (may be delete because it is no more used)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 8003494:	3b01      	subs	r3, #1
 8003496:	b2da      	uxtb	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
			}

			huartdma->DMA_TX_Buffer[i++] = CharToSend; // Put this char into DMA buffer
 800349e:	89fb      	ldrh	r3, [r7, #14]
 80034a0:	1c5a      	adds	r2, r3, #1
 80034a2:	81fa      	strh	r2, [r7, #14]
 80034a4:	4619      	mov	r1, r3
 80034a6:	7b7a      	ldrb	r2, [r7, #13]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	440b      	add	r3, r1
 80034ac:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
		while(RB_OK == RB_Read(&huartdma->UART_TX_Buffer, (uint8_t*)&CharToSend)) // If there is something to transfer
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	33ca      	adds	r3, #202	; 0xca
 80034b4:	f107 020d 	add.w	r2, r7, #13
 80034b8:	4611      	mov	r1, r2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7ff fc10 	bl	8002ce0 <RB_Read>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0e0      	beq.n	8003488 <UARTDMA_TransmitEvent+0x1e>
		}

		HAL_UART_Transmit_DMA(huartdma->huart, huartdma->DMA_TX_Buffer, i); // Push DMA buffer to UART
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3389      	adds	r3, #137	; 0x89
 80034ce:	89fa      	ldrh	r2, [r7, #14]
 80034d0:	4619      	mov	r1, r3
 80034d2:	f002 fa0b 	bl	80058ec <HAL_UART_Transmit_DMA>
	}
}
 80034d6:	bf00      	nop
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <UARTDMA_Init>:

//
// Initialization
//
void UARTDMA_Init(UARTDMA_HandleTypeDef *huartdma, UART_HandleTypeDef *huart)
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b082      	sub	sp, #8
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
 80034e6:	6039      	str	r1, [r7, #0]
	huartdma->huart = huart;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	601a      	str	r2, [r3, #0]

	// IDLE Enable
	__HAL_UART_ENABLE_IT(huartdma->huart, UART_IT_IDLE);   	// UART Idle Line interrupt
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 0210 	orr.w	r2, r2, #16
 8003500:	60da      	str	r2, [r3, #12]

	// DMA TC Enable
	__HAL_DMA_ENABLE_IT(huartdma->huart->hdmarx, DMA_IT_TC); // UART DMA Transfer Complete interrupt
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f042 0210 	orr.w	r2, r2, #16
 8003518:	601a      	str	r2, [r3, #0]
	__HAL_DMA_ENABLE_IT(huartdma->huart->hdmatx, DMA_IT_TC); // UART DMA Transfer Complete interrupt
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f042 0210 	orr.w	r2, r2, #16
 8003530:	601a      	str	r2, [r3, #0]

	// Run DMA UART on Buffer RX

	HAL_UART_Receive_DMA(huartdma->huart, huartdma->DMA_RX_Buffer, DMA_RX_BUFFER_SIZE); // Run DMA for whole DMA buffer
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6818      	ldr	r0, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	3304      	adds	r3, #4
 800353a:	2241      	movs	r2, #65	; 0x41
 800353c:	4619      	mov	r1, r3
 800353e:	f002 fa53 	bl	80059e8 <HAL_UART_Receive_DMA>

	// DMA HT Disable
	__HAL_DMA_DISABLE_IT(huartdma->huart->hdmarx, DMA_IT_HT); // UART DMA Half Transfer Complete interrupt
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0208 	bic.w	r2, r2, #8
 8003558:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(huartdma->huart->hdmatx, DMA_IT_HT); // UART DMA Half Transfer Complete interrupt
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0208 	bic.w	r2, r2, #8
 8003570:	601a      	str	r2, [r3, #0]
}
 8003572:	bf00      	nop
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003580:	4b11      	ldr	r3, [pc, #68]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 8003582:	4a12      	ldr	r2, [pc, #72]	; (80035cc <MX_USART2_UART_Init+0x50>)
 8003584:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003586:	4b10      	ldr	r3, [pc, #64]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 8003588:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800358c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800358e:	4b0e      	ldr	r3, [pc, #56]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 8003590:	2200      	movs	r2, #0
 8003592:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003594:	4b0c      	ldr	r3, [pc, #48]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 8003596:	2200      	movs	r2, #0
 8003598:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800359a:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 800359c:	2200      	movs	r2, #0
 800359e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80035a0:	4b09      	ldr	r3, [pc, #36]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 80035a2:	220c      	movs	r2, #12
 80035a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035a6:	4b08      	ldr	r3, [pc, #32]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80035ac:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035b2:	4805      	ldr	r0, [pc, #20]	; (80035c8 <MX_USART2_UART_Init+0x4c>)
 80035b4:	f002 f94c 	bl	8005850 <HAL_UART_Init>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80035be:	f7ff fa46 	bl	8002a4e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80035c2:	bf00      	nop
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	20000574 	.word	0x20000574
 80035cc:	40004400 	.word	0x40004400

080035d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b08a      	sub	sp, #40	; 0x28
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d8:	f107 0314 	add.w	r3, r7, #20
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	605a      	str	r2, [r3, #4]
 80035e2:	609a      	str	r2, [r3, #8]
 80035e4:	60da      	str	r2, [r3, #12]
 80035e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a4b      	ldr	r2, [pc, #300]	; (800371c <HAL_UART_MspInit+0x14c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	f040 8090 	bne.w	8003714 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035f4:	2300      	movs	r3, #0
 80035f6:	613b      	str	r3, [r7, #16]
 80035f8:	4b49      	ldr	r3, [pc, #292]	; (8003720 <HAL_UART_MspInit+0x150>)
 80035fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fc:	4a48      	ldr	r2, [pc, #288]	; (8003720 <HAL_UART_MspInit+0x150>)
 80035fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003602:	6413      	str	r3, [r2, #64]	; 0x40
 8003604:	4b46      	ldr	r3, [pc, #280]	; (8003720 <HAL_UART_MspInit+0x150>)
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	4b42      	ldr	r3, [pc, #264]	; (8003720 <HAL_UART_MspInit+0x150>)
 8003616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003618:	4a41      	ldr	r2, [pc, #260]	; (8003720 <HAL_UART_MspInit+0x150>)
 800361a:	f043 0301 	orr.w	r3, r3, #1
 800361e:	6313      	str	r3, [r2, #48]	; 0x30
 8003620:	4b3f      	ldr	r3, [pc, #252]	; (8003720 <HAL_UART_MspInit+0x150>)
 8003622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800362c:	230c      	movs	r3, #12
 800362e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003630:	2302      	movs	r3, #2
 8003632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003638:	2303      	movs	r3, #3
 800363a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800363c:	2307      	movs	r3, #7
 800363e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003640:	f107 0314 	add.w	r3, r7, #20
 8003644:	4619      	mov	r1, r3
 8003646:	4837      	ldr	r0, [pc, #220]	; (8003724 <HAL_UART_MspInit+0x154>)
 8003648:	f000 fed8 	bl	80043fc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800364c:	4b36      	ldr	r3, [pc, #216]	; (8003728 <HAL_UART_MspInit+0x158>)
 800364e:	4a37      	ldr	r2, [pc, #220]	; (800372c <HAL_UART_MspInit+0x15c>)
 8003650:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003652:	4b35      	ldr	r3, [pc, #212]	; (8003728 <HAL_UART_MspInit+0x158>)
 8003654:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003658:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800365a:	4b33      	ldr	r3, [pc, #204]	; (8003728 <HAL_UART_MspInit+0x158>)
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003660:	4b31      	ldr	r3, [pc, #196]	; (8003728 <HAL_UART_MspInit+0x158>)
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003666:	4b30      	ldr	r3, [pc, #192]	; (8003728 <HAL_UART_MspInit+0x158>)
 8003668:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800366c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800366e:	4b2e      	ldr	r3, [pc, #184]	; (8003728 <HAL_UART_MspInit+0x158>)
 8003670:	2200      	movs	r2, #0
 8003672:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003674:	4b2c      	ldr	r3, [pc, #176]	; (8003728 <HAL_UART_MspInit+0x158>)
 8003676:	2200      	movs	r2, #0
 8003678:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800367a:	4b2b      	ldr	r3, [pc, #172]	; (8003728 <HAL_UART_MspInit+0x158>)
 800367c:	2200      	movs	r2, #0
 800367e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003680:	4b29      	ldr	r3, [pc, #164]	; (8003728 <HAL_UART_MspInit+0x158>)
 8003682:	2200      	movs	r2, #0
 8003684:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003686:	4b28      	ldr	r3, [pc, #160]	; (8003728 <HAL_UART_MspInit+0x158>)
 8003688:	2200      	movs	r2, #0
 800368a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800368c:	4826      	ldr	r0, [pc, #152]	; (8003728 <HAL_UART_MspInit+0x158>)
 800368e:	f000 fab3 	bl	8003bf8 <HAL_DMA_Init>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d001      	beq.n	800369c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003698:	f7ff f9d9 	bl	8002a4e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a22      	ldr	r2, [pc, #136]	; (8003728 <HAL_UART_MspInit+0x158>)
 80036a0:	639a      	str	r2, [r3, #56]	; 0x38
 80036a2:	4a21      	ldr	r2, [pc, #132]	; (8003728 <HAL_UART_MspInit+0x158>)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80036a8:	4b21      	ldr	r3, [pc, #132]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036aa:	4a22      	ldr	r2, [pc, #136]	; (8003734 <HAL_UART_MspInit+0x164>)
 80036ac:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80036ae:	4b20      	ldr	r3, [pc, #128]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036b4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036b6:	4b1e      	ldr	r3, [pc, #120]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036b8:	2240      	movs	r2, #64	; 0x40
 80036ba:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80036bc:	4b1c      	ldr	r3, [pc, #112]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036be:	2200      	movs	r2, #0
 80036c0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80036c2:	4b1b      	ldr	r3, [pc, #108]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036c8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80036ca:	4b19      	ldr	r3, [pc, #100]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80036d0:	4b17      	ldr	r3, [pc, #92]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80036d6:	4b16      	ldr	r3, [pc, #88]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036d8:	2200      	movs	r2, #0
 80036da:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80036dc:	4b14      	ldr	r3, [pc, #80]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036de:	2200      	movs	r2, #0
 80036e0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80036e2:	4b13      	ldr	r3, [pc, #76]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80036e8:	4811      	ldr	r0, [pc, #68]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036ea:	f000 fa85 	bl	8003bf8 <HAL_DMA_Init>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80036f4:	f7ff f9ab 	bl	8002a4e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a0d      	ldr	r2, [pc, #52]	; (8003730 <HAL_UART_MspInit+0x160>)
 80036fc:	635a      	str	r2, [r3, #52]	; 0x34
 80036fe:	4a0c      	ldr	r2, [pc, #48]	; (8003730 <HAL_UART_MspInit+0x160>)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003704:	2200      	movs	r2, #0
 8003706:	2100      	movs	r1, #0
 8003708:	2026      	movs	r0, #38	; 0x26
 800370a:	f000 fa14 	bl	8003b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800370e:	2026      	movs	r0, #38	; 0x26
 8003710:	f000 fa2d 	bl	8003b6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003714:	bf00      	nop
 8003716:	3728      	adds	r7, #40	; 0x28
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40004400 	.word	0x40004400
 8003720:	40023800 	.word	0x40023800
 8003724:	40020000 	.word	0x40020000
 8003728:	200004b4 	.word	0x200004b4
 800372c:	40026088 	.word	0x40026088
 8003730:	20000514 	.word	0x20000514
 8003734:	400260a0 	.word	0x400260a0

08003738 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003738:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003770 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800373c:	480d      	ldr	r0, [pc, #52]	; (8003774 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800373e:	490e      	ldr	r1, [pc, #56]	; (8003778 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003740:	4a0e      	ldr	r2, [pc, #56]	; (800377c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003744:	e002      	b.n	800374c <LoopCopyDataInit>

08003746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800374a:	3304      	adds	r3, #4

0800374c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800374c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800374e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003750:	d3f9      	bcc.n	8003746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003752:	4a0b      	ldr	r2, [pc, #44]	; (8003780 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003754:	4c0b      	ldr	r4, [pc, #44]	; (8003784 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003758:	e001      	b.n	800375e <LoopFillZerobss>

0800375a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800375a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800375c:	3204      	adds	r2, #4

0800375e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800375e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003760:	d3fb      	bcc.n	800375a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003762:	f7ff fd59 	bl	8003218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003766:	f003 f9c1 	bl	8006aec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800376a:	f7ff f897 	bl	800289c <main>
  bx  lr    
 800376e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003770:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003778:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 800377c:	0801e140 	.word	0x0801e140
  ldr r2, =_sbss
 8003780:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8003784:	200005cc 	.word	0x200005cc

08003788 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003788:	e7fe      	b.n	8003788 <ADC_IRQHandler>
	...

0800378c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003790:	4b0e      	ldr	r3, [pc, #56]	; (80037cc <HAL_Init+0x40>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a0d      	ldr	r2, [pc, #52]	; (80037cc <HAL_Init+0x40>)
 8003796:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800379a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800379c:	4b0b      	ldr	r3, [pc, #44]	; (80037cc <HAL_Init+0x40>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a0a      	ldr	r2, [pc, #40]	; (80037cc <HAL_Init+0x40>)
 80037a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037a8:	4b08      	ldr	r3, [pc, #32]	; (80037cc <HAL_Init+0x40>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a07      	ldr	r2, [pc, #28]	; (80037cc <HAL_Init+0x40>)
 80037ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037b4:	2003      	movs	r0, #3
 80037b6:	f000 f9b3 	bl	8003b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037ba:	2000      	movs	r0, #0
 80037bc:	f000 f808 	bl	80037d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037c0:	f7ff fbde 	bl	8002f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	40023c00 	.word	0x40023c00

080037d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037d8:	4b12      	ldr	r3, [pc, #72]	; (8003824 <HAL_InitTick+0x54>)
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	4b12      	ldr	r3, [pc, #72]	; (8003828 <HAL_InitTick+0x58>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	4619      	mov	r1, r3
 80037e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 f9d9 	bl	8003ba6 <HAL_SYSTICK_Config>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e00e      	b.n	800381c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b0f      	cmp	r3, #15
 8003802:	d80a      	bhi.n	800381a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003804:	2200      	movs	r2, #0
 8003806:	6879      	ldr	r1, [r7, #4]
 8003808:	f04f 30ff 	mov.w	r0, #4294967295
 800380c:	f000 f993 	bl	8003b36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003810:	4a06      	ldr	r2, [pc, #24]	; (800382c <HAL_InitTick+0x5c>)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	e000      	b.n	800381c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
}
 800381c:	4618      	mov	r0, r3
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	20000030 	.word	0x20000030
 8003828:	20000038 	.word	0x20000038
 800382c:	20000034 	.word	0x20000034

08003830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003834:	4b06      	ldr	r3, [pc, #24]	; (8003850 <HAL_IncTick+0x20>)
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	461a      	mov	r2, r3
 800383a:	4b06      	ldr	r3, [pc, #24]	; (8003854 <HAL_IncTick+0x24>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4413      	add	r3, r2
 8003840:	4a04      	ldr	r2, [pc, #16]	; (8003854 <HAL_IncTick+0x24>)
 8003842:	6013      	str	r3, [r2, #0]
}
 8003844:	bf00      	nop
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	20000038 	.word	0x20000038
 8003854:	200005b8 	.word	0x200005b8

08003858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  return uwTick;
 800385c:	4b03      	ldr	r3, [pc, #12]	; (800386c <HAL_GetTick+0x14>)
 800385e:	681b      	ldr	r3, [r3, #0]
}
 8003860:	4618      	mov	r0, r3
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	200005b8 	.word	0x200005b8

08003870 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003878:	f7ff ffee 	bl	8003858 <HAL_GetTick>
 800387c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003888:	d005      	beq.n	8003896 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800388a:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <HAL_Delay+0x44>)
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4413      	add	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003896:	bf00      	nop
 8003898:	f7ff ffde 	bl	8003858 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d8f7      	bhi.n	8003898 <HAL_Delay+0x28>
  {
  }
}
 80038a8:	bf00      	nop
 80038aa:	bf00      	nop
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20000038 	.word	0x20000038

080038b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c8:	4b0c      	ldr	r3, [pc, #48]	; (80038fc <__NVIC_SetPriorityGrouping+0x44>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038d4:	4013      	ands	r3, r2
 80038d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038ea:	4a04      	ldr	r2, [pc, #16]	; (80038fc <__NVIC_SetPriorityGrouping+0x44>)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	60d3      	str	r3, [r2, #12]
}
 80038f0:	bf00      	nop
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr
 80038fc:	e000ed00 	.word	0xe000ed00

08003900 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003904:	4b04      	ldr	r3, [pc, #16]	; (8003918 <__NVIC_GetPriorityGrouping+0x18>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	0a1b      	lsrs	r3, r3, #8
 800390a:	f003 0307 	and.w	r3, r3, #7
}
 800390e:	4618      	mov	r0, r3
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	e000ed00 	.word	0xe000ed00

0800391c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392a:	2b00      	cmp	r3, #0
 800392c:	db0b      	blt.n	8003946 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	f003 021f 	and.w	r2, r3, #31
 8003934:	4907      	ldr	r1, [pc, #28]	; (8003954 <__NVIC_EnableIRQ+0x38>)
 8003936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	2001      	movs	r0, #1
 800393e:	fa00 f202 	lsl.w	r2, r0, r2
 8003942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	e000e100 	.word	0xe000e100

08003958 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003966:	2b00      	cmp	r3, #0
 8003968:	db12      	blt.n	8003990 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	f003 021f 	and.w	r2, r3, #31
 8003970:	490a      	ldr	r1, [pc, #40]	; (800399c <__NVIC_DisableIRQ+0x44>)
 8003972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	2001      	movs	r0, #1
 800397a:	fa00 f202 	lsl.w	r2, r0, r2
 800397e:	3320      	adds	r3, #32
 8003980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003984:	f3bf 8f4f 	dsb	sy
}
 8003988:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800398a:	f3bf 8f6f 	isb	sy
}
 800398e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	e000e100 	.word	0xe000e100

080039a0 <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	db0e      	blt.n	80039d0 <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80039b2:	4a0b      	ldr	r2, [pc, #44]	; (80039e0 <__NVIC_GetPendingIRQ+0x40>)
 80039b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b8:	095b      	lsrs	r3, r3, #5
 80039ba:	3340      	adds	r3, #64	; 0x40
 80039bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80039c0:	79fb      	ldrb	r3, [r7, #7]
 80039c2:	f003 031f 	and.w	r3, r3, #31
 80039c6:	fa22 f303 	lsr.w	r3, r2, r3
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	e000      	b.n	80039d2 <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
 80039d0:	2300      	movs	r3, #0
  }
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	e000e100 	.word	0xe000e100

080039e4 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	db0c      	blt.n	8003a10 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	f003 021f 	and.w	r2, r3, #31
 80039fc:	4907      	ldr	r1, [pc, #28]	; (8003a1c <__NVIC_ClearPendingIRQ+0x38>)
 80039fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a02:	095b      	lsrs	r3, r3, #5
 8003a04:	2001      	movs	r0, #1
 8003a06:	fa00 f202 	lsl.w	r2, r0, r2
 8003a0a:	3360      	adds	r3, #96	; 0x60
 8003a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	e000e100 	.word	0xe000e100

08003a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	6039      	str	r1, [r7, #0]
 8003a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	db0a      	blt.n	8003a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	b2da      	uxtb	r2, r3
 8003a38:	490c      	ldr	r1, [pc, #48]	; (8003a6c <__NVIC_SetPriority+0x4c>)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	0112      	lsls	r2, r2, #4
 8003a40:	b2d2      	uxtb	r2, r2
 8003a42:	440b      	add	r3, r1
 8003a44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a48:	e00a      	b.n	8003a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	4908      	ldr	r1, [pc, #32]	; (8003a70 <__NVIC_SetPriority+0x50>)
 8003a50:	79fb      	ldrb	r3, [r7, #7]
 8003a52:	f003 030f 	and.w	r3, r3, #15
 8003a56:	3b04      	subs	r3, #4
 8003a58:	0112      	lsls	r2, r2, #4
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	761a      	strb	r2, [r3, #24]
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	e000e100 	.word	0xe000e100
 8003a70:	e000ed00 	.word	0xe000ed00

08003a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b089      	sub	sp, #36	; 0x24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 0307 	and.w	r3, r3, #7
 8003a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	f1c3 0307 	rsb	r3, r3, #7
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	bf28      	it	cs
 8003a92:	2304      	movcs	r3, #4
 8003a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	3304      	adds	r3, #4
 8003a9a:	2b06      	cmp	r3, #6
 8003a9c:	d902      	bls.n	8003aa4 <NVIC_EncodePriority+0x30>
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	3b03      	subs	r3, #3
 8003aa2:	e000      	b.n	8003aa6 <NVIC_EncodePriority+0x32>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab2:	43da      	mvns	r2, r3
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	401a      	ands	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003abc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac6:	43d9      	mvns	r1, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003acc:	4313      	orrs	r3, r2
         );
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3724      	adds	r7, #36	; 0x24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
	...

08003adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003aec:	d301      	bcc.n	8003af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aee:	2301      	movs	r3, #1
 8003af0:	e00f      	b.n	8003b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003af2:	4a0a      	ldr	r2, [pc, #40]	; (8003b1c <SysTick_Config+0x40>)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003afa:	210f      	movs	r1, #15
 8003afc:	f04f 30ff 	mov.w	r0, #4294967295
 8003b00:	f7ff ff8e 	bl	8003a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b04:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <SysTick_Config+0x40>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b0a:	4b04      	ldr	r3, [pc, #16]	; (8003b1c <SysTick_Config+0x40>)
 8003b0c:	2207      	movs	r2, #7
 8003b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	e000e010 	.word	0xe000e010

08003b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff fec5 	bl	80038b8 <__NVIC_SetPriorityGrouping>
}
 8003b2e:	bf00      	nop
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b086      	sub	sp, #24
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
 8003b42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b48:	f7ff feda 	bl	8003900 <__NVIC_GetPriorityGrouping>
 8003b4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	68b9      	ldr	r1, [r7, #8]
 8003b52:	6978      	ldr	r0, [r7, #20]
 8003b54:	f7ff ff8e 	bl	8003a74 <NVIC_EncodePriority>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5e:	4611      	mov	r1, r2
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff ff5d 	bl	8003a20 <__NVIC_SetPriority>
}
 8003b66:	bf00      	nop
 8003b68:	3718      	adds	r7, #24
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b082      	sub	sp, #8
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	4603      	mov	r3, r0
 8003b76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7ff fecd 	bl	800391c <__NVIC_EnableIRQ>
}
 8003b82:	bf00      	nop
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b082      	sub	sp, #8
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	4603      	mov	r3, r0
 8003b92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff fedd 	bl	8003958 <__NVIC_DisableIRQ>
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b082      	sub	sp, #8
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7ff ff94 	bl	8003adc <SysTick_Config>
 8003bb4:	4603      	mov	r3, r0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b082      	sub	sp, #8
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8003bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff fee7 	bl	80039a0 <__NVIC_GetPendingIRQ>
 8003bd2:	4603      	mov	r3, r0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7ff fefa 	bl	80039e4 <__NVIC_ClearPendingIRQ>
}
 8003bf0:	bf00      	nop
 8003bf2:	3708      	adds	r7, #8
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c04:	f7ff fe28 	bl	8003858 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e099      	b.n	8003d48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2202      	movs	r2, #2
 8003c18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0201 	bic.w	r2, r2, #1
 8003c32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c34:	e00f      	b.n	8003c56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c36:	f7ff fe0f 	bl	8003858 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b05      	cmp	r3, #5
 8003c42:	d908      	bls.n	8003c56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2220      	movs	r2, #32
 8003c48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2203      	movs	r2, #3
 8003c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e078      	b.n	8003d48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1e8      	bne.n	8003c36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	4b38      	ldr	r3, [pc, #224]	; (8003d50 <HAL_DMA_Init+0x158>)
 8003c70:	4013      	ands	r3, r2
 8003c72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cac:	2b04      	cmp	r3, #4
 8003cae:	d107      	bne.n	8003cc0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	f023 0307 	bic.w	r3, r3, #7
 8003cd6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d117      	bne.n	8003d1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00e      	beq.n	8003d1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 fb01 	bl	8004304 <DMA_CheckFifoParam>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2240      	movs	r2, #64	; 0x40
 8003d0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d16:	2301      	movs	r3, #1
 8003d18:	e016      	b.n	8003d48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 fab8 	bl	8004298 <DMA_CalcBaseAndBitshift>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d30:	223f      	movs	r2, #63	; 0x3f
 8003d32:	409a      	lsls	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3718      	adds	r7, #24
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	f010803f 	.word	0xf010803f

08003d54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d62:	2300      	movs	r3, #0
 8003d64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d101      	bne.n	8003d7a <HAL_DMA_Start_IT+0x26>
 8003d76:	2302      	movs	r3, #2
 8003d78:	e040      	b.n	8003dfc <HAL_DMA_Start_IT+0xa8>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d12f      	bne.n	8003dee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2202      	movs	r2, #2
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	68b9      	ldr	r1, [r7, #8]
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 fa4a 	bl	800423c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dac:	223f      	movs	r2, #63	; 0x3f
 8003dae:	409a      	lsls	r2, r3
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0216 	orr.w	r2, r2, #22
 8003dc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d007      	beq.n	8003ddc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0208 	orr.w	r2, r2, #8
 8003dda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	e005      	b.n	8003dfa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003df6:	2302      	movs	r3, #2
 8003df8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003dfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3718      	adds	r7, #24
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e10:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e12:	f7ff fd21 	bl	8003858 <HAL_GetTick>
 8003e16:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d008      	beq.n	8003e36 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2280      	movs	r2, #128	; 0x80
 8003e28:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e052      	b.n	8003edc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f022 0216 	bic.w	r2, r2, #22
 8003e44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	695a      	ldr	r2, [r3, #20]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e54:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d103      	bne.n	8003e66 <HAL_DMA_Abort+0x62>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d007      	beq.n	8003e76 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0208 	bic.w	r2, r2, #8
 8003e74:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 0201 	bic.w	r2, r2, #1
 8003e84:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e86:	e013      	b.n	8003eb0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e88:	f7ff fce6 	bl	8003858 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b05      	cmp	r3, #5
 8003e94:	d90c      	bls.n	8003eb0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2203      	movs	r2, #3
 8003ea0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e015      	b.n	8003edc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1e4      	bne.n	8003e88 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec2:	223f      	movs	r2, #63	; 0x3f
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d004      	beq.n	8003f02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2280      	movs	r2, #128	; 0x80
 8003efc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e00c      	b.n	8003f1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2205      	movs	r2, #5
 8003f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0201 	bic.w	r2, r2, #1
 8003f18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f30:	2300      	movs	r3, #0
 8003f32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f34:	4b92      	ldr	r3, [pc, #584]	; (8004180 <HAL_DMA_IRQHandler+0x258>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a92      	ldr	r2, [pc, #584]	; (8004184 <HAL_DMA_IRQHandler+0x25c>)
 8003f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3e:	0a9b      	lsrs	r3, r3, #10
 8003f40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f52:	2208      	movs	r2, #8
 8003f54:	409a      	lsls	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d01a      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d013      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0204 	bic.w	r2, r2, #4
 8003f7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f80:	2208      	movs	r2, #8
 8003f82:	409a      	lsls	r2, r3
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8c:	f043 0201 	orr.w	r2, r3, #1
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f98:	2201      	movs	r2, #1
 8003f9a:	409a      	lsls	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d012      	beq.n	8003fca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00b      	beq.n	8003fca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	409a      	lsls	r2, r3
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fc2:	f043 0202 	orr.w	r2, r3, #2
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fce:	2204      	movs	r2, #4
 8003fd0:	409a      	lsls	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d012      	beq.n	8004000 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00b      	beq.n	8004000 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fec:	2204      	movs	r2, #4
 8003fee:	409a      	lsls	r2, r3
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff8:	f043 0204 	orr.w	r2, r3, #4
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004004:	2210      	movs	r2, #16
 8004006:	409a      	lsls	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4013      	ands	r3, r2
 800400c:	2b00      	cmp	r3, #0
 800400e:	d043      	beq.n	8004098 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0308 	and.w	r3, r3, #8
 800401a:	2b00      	cmp	r3, #0
 800401c:	d03c      	beq.n	8004098 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004022:	2210      	movs	r2, #16
 8004024:	409a      	lsls	r2, r3
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d018      	beq.n	800406a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d108      	bne.n	8004058 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	2b00      	cmp	r3, #0
 800404c:	d024      	beq.n	8004098 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	4798      	blx	r3
 8004056:	e01f      	b.n	8004098 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800405c:	2b00      	cmp	r3, #0
 800405e:	d01b      	beq.n	8004098 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	4798      	blx	r3
 8004068:	e016      	b.n	8004098 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004074:	2b00      	cmp	r3, #0
 8004076:	d107      	bne.n	8004088 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0208 	bic.w	r2, r2, #8
 8004086:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	d003      	beq.n	8004098 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409c:	2220      	movs	r2, #32
 800409e:	409a      	lsls	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 808e 	beq.w	80041c6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0310 	and.w	r3, r3, #16
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	f000 8086 	beq.w	80041c6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040be:	2220      	movs	r2, #32
 80040c0:	409a      	lsls	r2, r3
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b05      	cmp	r3, #5
 80040d0:	d136      	bne.n	8004140 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0216 	bic.w	r2, r2, #22
 80040e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	695a      	ldr	r2, [r3, #20]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d103      	bne.n	8004102 <HAL_DMA_IRQHandler+0x1da>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d007      	beq.n	8004112 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0208 	bic.w	r2, r2, #8
 8004110:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004116:	223f      	movs	r2, #63	; 0x3f
 8004118:	409a      	lsls	r2, r3
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004132:	2b00      	cmp	r3, #0
 8004134:	d07d      	beq.n	8004232 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	4798      	blx	r3
        }
        return;
 800413e:	e078      	b.n	8004232 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d01c      	beq.n	8004188 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d108      	bne.n	800416e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004160:	2b00      	cmp	r3, #0
 8004162:	d030      	beq.n	80041c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	4798      	blx	r3
 800416c:	e02b      	b.n	80041c6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004172:	2b00      	cmp	r3, #0
 8004174:	d027      	beq.n	80041c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	4798      	blx	r3
 800417e:	e022      	b.n	80041c6 <HAL_DMA_IRQHandler+0x29e>
 8004180:	20000030 	.word	0x20000030
 8004184:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10f      	bne.n	80041b6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0210 	bic.w	r2, r2, #16
 80041a4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d003      	beq.n	80041c6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d032      	beq.n	8004234 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d022      	beq.n	8004220 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2205      	movs	r2, #5
 80041de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 0201 	bic.w	r2, r2, #1
 80041f0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	3301      	adds	r3, #1
 80041f6:	60bb      	str	r3, [r7, #8]
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d307      	bcc.n	800420e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1f2      	bne.n	80041f2 <HAL_DMA_IRQHandler+0x2ca>
 800420c:	e000      	b.n	8004210 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800420e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004224:	2b00      	cmp	r3, #0
 8004226:	d005      	beq.n	8004234 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	4798      	blx	r3
 8004230:	e000      	b.n	8004234 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004232:	bf00      	nop
    }
  }
}
 8004234:	3718      	adds	r7, #24
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop

0800423c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
 8004248:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004258:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	2b40      	cmp	r3, #64	; 0x40
 8004268:	d108      	bne.n	800427c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800427a:	e007      	b.n	800428c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	60da      	str	r2, [r3, #12]
}
 800428c:	bf00      	nop
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	3b10      	subs	r3, #16
 80042a8:	4a14      	ldr	r2, [pc, #80]	; (80042fc <DMA_CalcBaseAndBitshift+0x64>)
 80042aa:	fba2 2303 	umull	r2, r3, r2, r3
 80042ae:	091b      	lsrs	r3, r3, #4
 80042b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042b2:	4a13      	ldr	r2, [pc, #76]	; (8004300 <DMA_CalcBaseAndBitshift+0x68>)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4413      	add	r3, r2
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	461a      	mov	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2b03      	cmp	r3, #3
 80042c4:	d909      	bls.n	80042da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042ce:	f023 0303 	bic.w	r3, r3, #3
 80042d2:	1d1a      	adds	r2, r3, #4
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	659a      	str	r2, [r3, #88]	; 0x58
 80042d8:	e007      	b.n	80042ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042e2:	f023 0303 	bic.w	r3, r3, #3
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	aaaaaaab 	.word	0xaaaaaaab
 8004300:	0801dc18 	.word	0x0801dc18

08004304 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800430c:	2300      	movs	r3, #0
 800430e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004314:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d11f      	bne.n	800435e <DMA_CheckFifoParam+0x5a>
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	2b03      	cmp	r3, #3
 8004322:	d856      	bhi.n	80043d2 <DMA_CheckFifoParam+0xce>
 8004324:	a201      	add	r2, pc, #4	; (adr r2, 800432c <DMA_CheckFifoParam+0x28>)
 8004326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432a:	bf00      	nop
 800432c:	0800433d 	.word	0x0800433d
 8004330:	0800434f 	.word	0x0800434f
 8004334:	0800433d 	.word	0x0800433d
 8004338:	080043d3 	.word	0x080043d3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004340:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d046      	beq.n	80043d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800434c:	e043      	b.n	80043d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004352:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004356:	d140      	bne.n	80043da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800435c:	e03d      	b.n	80043da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004366:	d121      	bne.n	80043ac <DMA_CheckFifoParam+0xa8>
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	2b03      	cmp	r3, #3
 800436c:	d837      	bhi.n	80043de <DMA_CheckFifoParam+0xda>
 800436e:	a201      	add	r2, pc, #4	; (adr r2, 8004374 <DMA_CheckFifoParam+0x70>)
 8004370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004374:	08004385 	.word	0x08004385
 8004378:	0800438b 	.word	0x0800438b
 800437c:	08004385 	.word	0x08004385
 8004380:	0800439d 	.word	0x0800439d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	73fb      	strb	r3, [r7, #15]
      break;
 8004388:	e030      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d025      	beq.n	80043e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800439a:	e022      	b.n	80043e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043a4:	d11f      	bne.n	80043e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043aa:	e01c      	b.n	80043e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d903      	bls.n	80043ba <DMA_CheckFifoParam+0xb6>
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b03      	cmp	r3, #3
 80043b6:	d003      	beq.n	80043c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043b8:	e018      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	73fb      	strb	r3, [r7, #15]
      break;
 80043be:	e015      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00e      	beq.n	80043ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	73fb      	strb	r3, [r7, #15]
      break;
 80043d0:	e00b      	b.n	80043ea <DMA_CheckFifoParam+0xe6>
      break;
 80043d2:	bf00      	nop
 80043d4:	e00a      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      break;
 80043d6:	bf00      	nop
 80043d8:	e008      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      break;
 80043da:	bf00      	nop
 80043dc:	e006      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      break;
 80043de:	bf00      	nop
 80043e0:	e004      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      break;
 80043e2:	bf00      	nop
 80043e4:	e002      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      break;   
 80043e6:	bf00      	nop
 80043e8:	e000      	b.n	80043ec <DMA_CheckFifoParam+0xe8>
      break;
 80043ea:	bf00      	nop
    }
  } 
  
  return status; 
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop

080043fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b089      	sub	sp, #36	; 0x24
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004406:	2300      	movs	r3, #0
 8004408:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800440a:	2300      	movs	r3, #0
 800440c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800440e:	2300      	movs	r3, #0
 8004410:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004412:	2300      	movs	r3, #0
 8004414:	61fb      	str	r3, [r7, #28]
 8004416:	e159      	b.n	80046cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004418:	2201      	movs	r2, #1
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	fa02 f303 	lsl.w	r3, r2, r3
 8004420:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	4013      	ands	r3, r2
 800442a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	429a      	cmp	r2, r3
 8004432:	f040 8148 	bne.w	80046c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	2b01      	cmp	r3, #1
 8004440:	d005      	beq.n	800444e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800444a:	2b02      	cmp	r3, #2
 800444c:	d130      	bne.n	80044b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	2203      	movs	r2, #3
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	43db      	mvns	r3, r3
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	4013      	ands	r3, r2
 8004464:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4313      	orrs	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004484:	2201      	movs	r2, #1
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	43db      	mvns	r3, r3
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	4013      	ands	r3, r2
 8004492:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	f003 0201 	and.w	r2, r3, #1
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	fa02 f303 	lsl.w	r3, r2, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f003 0303 	and.w	r3, r3, #3
 80044b8:	2b03      	cmp	r3, #3
 80044ba:	d017      	beq.n	80044ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	2203      	movs	r2, #3
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	43db      	mvns	r3, r3
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4013      	ands	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	689a      	ldr	r2, [r3, #8]
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d123      	bne.n	8004540 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	08da      	lsrs	r2, r3, #3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	3208      	adds	r2, #8
 8004500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004504:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	220f      	movs	r2, #15
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	43db      	mvns	r3, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4013      	ands	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	691a      	ldr	r2, [r3, #16]
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	f003 0307 	and.w	r3, r3, #7
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	fa02 f303 	lsl.w	r3, r2, r3
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	4313      	orrs	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	08da      	lsrs	r2, r3, #3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	3208      	adds	r2, #8
 800453a:	69b9      	ldr	r1, [r7, #24]
 800453c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	2203      	movs	r2, #3
 800454c:	fa02 f303 	lsl.w	r3, r2, r3
 8004550:	43db      	mvns	r3, r3
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4013      	ands	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f003 0203 	and.w	r2, r3, #3
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4313      	orrs	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 80a2 	beq.w	80046c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004582:	2300      	movs	r3, #0
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	4b57      	ldr	r3, [pc, #348]	; (80046e4 <HAL_GPIO_Init+0x2e8>)
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	4a56      	ldr	r2, [pc, #344]	; (80046e4 <HAL_GPIO_Init+0x2e8>)
 800458c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004590:	6453      	str	r3, [r2, #68]	; 0x44
 8004592:	4b54      	ldr	r3, [pc, #336]	; (80046e4 <HAL_GPIO_Init+0x2e8>)
 8004594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004596:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800459a:	60fb      	str	r3, [r7, #12]
 800459c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800459e:	4a52      	ldr	r2, [pc, #328]	; (80046e8 <HAL_GPIO_Init+0x2ec>)
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	089b      	lsrs	r3, r3, #2
 80045a4:	3302      	adds	r3, #2
 80045a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	220f      	movs	r2, #15
 80045b6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ba:	43db      	mvns	r3, r3
 80045bc:	69ba      	ldr	r2, [r7, #24]
 80045be:	4013      	ands	r3, r2
 80045c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a49      	ldr	r2, [pc, #292]	; (80046ec <HAL_GPIO_Init+0x2f0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d019      	beq.n	80045fe <HAL_GPIO_Init+0x202>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a48      	ldr	r2, [pc, #288]	; (80046f0 <HAL_GPIO_Init+0x2f4>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d013      	beq.n	80045fa <HAL_GPIO_Init+0x1fe>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a47      	ldr	r2, [pc, #284]	; (80046f4 <HAL_GPIO_Init+0x2f8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d00d      	beq.n	80045f6 <HAL_GPIO_Init+0x1fa>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a46      	ldr	r2, [pc, #280]	; (80046f8 <HAL_GPIO_Init+0x2fc>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d007      	beq.n	80045f2 <HAL_GPIO_Init+0x1f6>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a45      	ldr	r2, [pc, #276]	; (80046fc <HAL_GPIO_Init+0x300>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d101      	bne.n	80045ee <HAL_GPIO_Init+0x1f2>
 80045ea:	2304      	movs	r3, #4
 80045ec:	e008      	b.n	8004600 <HAL_GPIO_Init+0x204>
 80045ee:	2307      	movs	r3, #7
 80045f0:	e006      	b.n	8004600 <HAL_GPIO_Init+0x204>
 80045f2:	2303      	movs	r3, #3
 80045f4:	e004      	b.n	8004600 <HAL_GPIO_Init+0x204>
 80045f6:	2302      	movs	r3, #2
 80045f8:	e002      	b.n	8004600 <HAL_GPIO_Init+0x204>
 80045fa:	2301      	movs	r3, #1
 80045fc:	e000      	b.n	8004600 <HAL_GPIO_Init+0x204>
 80045fe:	2300      	movs	r3, #0
 8004600:	69fa      	ldr	r2, [r7, #28]
 8004602:	f002 0203 	and.w	r2, r2, #3
 8004606:	0092      	lsls	r2, r2, #2
 8004608:	4093      	lsls	r3, r2
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	4313      	orrs	r3, r2
 800460e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004610:	4935      	ldr	r1, [pc, #212]	; (80046e8 <HAL_GPIO_Init+0x2ec>)
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	089b      	lsrs	r3, r3, #2
 8004616:	3302      	adds	r3, #2
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800461e:	4b38      	ldr	r3, [pc, #224]	; (8004700 <HAL_GPIO_Init+0x304>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	43db      	mvns	r3, r3
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	4013      	ands	r3, r2
 800462c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	4313      	orrs	r3, r2
 8004640:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004642:	4a2f      	ldr	r2, [pc, #188]	; (8004700 <HAL_GPIO_Init+0x304>)
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004648:	4b2d      	ldr	r3, [pc, #180]	; (8004700 <HAL_GPIO_Init+0x304>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	43db      	mvns	r3, r3
 8004652:	69ba      	ldr	r2, [r7, #24]
 8004654:	4013      	ands	r3, r2
 8004656:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d003      	beq.n	800466c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	4313      	orrs	r3, r2
 800466a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800466c:	4a24      	ldr	r2, [pc, #144]	; (8004700 <HAL_GPIO_Init+0x304>)
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004672:	4b23      	ldr	r3, [pc, #140]	; (8004700 <HAL_GPIO_Init+0x304>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	43db      	mvns	r3, r3
 800467c:	69ba      	ldr	r2, [r7, #24]
 800467e:	4013      	ands	r3, r2
 8004680:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	4313      	orrs	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004696:	4a1a      	ldr	r2, [pc, #104]	; (8004700 <HAL_GPIO_Init+0x304>)
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800469c:	4b18      	ldr	r3, [pc, #96]	; (8004700 <HAL_GPIO_Init+0x304>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	43db      	mvns	r3, r3
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	4013      	ands	r3, r2
 80046aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80046b8:	69ba      	ldr	r2, [r7, #24]
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	4313      	orrs	r3, r2
 80046be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046c0:	4a0f      	ldr	r2, [pc, #60]	; (8004700 <HAL_GPIO_Init+0x304>)
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	3301      	adds	r3, #1
 80046ca:	61fb      	str	r3, [r7, #28]
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	2b0f      	cmp	r3, #15
 80046d0:	f67f aea2 	bls.w	8004418 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046d4:	bf00      	nop
 80046d6:	bf00      	nop
 80046d8:	3724      	adds	r7, #36	; 0x24
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	40023800 	.word	0x40023800
 80046e8:	40013800 	.word	0x40013800
 80046ec:	40020000 	.word	0x40020000
 80046f0:	40020400 	.word	0x40020400
 80046f4:	40020800 	.word	0x40020800
 80046f8:	40020c00 	.word	0x40020c00
 80046fc:	40021000 	.word	0x40021000
 8004700:	40013c00 	.word	0x40013c00

08004704 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	460b      	mov	r3, r1
 800470e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691a      	ldr	r2, [r3, #16]
 8004714:	887b      	ldrh	r3, [r7, #2]
 8004716:	4013      	ands	r3, r2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d002      	beq.n	8004722 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800471c:	2301      	movs	r3, #1
 800471e:	73fb      	strb	r3, [r7, #15]
 8004720:	e001      	b.n	8004726 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004722:	2300      	movs	r3, #0
 8004724:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004726:	7bfb      	ldrb	r3, [r7, #15]
}
 8004728:	4618      	mov	r0, r3
 800472a:	3714      	adds	r7, #20
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	460b      	mov	r3, r1
 800473e:	807b      	strh	r3, [r7, #2]
 8004740:	4613      	mov	r3, r2
 8004742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004744:	787b      	ldrb	r3, [r7, #1]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800474a:	887a      	ldrh	r2, [r7, #2]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004750:	e003      	b.n	800475a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004752:	887b      	ldrh	r3, [r7, #2]
 8004754:	041a      	lsls	r2, r3, #16
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	619a      	str	r2, [r3, #24]
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
	...

08004768 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	4603      	mov	r3, r0
 8004770:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004772:	4b08      	ldr	r3, [pc, #32]	; (8004794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004774:	695a      	ldr	r2, [r3, #20]
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	4013      	ands	r3, r2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d006      	beq.n	800478c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800477e:	4a05      	ldr	r2, [pc, #20]	; (8004794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004780:	88fb      	ldrh	r3, [r7, #6]
 8004782:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004784:	88fb      	ldrh	r3, [r7, #6]
 8004786:	4618      	mov	r0, r3
 8004788:	f7fe f952 	bl	8002a30 <HAL_GPIO_EXTI_Callback>
  }
}
 800478c:	bf00      	nop
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40013c00 	.word	0x40013c00

08004798 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e264      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d075      	beq.n	80048a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047b6:	4ba3      	ldr	r3, [pc, #652]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f003 030c 	and.w	r3, r3, #12
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d00c      	beq.n	80047dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047c2:	4ba0      	ldr	r3, [pc, #640]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047ca:	2b08      	cmp	r3, #8
 80047cc:	d112      	bne.n	80047f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ce:	4b9d      	ldr	r3, [pc, #628]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047da:	d10b      	bne.n	80047f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047dc:	4b99      	ldr	r3, [pc, #612]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d05b      	beq.n	80048a0 <HAL_RCC_OscConfig+0x108>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d157      	bne.n	80048a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e23f      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047fc:	d106      	bne.n	800480c <HAL_RCC_OscConfig+0x74>
 80047fe:	4b91      	ldr	r3, [pc, #580]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a90      	ldr	r2, [pc, #576]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004808:	6013      	str	r3, [r2, #0]
 800480a:	e01d      	b.n	8004848 <HAL_RCC_OscConfig+0xb0>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004814:	d10c      	bne.n	8004830 <HAL_RCC_OscConfig+0x98>
 8004816:	4b8b      	ldr	r3, [pc, #556]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a8a      	ldr	r2, [pc, #552]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 800481c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004820:	6013      	str	r3, [r2, #0]
 8004822:	4b88      	ldr	r3, [pc, #544]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a87      	ldr	r2, [pc, #540]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800482c:	6013      	str	r3, [r2, #0]
 800482e:	e00b      	b.n	8004848 <HAL_RCC_OscConfig+0xb0>
 8004830:	4b84      	ldr	r3, [pc, #528]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a83      	ldr	r2, [pc, #524]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004836:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483a:	6013      	str	r3, [r2, #0]
 800483c:	4b81      	ldr	r3, [pc, #516]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a80      	ldr	r2, [pc, #512]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004842:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d013      	beq.n	8004878 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004850:	f7ff f802 	bl	8003858 <HAL_GetTick>
 8004854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004856:	e008      	b.n	800486a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004858:	f7fe fffe 	bl	8003858 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	2b64      	cmp	r3, #100	; 0x64
 8004864:	d901      	bls.n	800486a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e204      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800486a:	4b76      	ldr	r3, [pc, #472]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0f0      	beq.n	8004858 <HAL_RCC_OscConfig+0xc0>
 8004876:	e014      	b.n	80048a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004878:	f7fe ffee 	bl	8003858 <HAL_GetTick>
 800487c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004880:	f7fe ffea 	bl	8003858 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b64      	cmp	r3, #100	; 0x64
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e1f0      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004892:	4b6c      	ldr	r3, [pc, #432]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1f0      	bne.n	8004880 <HAL_RCC_OscConfig+0xe8>
 800489e:	e000      	b.n	80048a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d063      	beq.n	8004976 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048ae:	4b65      	ldr	r3, [pc, #404]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 030c 	and.w	r3, r3, #12
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00b      	beq.n	80048d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ba:	4b62      	ldr	r3, [pc, #392]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d11c      	bne.n	8004900 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048c6:	4b5f      	ldr	r3, [pc, #380]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d116      	bne.n	8004900 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048d2:	4b5c      	ldr	r3, [pc, #368]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d005      	beq.n	80048ea <HAL_RCC_OscConfig+0x152>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d001      	beq.n	80048ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e1c4      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ea:	4b56      	ldr	r3, [pc, #344]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	4952      	ldr	r1, [pc, #328]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048fe:	e03a      	b.n	8004976 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d020      	beq.n	800494a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004908:	4b4f      	ldr	r3, [pc, #316]	; (8004a48 <HAL_RCC_OscConfig+0x2b0>)
 800490a:	2201      	movs	r2, #1
 800490c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490e:	f7fe ffa3 	bl	8003858 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004914:	e008      	b.n	8004928 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004916:	f7fe ff9f 	bl	8003858 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d901      	bls.n	8004928 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e1a5      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004928:	4b46      	ldr	r3, [pc, #280]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0f0      	beq.n	8004916 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004934:	4b43      	ldr	r3, [pc, #268]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	4940      	ldr	r1, [pc, #256]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004944:	4313      	orrs	r3, r2
 8004946:	600b      	str	r3, [r1, #0]
 8004948:	e015      	b.n	8004976 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800494a:	4b3f      	ldr	r3, [pc, #252]	; (8004a48 <HAL_RCC_OscConfig+0x2b0>)
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004950:	f7fe ff82 	bl	8003858 <HAL_GetTick>
 8004954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004956:	e008      	b.n	800496a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004958:	f7fe ff7e 	bl	8003858 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d901      	bls.n	800496a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e184      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800496a:	4b36      	ldr	r3, [pc, #216]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d1f0      	bne.n	8004958 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0308 	and.w	r3, r3, #8
 800497e:	2b00      	cmp	r3, #0
 8004980:	d030      	beq.n	80049e4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d016      	beq.n	80049b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800498a:	4b30      	ldr	r3, [pc, #192]	; (8004a4c <HAL_RCC_OscConfig+0x2b4>)
 800498c:	2201      	movs	r2, #1
 800498e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004990:	f7fe ff62 	bl	8003858 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004998:	f7fe ff5e 	bl	8003858 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e164      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049aa:	4b26      	ldr	r3, [pc, #152]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80049ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d0f0      	beq.n	8004998 <HAL_RCC_OscConfig+0x200>
 80049b6:	e015      	b.n	80049e4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049b8:	4b24      	ldr	r3, [pc, #144]	; (8004a4c <HAL_RCC_OscConfig+0x2b4>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049be:	f7fe ff4b 	bl	8003858 <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049c4:	e008      	b.n	80049d8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049c6:	f7fe ff47 	bl	8003858 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d901      	bls.n	80049d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e14d      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d8:	4b1a      	ldr	r3, [pc, #104]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80049da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1f0      	bne.n	80049c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f000 80a0 	beq.w	8004b32 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049f2:	2300      	movs	r3, #0
 80049f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049f6:	4b13      	ldr	r3, [pc, #76]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 80049f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d10f      	bne.n	8004a22 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a02:	2300      	movs	r3, #0
 8004a04:	60bb      	str	r3, [r7, #8]
 8004a06:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	4a0e      	ldr	r2, [pc, #56]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a10:	6413      	str	r3, [r2, #64]	; 0x40
 8004a12:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <HAL_RCC_OscConfig+0x2ac>)
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a1a:	60bb      	str	r3, [r7, #8]
 8004a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a22:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <HAL_RCC_OscConfig+0x2b8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d121      	bne.n	8004a72 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <HAL_RCC_OscConfig+0x2b8>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a07      	ldr	r2, [pc, #28]	; (8004a50 <HAL_RCC_OscConfig+0x2b8>)
 8004a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a3a:	f7fe ff0d 	bl	8003858 <HAL_GetTick>
 8004a3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a40:	e011      	b.n	8004a66 <HAL_RCC_OscConfig+0x2ce>
 8004a42:	bf00      	nop
 8004a44:	40023800 	.word	0x40023800
 8004a48:	42470000 	.word	0x42470000
 8004a4c:	42470e80 	.word	0x42470e80
 8004a50:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a54:	f7fe ff00 	bl	8003858 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e106      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a66:	4b85      	ldr	r3, [pc, #532]	; (8004c7c <HAL_RCC_OscConfig+0x4e4>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d0f0      	beq.n	8004a54 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d106      	bne.n	8004a88 <HAL_RCC_OscConfig+0x2f0>
 8004a7a:	4b81      	ldr	r3, [pc, #516]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7e:	4a80      	ldr	r2, [pc, #512]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004a80:	f043 0301 	orr.w	r3, r3, #1
 8004a84:	6713      	str	r3, [r2, #112]	; 0x70
 8004a86:	e01c      	b.n	8004ac2 <HAL_RCC_OscConfig+0x32a>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	2b05      	cmp	r3, #5
 8004a8e:	d10c      	bne.n	8004aaa <HAL_RCC_OscConfig+0x312>
 8004a90:	4b7b      	ldr	r3, [pc, #492]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a94:	4a7a      	ldr	r2, [pc, #488]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004a96:	f043 0304 	orr.w	r3, r3, #4
 8004a9a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a9c:	4b78      	ldr	r3, [pc, #480]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa0:	4a77      	ldr	r2, [pc, #476]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004aa2:	f043 0301 	orr.w	r3, r3, #1
 8004aa6:	6713      	str	r3, [r2, #112]	; 0x70
 8004aa8:	e00b      	b.n	8004ac2 <HAL_RCC_OscConfig+0x32a>
 8004aaa:	4b75      	ldr	r3, [pc, #468]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aae:	4a74      	ldr	r2, [pc, #464]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004ab0:	f023 0301 	bic.w	r3, r3, #1
 8004ab4:	6713      	str	r3, [r2, #112]	; 0x70
 8004ab6:	4b72      	ldr	r3, [pc, #456]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aba:	4a71      	ldr	r2, [pc, #452]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004abc:	f023 0304 	bic.w	r3, r3, #4
 8004ac0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d015      	beq.n	8004af6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aca:	f7fe fec5 	bl	8003858 <HAL_GetTick>
 8004ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ad0:	e00a      	b.n	8004ae8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ad2:	f7fe fec1 	bl	8003858 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d901      	bls.n	8004ae8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e0c5      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae8:	4b65      	ldr	r3, [pc, #404]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d0ee      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x33a>
 8004af4:	e014      	b.n	8004b20 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004af6:	f7fe feaf 	bl	8003858 <HAL_GetTick>
 8004afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004afc:	e00a      	b.n	8004b14 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004afe:	f7fe feab 	bl	8003858 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e0af      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b14:	4b5a      	ldr	r3, [pc, #360]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b18:	f003 0302 	and.w	r3, r3, #2
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1ee      	bne.n	8004afe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b20:	7dfb      	ldrb	r3, [r7, #23]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d105      	bne.n	8004b32 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b26:	4b56      	ldr	r3, [pc, #344]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	4a55      	ldr	r2, [pc, #340]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004b2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b30:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	f000 809b 	beq.w	8004c72 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b3c:	4b50      	ldr	r3, [pc, #320]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 030c 	and.w	r3, r3, #12
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d05c      	beq.n	8004c02 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d141      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b50:	4b4c      	ldr	r3, [pc, #304]	; (8004c84 <HAL_RCC_OscConfig+0x4ec>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b56:	f7fe fe7f 	bl	8003858 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b5e:	f7fe fe7b 	bl	8003858 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e081      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b70:	4b43      	ldr	r3, [pc, #268]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1f0      	bne.n	8004b5e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	69da      	ldr	r2, [r3, #28]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	431a      	orrs	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	019b      	lsls	r3, r3, #6
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b92:	085b      	lsrs	r3, r3, #1
 8004b94:	3b01      	subs	r3, #1
 8004b96:	041b      	lsls	r3, r3, #16
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b9e:	061b      	lsls	r3, r3, #24
 8004ba0:	4937      	ldr	r1, [pc, #220]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ba6:	4b37      	ldr	r3, [pc, #220]	; (8004c84 <HAL_RCC_OscConfig+0x4ec>)
 8004ba8:	2201      	movs	r2, #1
 8004baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7fe fe54 	bl	8003858 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bb4:	f7fe fe50 	bl	8003858 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e056      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bc6:	4b2e      	ldr	r3, [pc, #184]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x41c>
 8004bd2:	e04e      	b.n	8004c72 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bd4:	4b2b      	ldr	r3, [pc, #172]	; (8004c84 <HAL_RCC_OscConfig+0x4ec>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bda:	f7fe fe3d 	bl	8003858 <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004be2:	f7fe fe39 	bl	8003858 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e03f      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf4:	4b22      	ldr	r3, [pc, #136]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1f0      	bne.n	8004be2 <HAL_RCC_OscConfig+0x44a>
 8004c00:	e037      	b.n	8004c72 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d101      	bne.n	8004c0e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e032      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c0e:	4b1c      	ldr	r3, [pc, #112]	; (8004c80 <HAL_RCC_OscConfig+0x4e8>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d028      	beq.n	8004c6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d121      	bne.n	8004c6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d11a      	bne.n	8004c6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c3e:	4013      	ands	r3, r2
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c44:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d111      	bne.n	8004c6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	085b      	lsrs	r3, r3, #1
 8004c56:	3b01      	subs	r3, #1
 8004c58:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d107      	bne.n	8004c6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c68:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d001      	beq.n	8004c72 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e000      	b.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3718      	adds	r7, #24
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40007000 	.word	0x40007000
 8004c80:	40023800 	.word	0x40023800
 8004c84:	42470060 	.word	0x42470060

08004c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0cc      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c9c:	4b68      	ldr	r3, [pc, #416]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d90c      	bls.n	8004cc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004caa:	4b65      	ldr	r3, [pc, #404]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	b2d2      	uxtb	r2, r2
 8004cb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cb2:	4b63      	ldr	r3, [pc, #396]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0307 	and.w	r3, r3, #7
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d001      	beq.n	8004cc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e0b8      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0302 	and.w	r3, r3, #2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d020      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0304 	and.w	r3, r3, #4
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cdc:	4b59      	ldr	r3, [pc, #356]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	4a58      	ldr	r2, [pc, #352]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ce6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0308 	and.w	r3, r3, #8
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d005      	beq.n	8004d00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cf4:	4b53      	ldr	r3, [pc, #332]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	4a52      	ldr	r2, [pc, #328]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d00:	4b50      	ldr	r3, [pc, #320]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	494d      	ldr	r1, [pc, #308]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d044      	beq.n	8004da8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d107      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d26:	4b47      	ldr	r3, [pc, #284]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d119      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e07f      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d003      	beq.n	8004d46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d42:	2b03      	cmp	r3, #3
 8004d44:	d107      	bne.n	8004d56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d46:	4b3f      	ldr	r3, [pc, #252]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d109      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e06f      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d56:	4b3b      	ldr	r3, [pc, #236]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e067      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d66:	4b37      	ldr	r3, [pc, #220]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f023 0203 	bic.w	r2, r3, #3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	4934      	ldr	r1, [pc, #208]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d78:	f7fe fd6e 	bl	8003858 <HAL_GetTick>
 8004d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d7e:	e00a      	b.n	8004d96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d80:	f7fe fd6a 	bl	8003858 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e04f      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d96:	4b2b      	ldr	r3, [pc, #172]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f003 020c 	and.w	r2, r3, #12
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d1eb      	bne.n	8004d80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004da8:	4b25      	ldr	r3, [pc, #148]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	683a      	ldr	r2, [r7, #0]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d20c      	bcs.n	8004dd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004db6:	4b22      	ldr	r3, [pc, #136]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004db8:	683a      	ldr	r2, [r7, #0]
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dbe:	4b20      	ldr	r3, [pc, #128]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0307 	and.w	r3, r3, #7
 8004dc6:	683a      	ldr	r2, [r7, #0]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d001      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e032      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0304 	and.w	r3, r3, #4
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d008      	beq.n	8004dee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ddc:	4b19      	ldr	r3, [pc, #100]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	4916      	ldr	r1, [pc, #88]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d009      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dfa:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	490e      	ldr	r1, [pc, #56]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e0e:	f000 f821 	bl	8004e54 <HAL_RCC_GetSysClockFreq>
 8004e12:	4602      	mov	r2, r0
 8004e14:	4b0b      	ldr	r3, [pc, #44]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	091b      	lsrs	r3, r3, #4
 8004e1a:	f003 030f 	and.w	r3, r3, #15
 8004e1e:	490a      	ldr	r1, [pc, #40]	; (8004e48 <HAL_RCC_ClockConfig+0x1c0>)
 8004e20:	5ccb      	ldrb	r3, [r1, r3]
 8004e22:	fa22 f303 	lsr.w	r3, r2, r3
 8004e26:	4a09      	ldr	r2, [pc, #36]	; (8004e4c <HAL_RCC_ClockConfig+0x1c4>)
 8004e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e2a:	4b09      	ldr	r3, [pc, #36]	; (8004e50 <HAL_RCC_ClockConfig+0x1c8>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fe fcce 	bl	80037d0 <HAL_InitTick>

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	40023c00 	.word	0x40023c00
 8004e44:	40023800 	.word	0x40023800
 8004e48:	0801dc00 	.word	0x0801dc00
 8004e4c:	20000030 	.word	0x20000030
 8004e50:	20000034 	.word	0x20000034

08004e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e54:	b5b0      	push	{r4, r5, r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	6079      	str	r1, [r7, #4]
 8004e5e:	2100      	movs	r1, #0
 8004e60:	60f9      	str	r1, [r7, #12]
 8004e62:	2100      	movs	r1, #0
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e66:	2100      	movs	r1, #0
 8004e68:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e6a:	4952      	ldr	r1, [pc, #328]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e6c:	6889      	ldr	r1, [r1, #8]
 8004e6e:	f001 010c 	and.w	r1, r1, #12
 8004e72:	2908      	cmp	r1, #8
 8004e74:	d00d      	beq.n	8004e92 <HAL_RCC_GetSysClockFreq+0x3e>
 8004e76:	2908      	cmp	r1, #8
 8004e78:	f200 8094 	bhi.w	8004fa4 <HAL_RCC_GetSysClockFreq+0x150>
 8004e7c:	2900      	cmp	r1, #0
 8004e7e:	d002      	beq.n	8004e86 <HAL_RCC_GetSysClockFreq+0x32>
 8004e80:	2904      	cmp	r1, #4
 8004e82:	d003      	beq.n	8004e8c <HAL_RCC_GetSysClockFreq+0x38>
 8004e84:	e08e      	b.n	8004fa4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e86:	4b4c      	ldr	r3, [pc, #304]	; (8004fb8 <HAL_RCC_GetSysClockFreq+0x164>)
 8004e88:	60bb      	str	r3, [r7, #8]
       break;
 8004e8a:	e08e      	b.n	8004faa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e8c:	4b4b      	ldr	r3, [pc, #300]	; (8004fbc <HAL_RCC_GetSysClockFreq+0x168>)
 8004e8e:	60bb      	str	r3, [r7, #8]
      break;
 8004e90:	e08b      	b.n	8004faa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e92:	4948      	ldr	r1, [pc, #288]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e94:	6849      	ldr	r1, [r1, #4]
 8004e96:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004e9a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e9c:	4945      	ldr	r1, [pc, #276]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e9e:	6849      	ldr	r1, [r1, #4]
 8004ea0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004ea4:	2900      	cmp	r1, #0
 8004ea6:	d024      	beq.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ea8:	4942      	ldr	r1, [pc, #264]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004eaa:	6849      	ldr	r1, [r1, #4]
 8004eac:	0989      	lsrs	r1, r1, #6
 8004eae:	4608      	mov	r0, r1
 8004eb0:	f04f 0100 	mov.w	r1, #0
 8004eb4:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004eb8:	f04f 0500 	mov.w	r5, #0
 8004ebc:	ea00 0204 	and.w	r2, r0, r4
 8004ec0:	ea01 0305 	and.w	r3, r1, r5
 8004ec4:	493d      	ldr	r1, [pc, #244]	; (8004fbc <HAL_RCC_GetSysClockFreq+0x168>)
 8004ec6:	fb01 f003 	mul.w	r0, r1, r3
 8004eca:	2100      	movs	r1, #0
 8004ecc:	fb01 f102 	mul.w	r1, r1, r2
 8004ed0:	1844      	adds	r4, r0, r1
 8004ed2:	493a      	ldr	r1, [pc, #232]	; (8004fbc <HAL_RCC_GetSysClockFreq+0x168>)
 8004ed4:	fba2 0101 	umull	r0, r1, r2, r1
 8004ed8:	1863      	adds	r3, r4, r1
 8004eda:	4619      	mov	r1, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	f04f 0300 	mov.w	r3, #0
 8004ee4:	f7fb fee8 	bl	8000cb8 <__aeabi_uldivmod>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	4613      	mov	r3, r2
 8004eee:	60fb      	str	r3, [r7, #12]
 8004ef0:	e04a      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ef2:	4b30      	ldr	r3, [pc, #192]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	099b      	lsrs	r3, r3, #6
 8004ef8:	461a      	mov	r2, r3
 8004efa:	f04f 0300 	mov.w	r3, #0
 8004efe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f02:	f04f 0100 	mov.w	r1, #0
 8004f06:	ea02 0400 	and.w	r4, r2, r0
 8004f0a:	ea03 0501 	and.w	r5, r3, r1
 8004f0e:	4620      	mov	r0, r4
 8004f10:	4629      	mov	r1, r5
 8004f12:	f04f 0200 	mov.w	r2, #0
 8004f16:	f04f 0300 	mov.w	r3, #0
 8004f1a:	014b      	lsls	r3, r1, #5
 8004f1c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004f20:	0142      	lsls	r2, r0, #5
 8004f22:	4610      	mov	r0, r2
 8004f24:	4619      	mov	r1, r3
 8004f26:	1b00      	subs	r0, r0, r4
 8004f28:	eb61 0105 	sbc.w	r1, r1, r5
 8004f2c:	f04f 0200 	mov.w	r2, #0
 8004f30:	f04f 0300 	mov.w	r3, #0
 8004f34:	018b      	lsls	r3, r1, #6
 8004f36:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004f3a:	0182      	lsls	r2, r0, #6
 8004f3c:	1a12      	subs	r2, r2, r0
 8004f3e:	eb63 0301 	sbc.w	r3, r3, r1
 8004f42:	f04f 0000 	mov.w	r0, #0
 8004f46:	f04f 0100 	mov.w	r1, #0
 8004f4a:	00d9      	lsls	r1, r3, #3
 8004f4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f50:	00d0      	lsls	r0, r2, #3
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	1912      	adds	r2, r2, r4
 8004f58:	eb45 0303 	adc.w	r3, r5, r3
 8004f5c:	f04f 0000 	mov.w	r0, #0
 8004f60:	f04f 0100 	mov.w	r1, #0
 8004f64:	0299      	lsls	r1, r3, #10
 8004f66:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004f6a:	0290      	lsls	r0, r2, #10
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	4610      	mov	r0, r2
 8004f72:	4619      	mov	r1, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	461a      	mov	r2, r3
 8004f78:	f04f 0300 	mov.w	r3, #0
 8004f7c:	f7fb fe9c 	bl	8000cb8 <__aeabi_uldivmod>
 8004f80:	4602      	mov	r2, r0
 8004f82:	460b      	mov	r3, r1
 8004f84:	4613      	mov	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f88:	4b0a      	ldr	r3, [pc, #40]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	0c1b      	lsrs	r3, r3, #16
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	3301      	adds	r3, #1
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa0:	60bb      	str	r3, [r7, #8]
      break;
 8004fa2:	e002      	b.n	8004faa <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fa4:	4b04      	ldr	r3, [pc, #16]	; (8004fb8 <HAL_RCC_GetSysClockFreq+0x164>)
 8004fa6:	60bb      	str	r3, [r7, #8]
      break;
 8004fa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004faa:	68bb      	ldr	r3, [r7, #8]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bdb0      	pop	{r4, r5, r7, pc}
 8004fb4:	40023800 	.word	0x40023800
 8004fb8:	00f42400 	.word	0x00f42400
 8004fbc:	017d7840 	.word	0x017d7840

08004fc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fc4:	4b03      	ldr	r3, [pc, #12]	; (8004fd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	20000030 	.word	0x20000030

08004fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004fdc:	f7ff fff0 	bl	8004fc0 <HAL_RCC_GetHCLKFreq>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	4b05      	ldr	r3, [pc, #20]	; (8004ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	0a9b      	lsrs	r3, r3, #10
 8004fe8:	f003 0307 	and.w	r3, r3, #7
 8004fec:	4903      	ldr	r1, [pc, #12]	; (8004ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fee:	5ccb      	ldrb	r3, [r1, r3]
 8004ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	40023800 	.word	0x40023800
 8004ffc:	0801dc10 	.word	0x0801dc10

08005000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005004:	f7ff ffdc 	bl	8004fc0 <HAL_RCC_GetHCLKFreq>
 8005008:	4602      	mov	r2, r0
 800500a:	4b05      	ldr	r3, [pc, #20]	; (8005020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	0b5b      	lsrs	r3, r3, #13
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	4903      	ldr	r1, [pc, #12]	; (8005024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005016:	5ccb      	ldrb	r3, [r1, r3]
 8005018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800501c:	4618      	mov	r0, r3
 800501e:	bd80      	pop	{r7, pc}
 8005020:	40023800 	.word	0x40023800
 8005024:	0801dc10 	.word	0x0801dc10

08005028 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e07b      	b.n	8005132 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503e:	2b00      	cmp	r3, #0
 8005040:	d108      	bne.n	8005054 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800504a:	d009      	beq.n	8005060 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	61da      	str	r2, [r3, #28]
 8005052:	e005      	b.n	8005060 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d106      	bne.n	8005080 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f7fd fefa 	bl	8002e74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2202      	movs	r2, #2
 8005084:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005096:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80050a8:	431a      	orrs	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	f003 0302 	and.w	r3, r3, #2
 80050bc:	431a      	orrs	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050d0:	431a      	orrs	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	69db      	ldr	r3, [r3, #28]
 80050d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050e4:	ea42 0103 	orr.w	r1, r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	430a      	orrs	r2, r1
 80050f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	0c1b      	lsrs	r3, r3, #16
 80050fe:	f003 0104 	and.w	r1, r3, #4
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	f003 0210 	and.w	r2, r3, #16
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	430a      	orrs	r2, r1
 8005110:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69da      	ldr	r2, [r3, #28]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005120:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b08c      	sub	sp, #48	; 0x30
 800513e:	af00      	add	r7, sp, #0
 8005140:	60f8      	str	r0, [r7, #12]
 8005142:	60b9      	str	r1, [r7, #8]
 8005144:	607a      	str	r2, [r7, #4]
 8005146:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005148:	2301      	movs	r3, #1
 800514a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800514c:	2300      	movs	r3, #0
 800514e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005158:	2b01      	cmp	r3, #1
 800515a:	d101      	bne.n	8005160 <HAL_SPI_TransmitReceive+0x26>
 800515c:	2302      	movs	r3, #2
 800515e:	e18a      	b.n	8005476 <HAL_SPI_TransmitReceive+0x33c>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005168:	f7fe fb76 	bl	8003858 <HAL_GetTick>
 800516c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005174:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800517e:	887b      	ldrh	r3, [r7, #2]
 8005180:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005182:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005186:	2b01      	cmp	r3, #1
 8005188:	d00f      	beq.n	80051aa <HAL_SPI_TransmitReceive+0x70>
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005190:	d107      	bne.n	80051a2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d103      	bne.n	80051a2 <HAL_SPI_TransmitReceive+0x68>
 800519a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800519e:	2b04      	cmp	r3, #4
 80051a0:	d003      	beq.n	80051aa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80051a2:	2302      	movs	r3, #2
 80051a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051a8:	e15b      	b.n	8005462 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d005      	beq.n	80051bc <HAL_SPI_TransmitReceive+0x82>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d002      	beq.n	80051bc <HAL_SPI_TransmitReceive+0x82>
 80051b6:	887b      	ldrh	r3, [r7, #2]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d103      	bne.n	80051c4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051c2:	e14e      	b.n	8005462 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2b04      	cmp	r3, #4
 80051ce:	d003      	beq.n	80051d8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2205      	movs	r2, #5
 80051d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	887a      	ldrh	r2, [r7, #2]
 80051e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	887a      	ldrh	r2, [r7, #2]
 80051ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	887a      	ldrh	r2, [r7, #2]
 80051fa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	887a      	ldrh	r2, [r7, #2]
 8005200:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005218:	2b40      	cmp	r3, #64	; 0x40
 800521a:	d007      	beq.n	800522c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800522a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005234:	d178      	bne.n	8005328 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <HAL_SPI_TransmitReceive+0x10a>
 800523e:	8b7b      	ldrh	r3, [r7, #26]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d166      	bne.n	8005312 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005248:	881a      	ldrh	r2, [r3, #0]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005254:	1c9a      	adds	r2, r3, #2
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800525e:	b29b      	uxth	r3, r3
 8005260:	3b01      	subs	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005268:	e053      	b.n	8005312 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b02      	cmp	r3, #2
 8005276:	d11b      	bne.n	80052b0 <HAL_SPI_TransmitReceive+0x176>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800527c:	b29b      	uxth	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d016      	beq.n	80052b0 <HAL_SPI_TransmitReceive+0x176>
 8005282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005284:	2b01      	cmp	r3, #1
 8005286:	d113      	bne.n	80052b0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800528c:	881a      	ldrh	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005298:	1c9a      	adds	r2, r3, #2
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	3b01      	subs	r3, #1
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d119      	bne.n	80052f2 <HAL_SPI_TransmitReceive+0x1b8>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d014      	beq.n	80052f2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68da      	ldr	r2, [r3, #12]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d2:	b292      	uxth	r2, r2
 80052d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052da:	1c9a      	adds	r2, r3, #2
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	3b01      	subs	r3, #1
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052ee:	2301      	movs	r3, #1
 80052f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052f2:	f7fe fab1 	bl	8003858 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052fe:	429a      	cmp	r2, r3
 8005300:	d807      	bhi.n	8005312 <HAL_SPI_TransmitReceive+0x1d8>
 8005302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	d003      	beq.n	8005312 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005310:	e0a7      	b.n	8005462 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005316:	b29b      	uxth	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1a6      	bne.n	800526a <HAL_SPI_TransmitReceive+0x130>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005320:	b29b      	uxth	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d1a1      	bne.n	800526a <HAL_SPI_TransmitReceive+0x130>
 8005326:	e07c      	b.n	8005422 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <HAL_SPI_TransmitReceive+0x1fc>
 8005330:	8b7b      	ldrh	r3, [r7, #26]
 8005332:	2b01      	cmp	r3, #1
 8005334:	d16b      	bne.n	800540e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	330c      	adds	r3, #12
 8005340:	7812      	ldrb	r2, [r2, #0]
 8005342:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005348:	1c5a      	adds	r2, r3, #1
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005352:	b29b      	uxth	r3, r3
 8005354:	3b01      	subs	r3, #1
 8005356:	b29a      	uxth	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800535c:	e057      	b.n	800540e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b02      	cmp	r3, #2
 800536a:	d11c      	bne.n	80053a6 <HAL_SPI_TransmitReceive+0x26c>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005370:	b29b      	uxth	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d017      	beq.n	80053a6 <HAL_SPI_TransmitReceive+0x26c>
 8005376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005378:	2b01      	cmp	r3, #1
 800537a:	d114      	bne.n	80053a6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	330c      	adds	r3, #12
 8005386:	7812      	ldrb	r2, [r2, #0]
 8005388:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800538e:	1c5a      	adds	r2, r3, #1
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005398:	b29b      	uxth	r3, r3
 800539a:	3b01      	subs	r3, #1
 800539c:	b29a      	uxth	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053a2:	2300      	movs	r3, #0
 80053a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d119      	bne.n	80053e8 <HAL_SPI_TransmitReceive+0x2ae>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d014      	beq.n	80053e8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c8:	b2d2      	uxtb	r2, r2
 80053ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d0:	1c5a      	adds	r2, r3, #1
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053da:	b29b      	uxth	r3, r3
 80053dc:	3b01      	subs	r3, #1
 80053de:	b29a      	uxth	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80053e4:	2301      	movs	r3, #1
 80053e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80053e8:	f7fe fa36 	bl	8003858 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d803      	bhi.n	8005400 <HAL_SPI_TransmitReceive+0x2c6>
 80053f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053fe:	d102      	bne.n	8005406 <HAL_SPI_TransmitReceive+0x2cc>
 8005400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005402:	2b00      	cmp	r3, #0
 8005404:	d103      	bne.n	800540e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800540c:	e029      	b.n	8005462 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005412:	b29b      	uxth	r3, r3
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1a2      	bne.n	800535e <HAL_SPI_TransmitReceive+0x224>
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800541c:	b29b      	uxth	r3, r3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d19d      	bne.n	800535e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005424:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f000 f9d0 	bl	80057cc <SPI_EndRxTxTransaction>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d006      	beq.n	8005440 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800543e:	e010      	b.n	8005462 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005448:	2300      	movs	r3, #0
 800544a:	617b      	str	r3, [r7, #20]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	617b      	str	r3, [r7, #20]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	617b      	str	r3, [r7, #20]
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	e000      	b.n	8005462 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005460:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005472:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005476:	4618      	mov	r0, r3
 8005478:	3730      	adds	r7, #48	; 0x30
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
	...

08005480 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b088      	sub	sp, #32
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	099b      	lsrs	r3, r3, #6
 800549c:	f003 0301 	and.w	r3, r3, #1
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d10f      	bne.n	80054c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00a      	beq.n	80054c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	099b      	lsrs	r3, r3, #6
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d004      	beq.n	80054c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	4798      	blx	r3
    return;
 80054c2:	e0d7      	b.n	8005674 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	085b      	lsrs	r3, r3, #1
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00a      	beq.n	80054e6 <HAL_SPI_IRQHandler+0x66>
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	09db      	lsrs	r3, r3, #7
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d004      	beq.n	80054e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	4798      	blx	r3
    return;
 80054e4:	e0c6      	b.n	8005674 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	095b      	lsrs	r3, r3, #5
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10c      	bne.n	800550c <HAL_SPI_IRQHandler+0x8c>
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	099b      	lsrs	r3, r3, #6
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d106      	bne.n	800550c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	0a1b      	lsrs	r3, r3, #8
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 80b4 	beq.w	8005674 <HAL_SPI_IRQHandler+0x1f4>
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	095b      	lsrs	r3, r3, #5
 8005510:	f003 0301 	and.w	r3, r3, #1
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 80ad 	beq.w	8005674 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	099b      	lsrs	r3, r3, #6
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d023      	beq.n	800556e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b03      	cmp	r3, #3
 8005530:	d011      	beq.n	8005556 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005536:	f043 0204 	orr.w	r2, r3, #4
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800553e:	2300      	movs	r3, #0
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	617b      	str	r3, [r7, #20]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	617b      	str	r3, [r7, #20]
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	e00b      	b.n	800556e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005556:	2300      	movs	r3, #0
 8005558:	613b      	str	r3, [r7, #16]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	613b      	str	r3, [r7, #16]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	613b      	str	r3, [r7, #16]
 800556a:	693b      	ldr	r3, [r7, #16]
        return;
 800556c:	e082      	b.n	8005674 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	095b      	lsrs	r3, r3, #5
 8005572:	f003 0301 	and.w	r3, r3, #1
 8005576:	2b00      	cmp	r3, #0
 8005578:	d014      	beq.n	80055a4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557e:	f043 0201 	orr.w	r2, r3, #1
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005586:	2300      	movs	r3, #0
 8005588:	60fb      	str	r3, [r7, #12]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055a0:	601a      	str	r2, [r3, #0]
 80055a2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	f003 0301 	and.w	r3, r3, #1
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00c      	beq.n	80055ca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b4:	f043 0208 	orr.w	r2, r3, #8
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80055bc:	2300      	movs	r3, #0
 80055be:	60bb      	str	r3, [r7, #8]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	60bb      	str	r3, [r7, #8]
 80055c8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d04f      	beq.n	8005672 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055e0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	f003 0302 	and.w	r3, r3, #2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d104      	bne.n	80055fe <HAL_SPI_IRQHandler+0x17e>
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d034      	beq.n	8005668 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f022 0203 	bic.w	r2, r2, #3
 800560c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005612:	2b00      	cmp	r3, #0
 8005614:	d011      	beq.n	800563a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561a:	4a18      	ldr	r2, [pc, #96]	; (800567c <HAL_SPI_IRQHandler+0x1fc>)
 800561c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005622:	4618      	mov	r0, r3
 8005624:	f7fe fc5e 	bl	8003ee4 <HAL_DMA_Abort_IT>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d005      	beq.n	800563a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005632:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800563e:	2b00      	cmp	r3, #0
 8005640:	d016      	beq.n	8005670 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005646:	4a0d      	ldr	r2, [pc, #52]	; (800567c <HAL_SPI_IRQHandler+0x1fc>)
 8005648:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800564e:	4618      	mov	r0, r3
 8005650:	f7fe fc48 	bl	8003ee4 <HAL_DMA_Abort_IT>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800565e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005666:	e003      	b.n	8005670 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 f809 	bl	8005680 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800566e:	e000      	b.n	8005672 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005670:	bf00      	nop
    return;
 8005672:	bf00      	nop
  }
}
 8005674:	3720      	adds	r7, #32
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	08005695 	.word	0x08005695

08005680 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f7ff ffe6 	bl	8005680 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056b4:	bf00      	nop
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	603b      	str	r3, [r7, #0]
 80056c8:	4613      	mov	r3, r2
 80056ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056cc:	f7fe f8c4 	bl	8003858 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d4:	1a9b      	subs	r3, r3, r2
 80056d6:	683a      	ldr	r2, [r7, #0]
 80056d8:	4413      	add	r3, r2
 80056da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80056dc:	f7fe f8bc 	bl	8003858 <HAL_GetTick>
 80056e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80056e2:	4b39      	ldr	r3, [pc, #228]	; (80057c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	015b      	lsls	r3, r3, #5
 80056e8:	0d1b      	lsrs	r3, r3, #20
 80056ea:	69fa      	ldr	r2, [r7, #28]
 80056ec:	fb02 f303 	mul.w	r3, r2, r3
 80056f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056f2:	e054      	b.n	800579e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fa:	d050      	beq.n	800579e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056fc:	f7fe f8ac 	bl	8003858 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	69fa      	ldr	r2, [r7, #28]
 8005708:	429a      	cmp	r2, r3
 800570a:	d902      	bls.n	8005712 <SPI_WaitFlagStateUntilTimeout+0x56>
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d13d      	bne.n	800578e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005720:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800572a:	d111      	bne.n	8005750 <SPI_WaitFlagStateUntilTimeout+0x94>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005734:	d004      	beq.n	8005740 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800573e:	d107      	bne.n	8005750 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800574e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005758:	d10f      	bne.n	800577a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005778:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e017      	b.n	80057be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	3b01      	subs	r3, #1
 800579c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	689a      	ldr	r2, [r3, #8]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4013      	ands	r3, r2
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	bf0c      	ite	eq
 80057ae:	2301      	moveq	r3, #1
 80057b0:	2300      	movne	r3, #0
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	461a      	mov	r2, r3
 80057b6:	79fb      	ldrb	r3, [r7, #7]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d19b      	bne.n	80056f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3720      	adds	r7, #32
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20000030 	.word	0x20000030

080057cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b088      	sub	sp, #32
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80057d8:	4b1b      	ldr	r3, [pc, #108]	; (8005848 <SPI_EndRxTxTransaction+0x7c>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a1b      	ldr	r2, [pc, #108]	; (800584c <SPI_EndRxTxTransaction+0x80>)
 80057de:	fba2 2303 	umull	r2, r3, r2, r3
 80057e2:	0d5b      	lsrs	r3, r3, #21
 80057e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80057e8:	fb02 f303 	mul.w	r3, r2, r3
 80057ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057f6:	d112      	bne.n	800581e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	2200      	movs	r2, #0
 8005800:	2180      	movs	r1, #128	; 0x80
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f7ff ff5a 	bl	80056bc <SPI_WaitFlagStateUntilTimeout>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d016      	beq.n	800583c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005812:	f043 0220 	orr.w	r2, r3, #32
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e00f      	b.n	800583e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00a      	beq.n	800583a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	3b01      	subs	r3, #1
 8005828:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005834:	2b80      	cmp	r3, #128	; 0x80
 8005836:	d0f2      	beq.n	800581e <SPI_EndRxTxTransaction+0x52>
 8005838:	e000      	b.n	800583c <SPI_EndRxTxTransaction+0x70>
        break;
 800583a:	bf00      	nop
  }

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	20000030 	.word	0x20000030
 800584c:	165e9f81 	.word	0x165e9f81

08005850 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e03f      	b.n	80058e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d106      	bne.n	800587c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f7fd feaa 	bl	80035d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2224      	movs	r2, #36	; 0x24
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005892:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 ff53 	bl	8006740 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	695a      	ldr	r2, [r3, #20]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68da      	ldr	r2, [r3, #12]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2220      	movs	r2, #32
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
	...

080058ec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b08c      	sub	sp, #48	; 0x30
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	4613      	mov	r3, r2
 80058f8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b20      	cmp	r3, #32
 8005904:	d165      	bne.n	80059d2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <HAL_UART_Transmit_DMA+0x26>
 800590c:	88fb      	ldrh	r3, [r7, #6]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e05e      	b.n	80059d4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800591c:	2b01      	cmp	r3, #1
 800591e:	d101      	bne.n	8005924 <HAL_UART_Transmit_DMA+0x38>
 8005920:	2302      	movs	r3, #2
 8005922:	e057      	b.n	80059d4 <HAL_UART_Transmit_DMA+0xe8>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800592c:	68ba      	ldr	r2, [r7, #8]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	88fa      	ldrh	r2, [r7, #6]
 8005936:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	88fa      	ldrh	r2, [r7, #6]
 800593c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2221      	movs	r2, #33	; 0x21
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005950:	4a22      	ldr	r2, [pc, #136]	; (80059dc <HAL_UART_Transmit_DMA+0xf0>)
 8005952:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005958:	4a21      	ldr	r2, [pc, #132]	; (80059e0 <HAL_UART_Transmit_DMA+0xf4>)
 800595a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005960:	4a20      	ldr	r2, [pc, #128]	; (80059e4 <HAL_UART_Transmit_DMA+0xf8>)
 8005962:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005968:	2200      	movs	r2, #0
 800596a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800596c:	f107 0308 	add.w	r3, r7, #8
 8005970:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005978:	6819      	ldr	r1, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3304      	adds	r3, #4
 8005980:	461a      	mov	r2, r3
 8005982:	88fb      	ldrh	r3, [r7, #6]
 8005984:	f7fe f9e6 	bl	8003d54 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005990:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	3314      	adds	r3, #20
 80059a0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	e853 3f00 	ldrex	r3, [r3]
 80059a8:	617b      	str	r3, [r7, #20]
   return(result);
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	3314      	adds	r3, #20
 80059b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ba:	627a      	str	r2, [r7, #36]	; 0x24
 80059bc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059be:	6a39      	ldr	r1, [r7, #32]
 80059c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c2:	e841 2300 	strex	r3, r2, [r1]
 80059c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1e5      	bne.n	800599a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80059ce:	2300      	movs	r3, #0
 80059d0:	e000      	b.n	80059d4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80059d2:	2302      	movs	r3, #2
  }
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3730      	adds	r7, #48	; 0x30
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	08005fe1 	.word	0x08005fe1
 80059e0:	0800607b 	.word	0x0800607b
 80059e4:	080061f3 	.word	0x080061f3

080059e8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	4613      	mov	r3, r2
 80059f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b20      	cmp	r3, #32
 8005a00:	d11d      	bne.n	8005a3e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <HAL_UART_Receive_DMA+0x26>
 8005a08:	88fb      	ldrh	r3, [r7, #6]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e016      	b.n	8005a40 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d101      	bne.n	8005a20 <HAL_UART_Receive_DMA+0x38>
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	e00f      	b.n	8005a40 <HAL_UART_Receive_DMA+0x58>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005a2e:	88fb      	ldrh	r3, [r7, #6]
 8005a30:	461a      	mov	r2, r3
 8005a32:	68b9      	ldr	r1, [r7, #8]
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f000 fc27 	bl	8006288 <UART_Start_Receive_DMA>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	e000      	b.n	8005a40 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005a3e:	2302      	movs	r3, #2
  }
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b0ba      	sub	sp, #232	; 0xe8
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005a74:	2300      	movs	r3, #0
 8005a76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a7e:	f003 030f 	and.w	r3, r3, #15
 8005a82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005a86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10f      	bne.n	8005aae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a92:	f003 0320 	and.w	r3, r3, #32
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d009      	beq.n	8005aae <HAL_UART_IRQHandler+0x66>
 8005a9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a9e:	f003 0320 	and.w	r3, r3, #32
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 fd8f 	bl	80065ca <UART_Receive_IT>
      return;
 8005aac:	e256      	b.n	8005f5c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005aae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f000 80de 	beq.w	8005c74 <HAL_UART_IRQHandler+0x22c>
 8005ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005abc:	f003 0301 	and.w	r3, r3, #1
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d106      	bne.n	8005ad2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ac8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 80d1 	beq.w	8005c74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00b      	beq.n	8005af6 <HAL_UART_IRQHandler+0xae>
 8005ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d005      	beq.n	8005af6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aee:	f043 0201 	orr.w	r2, r3, #1
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005afa:	f003 0304 	and.w	r3, r3, #4
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00b      	beq.n	8005b1a <HAL_UART_IRQHandler+0xd2>
 8005b02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d005      	beq.n	8005b1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b12:	f043 0202 	orr.w	r2, r3, #2
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00b      	beq.n	8005b3e <HAL_UART_IRQHandler+0xf6>
 8005b26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d005      	beq.n	8005b3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b36:	f043 0204 	orr.w	r2, r3, #4
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b42:	f003 0308 	and.w	r3, r3, #8
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d011      	beq.n	8005b6e <HAL_UART_IRQHandler+0x126>
 8005b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b4e:	f003 0320 	and.w	r3, r3, #32
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d105      	bne.n	8005b62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d005      	beq.n	8005b6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b66:	f043 0208 	orr.w	r2, r3, #8
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f000 81ed 	beq.w	8005f52 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b7c:	f003 0320 	and.w	r3, r3, #32
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d008      	beq.n	8005b96 <HAL_UART_IRQHandler+0x14e>
 8005b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b88:	f003 0320 	and.w	r3, r3, #32
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d002      	beq.n	8005b96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fd1a 	bl	80065ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba0:	2b40      	cmp	r3, #64	; 0x40
 8005ba2:	bf0c      	ite	eq
 8005ba4:	2301      	moveq	r3, #1
 8005ba6:	2300      	movne	r3, #0
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb2:	f003 0308 	and.w	r3, r3, #8
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d103      	bne.n	8005bc2 <HAL_UART_IRQHandler+0x17a>
 8005bba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d04f      	beq.n	8005c62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fc22 	bl	800640c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bd2:	2b40      	cmp	r3, #64	; 0x40
 8005bd4:	d141      	bne.n	8005c5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3314      	adds	r3, #20
 8005bdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005be4:	e853 3f00 	ldrex	r3, [r3]
 8005be8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	3314      	adds	r3, #20
 8005bfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005c02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005c0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005c1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1d9      	bne.n	8005bd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d013      	beq.n	8005c52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	4a7d      	ldr	r2, [pc, #500]	; (8005e24 <HAL_UART_IRQHandler+0x3dc>)
 8005c30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fe f954 	bl	8003ee4 <HAL_DMA_Abort_IT>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d016      	beq.n	8005c70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c4c:	4610      	mov	r0, r2
 8005c4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c50:	e00e      	b.n	8005c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f9ae 	bl	8005fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c58:	e00a      	b.n	8005c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f9aa 	bl	8005fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c60:	e006      	b.n	8005c70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 f9a6 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005c6e:	e170      	b.n	8005f52 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c70:	bf00      	nop
    return;
 8005c72:	e16e      	b.n	8005f52 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	f040 814a 	bne.w	8005f12 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c82:	f003 0310 	and.w	r3, r3, #16
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f000 8143 	beq.w	8005f12 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c90:	f003 0310 	and.w	r3, r3, #16
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	f000 813c 	beq.w	8005f12 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	60bb      	str	r3, [r7, #8]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	60bb      	str	r3, [r7, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	60bb      	str	r3, [r7, #8]
 8005cae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	695b      	ldr	r3, [r3, #20]
 8005cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cba:	2b40      	cmp	r3, #64	; 0x40
 8005cbc:	f040 80b4 	bne.w	8005e28 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ccc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 8140 	beq.w	8005f56 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	f080 8139 	bcs.w	8005f56 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf0:	69db      	ldr	r3, [r3, #28]
 8005cf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cf6:	f000 8088 	beq.w	8005e0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	330c      	adds	r3, #12
 8005d00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d08:	e853 3f00 	ldrex	r3, [r3]
 8005d0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005d10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	330c      	adds	r3, #12
 8005d22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005d26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005d32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d36:	e841 2300 	strex	r3, r2, [r1]
 8005d3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1d9      	bne.n	8005cfa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3314      	adds	r3, #20
 8005d4c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d58:	f023 0301 	bic.w	r3, r3, #1
 8005d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	3314      	adds	r3, #20
 8005d66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d6e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d72:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d76:	e841 2300 	strex	r3, r2, [r1]
 8005d7a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1e1      	bne.n	8005d46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	3314      	adds	r3, #20
 8005d88:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3314      	adds	r3, #20
 8005da2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005da6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005da8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005daa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005dac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005dae:	e841 2300 	strex	r3, r2, [r1]
 8005db2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005db4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1e3      	bne.n	8005d82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	330c      	adds	r3, #12
 8005dce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dd2:	e853 3f00 	ldrex	r3, [r3]
 8005dd6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005dd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dda:	f023 0310 	bic.w	r3, r3, #16
 8005dde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	330c      	adds	r3, #12
 8005de8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005dec:	65ba      	str	r2, [r7, #88]	; 0x58
 8005dee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005df2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005df4:	e841 2300 	strex	r3, r2, [r1]
 8005df8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005dfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1e3      	bne.n	8005dc8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7fd fffd 	bl	8003e04 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	4619      	mov	r1, r3
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f8d4 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e20:	e099      	b.n	8005f56 <HAL_UART_IRQHandler+0x50e>
 8005e22:	bf00      	nop
 8005e24:	080064d3 	.word	0x080064d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f000 808b 	beq.w	8005f5a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005e44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 8086 	beq.w	8005f5a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	330c      	adds	r3, #12
 8005e54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e58:	e853 3f00 	ldrex	r3, [r3]
 8005e5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	330c      	adds	r3, #12
 8005e6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005e72:	647a      	str	r2, [r7, #68]	; 0x44
 8005e74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e7a:	e841 2300 	strex	r3, r2, [r1]
 8005e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1e3      	bne.n	8005e4e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3314      	adds	r3, #20
 8005e8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e90:	e853 3f00 	ldrex	r3, [r3]
 8005e94:	623b      	str	r3, [r7, #32]
   return(result);
 8005e96:	6a3b      	ldr	r3, [r7, #32]
 8005e98:	f023 0301 	bic.w	r3, r3, #1
 8005e9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3314      	adds	r3, #20
 8005ea6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005eaa:	633a      	str	r2, [r7, #48]	; 0x30
 8005eac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005eb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eb2:	e841 2300 	strex	r3, r2, [r1]
 8005eb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1e3      	bne.n	8005e86 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	330c      	adds	r3, #12
 8005ed2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	e853 3f00 	ldrex	r3, [r3]
 8005eda:	60fb      	str	r3, [r7, #12]
   return(result);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f023 0310 	bic.w	r3, r3, #16
 8005ee2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	330c      	adds	r3, #12
 8005eec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005ef0:	61fa      	str	r2, [r7, #28]
 8005ef2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef4:	69b9      	ldr	r1, [r7, #24]
 8005ef6:	69fa      	ldr	r2, [r7, #28]
 8005ef8:	e841 2300 	strex	r3, r2, [r1]
 8005efc:	617b      	str	r3, [r7, #20]
   return(result);
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1e3      	bne.n	8005ecc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f08:	4619      	mov	r1, r3
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f85c 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f10:	e023      	b.n	8005f5a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d009      	beq.n	8005f32 <HAL_UART_IRQHandler+0x4ea>
 8005f1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 fae5 	bl	80064fa <UART_Transmit_IT>
    return;
 8005f30:	e014      	b.n	8005f5c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d00e      	beq.n	8005f5c <HAL_UART_IRQHandler+0x514>
 8005f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d008      	beq.n	8005f5c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fb25 	bl	800659a <UART_EndTransmit_IT>
    return;
 8005f50:	e004      	b.n	8005f5c <HAL_UART_IRQHandler+0x514>
    return;
 8005f52:	bf00      	nop
 8005f54:	e002      	b.n	8005f5c <HAL_UART_IRQHandler+0x514>
      return;
 8005f56:	bf00      	nop
 8005f58:	e000      	b.n	8005f5c <HAL_UART_IRQHandler+0x514>
      return;
 8005f5a:	bf00      	nop
  }
}
 8005f5c:	37e8      	adds	r7, #232	; 0xe8
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop

08005f64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b090      	sub	sp, #64	; 0x40
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fec:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d137      	bne.n	800606c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ffe:	2200      	movs	r2, #0
 8006000:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006002:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3314      	adds	r3, #20
 8006008:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600c:	e853 3f00 	ldrex	r3, [r3]
 8006010:	623b      	str	r3, [r7, #32]
   return(result);
 8006012:	6a3b      	ldr	r3, [r7, #32]
 8006014:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006018:	63bb      	str	r3, [r7, #56]	; 0x38
 800601a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	3314      	adds	r3, #20
 8006020:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006022:	633a      	str	r2, [r7, #48]	; 0x30
 8006024:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006026:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e5      	bne.n	8006002 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	330c      	adds	r3, #12
 800603c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	e853 3f00 	ldrex	r3, [r3]
 8006044:	60fb      	str	r3, [r7, #12]
   return(result);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800604c:	637b      	str	r3, [r7, #52]	; 0x34
 800604e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	330c      	adds	r3, #12
 8006054:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006056:	61fa      	str	r2, [r7, #28]
 8006058:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605a:	69b9      	ldr	r1, [r7, #24]
 800605c:	69fa      	ldr	r2, [r7, #28]
 800605e:	e841 2300 	strex	r3, r2, [r1]
 8006062:	617b      	str	r3, [r7, #20]
   return(result);
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1e5      	bne.n	8006036 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800606a:	e002      	b.n	8006072 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800606c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800606e:	f7ff ff79 	bl	8005f64 <HAL_UART_TxCpltCallback>
}
 8006072:	bf00      	nop
 8006074:	3740      	adds	r7, #64	; 0x40
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b084      	sub	sp, #16
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006086:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7ff ff75 	bl	8005f78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800608e:	bf00      	nop
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b09c      	sub	sp, #112	; 0x70
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d172      	bne.n	8006198 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80060b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060b4:	2200      	movs	r2, #0
 80060b6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	330c      	adds	r3, #12
 80060be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c2:	e853 3f00 	ldrex	r3, [r3]
 80060c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80060d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	330c      	adds	r3, #12
 80060d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80060d8:	65ba      	str	r2, [r7, #88]	; 0x58
 80060da:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060e0:	e841 2300 	strex	r3, r2, [r1]
 80060e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1e5      	bne.n	80060b8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	3314      	adds	r3, #20
 80060f2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f6:	e853 3f00 	ldrex	r3, [r3]
 80060fa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80060fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060fe:	f023 0301 	bic.w	r3, r3, #1
 8006102:	667b      	str	r3, [r7, #100]	; 0x64
 8006104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	3314      	adds	r3, #20
 800610a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800610c:	647a      	str	r2, [r7, #68]	; 0x44
 800610e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006110:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006112:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006114:	e841 2300 	strex	r3, r2, [r1]
 8006118:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800611a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1e5      	bne.n	80060ec <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006120:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	3314      	adds	r3, #20
 8006126:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612a:	e853 3f00 	ldrex	r3, [r3]
 800612e:	623b      	str	r3, [r7, #32]
   return(result);
 8006130:	6a3b      	ldr	r3, [r7, #32]
 8006132:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006136:	663b      	str	r3, [r7, #96]	; 0x60
 8006138:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3314      	adds	r3, #20
 800613e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006140:	633a      	str	r2, [r7, #48]	; 0x30
 8006142:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006146:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800614e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e5      	bne.n	8006120 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006154:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006156:	2220      	movs	r2, #32
 8006158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800615c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800615e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006160:	2b01      	cmp	r3, #1
 8006162:	d119      	bne.n	8006198 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006164:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	330c      	adds	r3, #12
 800616a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	e853 3f00 	ldrex	r3, [r3]
 8006172:	60fb      	str	r3, [r7, #12]
   return(result);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f023 0310 	bic.w	r3, r3, #16
 800617a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800617c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	330c      	adds	r3, #12
 8006182:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006184:	61fa      	str	r2, [r7, #28]
 8006186:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006188:	69b9      	ldr	r1, [r7, #24]
 800618a:	69fa      	ldr	r2, [r7, #28]
 800618c:	e841 2300 	strex	r3, r2, [r1]
 8006190:	617b      	str	r3, [r7, #20]
   return(result);
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1e5      	bne.n	8006164 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006198:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800619a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800619c:	2b01      	cmp	r3, #1
 800619e:	d106      	bne.n	80061ae <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061a2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061a4:	4619      	mov	r1, r3
 80061a6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80061a8:	f7ff ff0e 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061ac:	e002      	b.n	80061b4 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80061ae:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80061b0:	f7ff feec 	bl	8005f8c <HAL_UART_RxCpltCallback>
}
 80061b4:	bf00      	nop
 80061b6:	3770      	adds	r7, #112	; 0x70
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d108      	bne.n	80061e4 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061d6:	085b      	lsrs	r3, r3, #1
 80061d8:	b29b      	uxth	r3, r3
 80061da:	4619      	mov	r1, r3
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f7ff fef3 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061e2:	e002      	b.n	80061ea <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f7ff fedb 	bl	8005fa0 <HAL_UART_RxHalfCpltCallback>
}
 80061ea:	bf00      	nop
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b084      	sub	sp, #16
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80061fa:	2300      	movs	r3, #0
 80061fc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006202:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800620e:	2b80      	cmp	r3, #128	; 0x80
 8006210:	bf0c      	ite	eq
 8006212:	2301      	moveq	r3, #1
 8006214:	2300      	movne	r3, #0
 8006216:	b2db      	uxtb	r3, r3
 8006218:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b21      	cmp	r3, #33	; 0x21
 8006224:	d108      	bne.n	8006238 <UART_DMAError+0x46>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d005      	beq.n	8006238 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	2200      	movs	r2, #0
 8006230:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006232:	68b8      	ldr	r0, [r7, #8]
 8006234:	f000 f8c2 	bl	80063bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006242:	2b40      	cmp	r3, #64	; 0x40
 8006244:	bf0c      	ite	eq
 8006246:	2301      	moveq	r3, #1
 8006248:	2300      	movne	r3, #0
 800624a:	b2db      	uxtb	r3, r3
 800624c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b22      	cmp	r3, #34	; 0x22
 8006258:	d108      	bne.n	800626c <UART_DMAError+0x7a>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d005      	beq.n	800626c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	2200      	movs	r2, #0
 8006264:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006266:	68b8      	ldr	r0, [r7, #8]
 8006268:	f000 f8d0 	bl	800640c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006270:	f043 0210 	orr.w	r2, r3, #16
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006278:	68b8      	ldr	r0, [r7, #8]
 800627a:	f7ff fe9b 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800627e:	bf00      	nop
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b098      	sub	sp, #96	; 0x60
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	4613      	mov	r3, r2
 8006294:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006296:	68ba      	ldr	r2, [r7, #8]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	88fa      	ldrh	r2, [r7, #6]
 80062a0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2222      	movs	r2, #34	; 0x22
 80062ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b4:	4a3e      	ldr	r2, [pc, #248]	; (80063b0 <UART_Start_Receive_DMA+0x128>)
 80062b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062bc:	4a3d      	ldr	r2, [pc, #244]	; (80063b4 <UART_Start_Receive_DMA+0x12c>)
 80062be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c4:	4a3c      	ldr	r2, [pc, #240]	; (80063b8 <UART_Start_Receive_DMA+0x130>)
 80062c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062cc:	2200      	movs	r2, #0
 80062ce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80062d0:	f107 0308 	add.w	r3, r7, #8
 80062d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	3304      	adds	r3, #4
 80062e0:	4619      	mov	r1, r3
 80062e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	88fb      	ldrh	r3, [r7, #6]
 80062e8:	f7fd fd34 	bl	8003d54 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80062ec:	2300      	movs	r3, #0
 80062ee:	613b      	str	r3, [r7, #16]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	613b      	str	r3, [r7, #16]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	613b      	str	r3, [r7, #16]
 8006300:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	330c      	adds	r3, #12
 8006310:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006312:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006314:	e853 3f00 	ldrex	r3, [r3]
 8006318:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800631a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800631c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006320:	65bb      	str	r3, [r7, #88]	; 0x58
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	330c      	adds	r3, #12
 8006328:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800632a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800632c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006330:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006332:	e841 2300 	strex	r3, r2, [r1]
 8006336:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006338:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1e5      	bne.n	800630a <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	3314      	adds	r3, #20
 8006344:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006348:	e853 3f00 	ldrex	r3, [r3]
 800634c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800634e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006350:	f043 0301 	orr.w	r3, r3, #1
 8006354:	657b      	str	r3, [r7, #84]	; 0x54
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	3314      	adds	r3, #20
 800635c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800635e:	63ba      	str	r2, [r7, #56]	; 0x38
 8006360:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006362:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006364:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006366:	e841 2300 	strex	r3, r2, [r1]
 800636a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800636c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1e5      	bne.n	800633e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	3314      	adds	r3, #20
 8006378:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	e853 3f00 	ldrex	r3, [r3]
 8006380:	617b      	str	r3, [r7, #20]
   return(result);
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006388:	653b      	str	r3, [r7, #80]	; 0x50
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3314      	adds	r3, #20
 8006390:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006392:	627a      	str	r2, [r7, #36]	; 0x24
 8006394:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006396:	6a39      	ldr	r1, [r7, #32]
 8006398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800639a:	e841 2300 	strex	r3, r2, [r1]
 800639e:	61fb      	str	r3, [r7, #28]
   return(result);
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1e5      	bne.n	8006372 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3760      	adds	r7, #96	; 0x60
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	08006097 	.word	0x08006097
 80063b4:	080061bd 	.word	0x080061bd
 80063b8:	080061f3 	.word	0x080061f3

080063bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80063bc:	b480      	push	{r7}
 80063be:	b089      	sub	sp, #36	; 0x24
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	330c      	adds	r3, #12
 80063ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	e853 3f00 	ldrex	r3, [r3]
 80063d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80063da:	61fb      	str	r3, [r7, #28]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	330c      	adds	r3, #12
 80063e2:	69fa      	ldr	r2, [r7, #28]
 80063e4:	61ba      	str	r2, [r7, #24]
 80063e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e8:	6979      	ldr	r1, [r7, #20]
 80063ea:	69ba      	ldr	r2, [r7, #24]
 80063ec:	e841 2300 	strex	r3, r2, [r1]
 80063f0:	613b      	str	r3, [r7, #16]
   return(result);
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d1e5      	bne.n	80063c4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006400:	bf00      	nop
 8006402:	3724      	adds	r7, #36	; 0x24
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800640c:	b480      	push	{r7}
 800640e:	b095      	sub	sp, #84	; 0x54
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800641e:	e853 3f00 	ldrex	r3, [r3]
 8006422:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006426:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800642a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	330c      	adds	r3, #12
 8006432:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006434:	643a      	str	r2, [r7, #64]	; 0x40
 8006436:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006438:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800643a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800643c:	e841 2300 	strex	r3, r2, [r1]
 8006440:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1e5      	bne.n	8006414 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3314      	adds	r3, #20
 800644e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	e853 3f00 	ldrex	r3, [r3]
 8006456:	61fb      	str	r3, [r7, #28]
   return(result);
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	f023 0301 	bic.w	r3, r3, #1
 800645e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	3314      	adds	r3, #20
 8006466:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006468:	62fa      	str	r2, [r7, #44]	; 0x2c
 800646a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800646e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006470:	e841 2300 	strex	r3, r2, [r1]
 8006474:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1e5      	bne.n	8006448 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006480:	2b01      	cmp	r3, #1
 8006482:	d119      	bne.n	80064b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	330c      	adds	r3, #12
 800648a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	e853 3f00 	ldrex	r3, [r3]
 8006492:	60bb      	str	r3, [r7, #8]
   return(result);
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f023 0310 	bic.w	r3, r3, #16
 800649a:	647b      	str	r3, [r7, #68]	; 0x44
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	330c      	adds	r3, #12
 80064a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064a4:	61ba      	str	r2, [r7, #24]
 80064a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a8:	6979      	ldr	r1, [r7, #20]
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	e841 2300 	strex	r3, r2, [r1]
 80064b0:	613b      	str	r3, [r7, #16]
   return(result);
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1e5      	bne.n	8006484 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2220      	movs	r2, #32
 80064bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064c6:	bf00      	nop
 80064c8:	3754      	adds	r7, #84	; 0x54
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr

080064d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b084      	sub	sp, #16
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f7ff fd61 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064f2:	bf00      	nop
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064fa:	b480      	push	{r7}
 80064fc:	b085      	sub	sp, #20
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006508:	b2db      	uxtb	r3, r3
 800650a:	2b21      	cmp	r3, #33	; 0x21
 800650c:	d13e      	bne.n	800658c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006516:	d114      	bne.n	8006542 <UART_Transmit_IT+0x48>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d110      	bne.n	8006542 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a1b      	ldr	r3, [r3, #32]
 8006524:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	461a      	mov	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006534:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	1c9a      	adds	r2, r3, #2
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	621a      	str	r2, [r3, #32]
 8006540:	e008      	b.n	8006554 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	1c59      	adds	r1, r3, #1
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6211      	str	r1, [r2, #32]
 800654c:	781a      	ldrb	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006558:	b29b      	uxth	r3, r3
 800655a:	3b01      	subs	r3, #1
 800655c:	b29b      	uxth	r3, r3
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	4619      	mov	r1, r3
 8006562:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10f      	bne.n	8006588 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006576:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68da      	ldr	r2, [r3, #12]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006586:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006588:	2300      	movs	r3, #0
 800658a:	e000      	b.n	800658e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800658c:	2302      	movs	r3, #2
  }
}
 800658e:	4618      	mov	r0, r3
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr

0800659a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b082      	sub	sp, #8
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68da      	ldr	r2, [r3, #12]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2220      	movs	r2, #32
 80065b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f7ff fcd2 	bl	8005f64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b08c      	sub	sp, #48	; 0x30
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b22      	cmp	r3, #34	; 0x22
 80065dc:	f040 80ab 	bne.w	8006736 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e8:	d117      	bne.n	800661a <UART_Receive_IT+0x50>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d113      	bne.n	800661a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80065f2:	2300      	movs	r3, #0
 80065f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	b29b      	uxth	r3, r3
 8006604:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006608:	b29a      	uxth	r2, r3
 800660a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800660c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006612:	1c9a      	adds	r2, r3, #2
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	629a      	str	r2, [r3, #40]	; 0x28
 8006618:	e026      	b.n	8006668 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006620:	2300      	movs	r3, #0
 8006622:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800662c:	d007      	beq.n	800663e <UART_Receive_IT+0x74>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10a      	bne.n	800664c <UART_Receive_IT+0x82>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d106      	bne.n	800664c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	b2da      	uxtb	r2, r3
 8006646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006648:	701a      	strb	r2, [r3, #0]
 800664a:	e008      	b.n	800665e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	b2db      	uxtb	r3, r3
 8006654:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006658:	b2da      	uxtb	r2, r3
 800665a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800665c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006662:	1c5a      	adds	r2, r3, #1
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800666c:	b29b      	uxth	r3, r3
 800666e:	3b01      	subs	r3, #1
 8006670:	b29b      	uxth	r3, r3
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	4619      	mov	r1, r3
 8006676:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006678:	2b00      	cmp	r3, #0
 800667a:	d15a      	bne.n	8006732 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68da      	ldr	r2, [r3, #12]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 0220 	bic.w	r2, r2, #32
 800668a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68da      	ldr	r2, [r3, #12]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800669a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695a      	ldr	r2, [r3, #20]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f022 0201 	bic.w	r2, r2, #1
 80066aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d135      	bne.n	8006728 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	330c      	adds	r3, #12
 80066c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	e853 3f00 	ldrex	r3, [r3]
 80066d0:	613b      	str	r3, [r7, #16]
   return(result);
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	f023 0310 	bic.w	r3, r3, #16
 80066d8:	627b      	str	r3, [r7, #36]	; 0x24
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	330c      	adds	r3, #12
 80066e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066e2:	623a      	str	r2, [r7, #32]
 80066e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e6:	69f9      	ldr	r1, [r7, #28]
 80066e8:	6a3a      	ldr	r2, [r7, #32]
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1e5      	bne.n	80066c2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0310 	and.w	r3, r3, #16
 8006700:	2b10      	cmp	r3, #16
 8006702:	d10a      	bne.n	800671a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006704:	2300      	movs	r3, #0
 8006706:	60fb      	str	r3, [r7, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	60fb      	str	r3, [r7, #12]
 8006718:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800671e:	4619      	mov	r1, r3
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f7ff fc51 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
 8006726:	e002      	b.n	800672e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f7ff fc2f 	bl	8005f8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	e002      	b.n	8006738 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006732:	2300      	movs	r3, #0
 8006734:	e000      	b.n	8006738 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006736:	2302      	movs	r3, #2
  }
}
 8006738:	4618      	mov	r0, r3
 800673a:	3730      	adds	r7, #48	; 0x30
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006744:	b09f      	sub	sp, #124	; 0x7c
 8006746:	af00      	add	r7, sp, #0
 8006748:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800674a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006756:	68d9      	ldr	r1, [r3, #12]
 8006758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	ea40 0301 	orr.w	r3, r0, r1
 8006760:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006764:	689a      	ldr	r2, [r3, #8]
 8006766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	431a      	orrs	r2, r3
 800676c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	431a      	orrs	r2, r3
 8006772:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006774:	69db      	ldr	r3, [r3, #28]
 8006776:	4313      	orrs	r3, r2
 8006778:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800677a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006784:	f021 010c 	bic.w	r1, r1, #12
 8006788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800678e:	430b      	orrs	r3, r1
 8006790:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	695b      	ldr	r3, [r3, #20]
 8006798:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800679c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800679e:	6999      	ldr	r1, [r3, #24]
 80067a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	ea40 0301 	orr.w	r3, r0, r1
 80067a8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	4bc5      	ldr	r3, [pc, #788]	; (8006ac4 <UART_SetConfig+0x384>)
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d004      	beq.n	80067be <UART_SetConfig+0x7e>
 80067b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	4bc3      	ldr	r3, [pc, #780]	; (8006ac8 <UART_SetConfig+0x388>)
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d103      	bne.n	80067c6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067be:	f7fe fc1f 	bl	8005000 <HAL_RCC_GetPCLK2Freq>
 80067c2:	6778      	str	r0, [r7, #116]	; 0x74
 80067c4:	e002      	b.n	80067cc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067c6:	f7fe fc07 	bl	8004fd8 <HAL_RCC_GetPCLK1Freq>
 80067ca:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ce:	69db      	ldr	r3, [r3, #28]
 80067d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067d4:	f040 80b6 	bne.w	8006944 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067da:	461c      	mov	r4, r3
 80067dc:	f04f 0500 	mov.w	r5, #0
 80067e0:	4622      	mov	r2, r4
 80067e2:	462b      	mov	r3, r5
 80067e4:	1891      	adds	r1, r2, r2
 80067e6:	6439      	str	r1, [r7, #64]	; 0x40
 80067e8:	415b      	adcs	r3, r3
 80067ea:	647b      	str	r3, [r7, #68]	; 0x44
 80067ec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80067f0:	1912      	adds	r2, r2, r4
 80067f2:	eb45 0303 	adc.w	r3, r5, r3
 80067f6:	f04f 0000 	mov.w	r0, #0
 80067fa:	f04f 0100 	mov.w	r1, #0
 80067fe:	00d9      	lsls	r1, r3, #3
 8006800:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006804:	00d0      	lsls	r0, r2, #3
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	1911      	adds	r1, r2, r4
 800680c:	6639      	str	r1, [r7, #96]	; 0x60
 800680e:	416b      	adcs	r3, r5
 8006810:	667b      	str	r3, [r7, #100]	; 0x64
 8006812:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	461a      	mov	r2, r3
 8006818:	f04f 0300 	mov.w	r3, #0
 800681c:	1891      	adds	r1, r2, r2
 800681e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006820:	415b      	adcs	r3, r3
 8006822:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006824:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006828:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800682c:	f7fa fa44 	bl	8000cb8 <__aeabi_uldivmod>
 8006830:	4602      	mov	r2, r0
 8006832:	460b      	mov	r3, r1
 8006834:	4ba5      	ldr	r3, [pc, #660]	; (8006acc <UART_SetConfig+0x38c>)
 8006836:	fba3 2302 	umull	r2, r3, r3, r2
 800683a:	095b      	lsrs	r3, r3, #5
 800683c:	011e      	lsls	r6, r3, #4
 800683e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006840:	461c      	mov	r4, r3
 8006842:	f04f 0500 	mov.w	r5, #0
 8006846:	4622      	mov	r2, r4
 8006848:	462b      	mov	r3, r5
 800684a:	1891      	adds	r1, r2, r2
 800684c:	6339      	str	r1, [r7, #48]	; 0x30
 800684e:	415b      	adcs	r3, r3
 8006850:	637b      	str	r3, [r7, #52]	; 0x34
 8006852:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006856:	1912      	adds	r2, r2, r4
 8006858:	eb45 0303 	adc.w	r3, r5, r3
 800685c:	f04f 0000 	mov.w	r0, #0
 8006860:	f04f 0100 	mov.w	r1, #0
 8006864:	00d9      	lsls	r1, r3, #3
 8006866:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800686a:	00d0      	lsls	r0, r2, #3
 800686c:	4602      	mov	r2, r0
 800686e:	460b      	mov	r3, r1
 8006870:	1911      	adds	r1, r2, r4
 8006872:	65b9      	str	r1, [r7, #88]	; 0x58
 8006874:	416b      	adcs	r3, r5
 8006876:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	461a      	mov	r2, r3
 800687e:	f04f 0300 	mov.w	r3, #0
 8006882:	1891      	adds	r1, r2, r2
 8006884:	62b9      	str	r1, [r7, #40]	; 0x28
 8006886:	415b      	adcs	r3, r3
 8006888:	62fb      	str	r3, [r7, #44]	; 0x2c
 800688a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800688e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006892:	f7fa fa11 	bl	8000cb8 <__aeabi_uldivmod>
 8006896:	4602      	mov	r2, r0
 8006898:	460b      	mov	r3, r1
 800689a:	4b8c      	ldr	r3, [pc, #560]	; (8006acc <UART_SetConfig+0x38c>)
 800689c:	fba3 1302 	umull	r1, r3, r3, r2
 80068a0:	095b      	lsrs	r3, r3, #5
 80068a2:	2164      	movs	r1, #100	; 0x64
 80068a4:	fb01 f303 	mul.w	r3, r1, r3
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	00db      	lsls	r3, r3, #3
 80068ac:	3332      	adds	r3, #50	; 0x32
 80068ae:	4a87      	ldr	r2, [pc, #540]	; (8006acc <UART_SetConfig+0x38c>)
 80068b0:	fba2 2303 	umull	r2, r3, r2, r3
 80068b4:	095b      	lsrs	r3, r3, #5
 80068b6:	005b      	lsls	r3, r3, #1
 80068b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068bc:	441e      	add	r6, r3
 80068be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068c0:	4618      	mov	r0, r3
 80068c2:	f04f 0100 	mov.w	r1, #0
 80068c6:	4602      	mov	r2, r0
 80068c8:	460b      	mov	r3, r1
 80068ca:	1894      	adds	r4, r2, r2
 80068cc:	623c      	str	r4, [r7, #32]
 80068ce:	415b      	adcs	r3, r3
 80068d0:	627b      	str	r3, [r7, #36]	; 0x24
 80068d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068d6:	1812      	adds	r2, r2, r0
 80068d8:	eb41 0303 	adc.w	r3, r1, r3
 80068dc:	f04f 0400 	mov.w	r4, #0
 80068e0:	f04f 0500 	mov.w	r5, #0
 80068e4:	00dd      	lsls	r5, r3, #3
 80068e6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80068ea:	00d4      	lsls	r4, r2, #3
 80068ec:	4622      	mov	r2, r4
 80068ee:	462b      	mov	r3, r5
 80068f0:	1814      	adds	r4, r2, r0
 80068f2:	653c      	str	r4, [r7, #80]	; 0x50
 80068f4:	414b      	adcs	r3, r1
 80068f6:	657b      	str	r3, [r7, #84]	; 0x54
 80068f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	461a      	mov	r2, r3
 80068fe:	f04f 0300 	mov.w	r3, #0
 8006902:	1891      	adds	r1, r2, r2
 8006904:	61b9      	str	r1, [r7, #24]
 8006906:	415b      	adcs	r3, r3
 8006908:	61fb      	str	r3, [r7, #28]
 800690a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800690e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006912:	f7fa f9d1 	bl	8000cb8 <__aeabi_uldivmod>
 8006916:	4602      	mov	r2, r0
 8006918:	460b      	mov	r3, r1
 800691a:	4b6c      	ldr	r3, [pc, #432]	; (8006acc <UART_SetConfig+0x38c>)
 800691c:	fba3 1302 	umull	r1, r3, r3, r2
 8006920:	095b      	lsrs	r3, r3, #5
 8006922:	2164      	movs	r1, #100	; 0x64
 8006924:	fb01 f303 	mul.w	r3, r1, r3
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	00db      	lsls	r3, r3, #3
 800692c:	3332      	adds	r3, #50	; 0x32
 800692e:	4a67      	ldr	r2, [pc, #412]	; (8006acc <UART_SetConfig+0x38c>)
 8006930:	fba2 2303 	umull	r2, r3, r2, r3
 8006934:	095b      	lsrs	r3, r3, #5
 8006936:	f003 0207 	and.w	r2, r3, #7
 800693a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4432      	add	r2, r6
 8006940:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006942:	e0b9      	b.n	8006ab8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006944:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006946:	461c      	mov	r4, r3
 8006948:	f04f 0500 	mov.w	r5, #0
 800694c:	4622      	mov	r2, r4
 800694e:	462b      	mov	r3, r5
 8006950:	1891      	adds	r1, r2, r2
 8006952:	6139      	str	r1, [r7, #16]
 8006954:	415b      	adcs	r3, r3
 8006956:	617b      	str	r3, [r7, #20]
 8006958:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800695c:	1912      	adds	r2, r2, r4
 800695e:	eb45 0303 	adc.w	r3, r5, r3
 8006962:	f04f 0000 	mov.w	r0, #0
 8006966:	f04f 0100 	mov.w	r1, #0
 800696a:	00d9      	lsls	r1, r3, #3
 800696c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006970:	00d0      	lsls	r0, r2, #3
 8006972:	4602      	mov	r2, r0
 8006974:	460b      	mov	r3, r1
 8006976:	eb12 0804 	adds.w	r8, r2, r4
 800697a:	eb43 0905 	adc.w	r9, r3, r5
 800697e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	4618      	mov	r0, r3
 8006984:	f04f 0100 	mov.w	r1, #0
 8006988:	f04f 0200 	mov.w	r2, #0
 800698c:	f04f 0300 	mov.w	r3, #0
 8006990:	008b      	lsls	r3, r1, #2
 8006992:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006996:	0082      	lsls	r2, r0, #2
 8006998:	4640      	mov	r0, r8
 800699a:	4649      	mov	r1, r9
 800699c:	f7fa f98c 	bl	8000cb8 <__aeabi_uldivmod>
 80069a0:	4602      	mov	r2, r0
 80069a2:	460b      	mov	r3, r1
 80069a4:	4b49      	ldr	r3, [pc, #292]	; (8006acc <UART_SetConfig+0x38c>)
 80069a6:	fba3 2302 	umull	r2, r3, r3, r2
 80069aa:	095b      	lsrs	r3, r3, #5
 80069ac:	011e      	lsls	r6, r3, #4
 80069ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069b0:	4618      	mov	r0, r3
 80069b2:	f04f 0100 	mov.w	r1, #0
 80069b6:	4602      	mov	r2, r0
 80069b8:	460b      	mov	r3, r1
 80069ba:	1894      	adds	r4, r2, r2
 80069bc:	60bc      	str	r4, [r7, #8]
 80069be:	415b      	adcs	r3, r3
 80069c0:	60fb      	str	r3, [r7, #12]
 80069c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069c6:	1812      	adds	r2, r2, r0
 80069c8:	eb41 0303 	adc.w	r3, r1, r3
 80069cc:	f04f 0400 	mov.w	r4, #0
 80069d0:	f04f 0500 	mov.w	r5, #0
 80069d4:	00dd      	lsls	r5, r3, #3
 80069d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80069da:	00d4      	lsls	r4, r2, #3
 80069dc:	4622      	mov	r2, r4
 80069de:	462b      	mov	r3, r5
 80069e0:	1814      	adds	r4, r2, r0
 80069e2:	64bc      	str	r4, [r7, #72]	; 0x48
 80069e4:	414b      	adcs	r3, r1
 80069e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	4618      	mov	r0, r3
 80069ee:	f04f 0100 	mov.w	r1, #0
 80069f2:	f04f 0200 	mov.w	r2, #0
 80069f6:	f04f 0300 	mov.w	r3, #0
 80069fa:	008b      	lsls	r3, r1, #2
 80069fc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a00:	0082      	lsls	r2, r0, #2
 8006a02:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006a06:	f7fa f957 	bl	8000cb8 <__aeabi_uldivmod>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	4b2f      	ldr	r3, [pc, #188]	; (8006acc <UART_SetConfig+0x38c>)
 8006a10:	fba3 1302 	umull	r1, r3, r3, r2
 8006a14:	095b      	lsrs	r3, r3, #5
 8006a16:	2164      	movs	r1, #100	; 0x64
 8006a18:	fb01 f303 	mul.w	r3, r1, r3
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	011b      	lsls	r3, r3, #4
 8006a20:	3332      	adds	r3, #50	; 0x32
 8006a22:	4a2a      	ldr	r2, [pc, #168]	; (8006acc <UART_SetConfig+0x38c>)
 8006a24:	fba2 2303 	umull	r2, r3, r2, r3
 8006a28:	095b      	lsrs	r3, r3, #5
 8006a2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a2e:	441e      	add	r6, r3
 8006a30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a32:	4618      	mov	r0, r3
 8006a34:	f04f 0100 	mov.w	r1, #0
 8006a38:	4602      	mov	r2, r0
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	1894      	adds	r4, r2, r2
 8006a3e:	603c      	str	r4, [r7, #0]
 8006a40:	415b      	adcs	r3, r3
 8006a42:	607b      	str	r3, [r7, #4]
 8006a44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a48:	1812      	adds	r2, r2, r0
 8006a4a:	eb41 0303 	adc.w	r3, r1, r3
 8006a4e:	f04f 0400 	mov.w	r4, #0
 8006a52:	f04f 0500 	mov.w	r5, #0
 8006a56:	00dd      	lsls	r5, r3, #3
 8006a58:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a5c:	00d4      	lsls	r4, r2, #3
 8006a5e:	4622      	mov	r2, r4
 8006a60:	462b      	mov	r3, r5
 8006a62:	eb12 0a00 	adds.w	sl, r2, r0
 8006a66:	eb43 0b01 	adc.w	fp, r3, r1
 8006a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f04f 0100 	mov.w	r1, #0
 8006a74:	f04f 0200 	mov.w	r2, #0
 8006a78:	f04f 0300 	mov.w	r3, #0
 8006a7c:	008b      	lsls	r3, r1, #2
 8006a7e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a82:	0082      	lsls	r2, r0, #2
 8006a84:	4650      	mov	r0, sl
 8006a86:	4659      	mov	r1, fp
 8006a88:	f7fa f916 	bl	8000cb8 <__aeabi_uldivmod>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	460b      	mov	r3, r1
 8006a90:	4b0e      	ldr	r3, [pc, #56]	; (8006acc <UART_SetConfig+0x38c>)
 8006a92:	fba3 1302 	umull	r1, r3, r3, r2
 8006a96:	095b      	lsrs	r3, r3, #5
 8006a98:	2164      	movs	r1, #100	; 0x64
 8006a9a:	fb01 f303 	mul.w	r3, r1, r3
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	011b      	lsls	r3, r3, #4
 8006aa2:	3332      	adds	r3, #50	; 0x32
 8006aa4:	4a09      	ldr	r2, [pc, #36]	; (8006acc <UART_SetConfig+0x38c>)
 8006aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aaa:	095b      	lsrs	r3, r3, #5
 8006aac:	f003 020f 	and.w	r2, r3, #15
 8006ab0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4432      	add	r2, r6
 8006ab6:	609a      	str	r2, [r3, #8]
}
 8006ab8:	bf00      	nop
 8006aba:	377c      	adds	r7, #124	; 0x7c
 8006abc:	46bd      	mov	sp, r7
 8006abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ac2:	bf00      	nop
 8006ac4:	40011000 	.word	0x40011000
 8006ac8:	40011400 	.word	0x40011400
 8006acc:	51eb851f 	.word	0x51eb851f

08006ad0 <atof>:
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	f001 bd05 	b.w	80084e0 <strtod>

08006ad6 <atoi>:
 8006ad6:	220a      	movs	r2, #10
 8006ad8:	2100      	movs	r1, #0
 8006ada:	f001 bdef 	b.w	80086bc <strtol>
	...

08006ae0 <__errno>:
 8006ae0:	4b01      	ldr	r3, [pc, #4]	; (8006ae8 <__errno+0x8>)
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	2000003c 	.word	0x2000003c

08006aec <__libc_init_array>:
 8006aec:	b570      	push	{r4, r5, r6, lr}
 8006aee:	4d0d      	ldr	r5, [pc, #52]	; (8006b24 <__libc_init_array+0x38>)
 8006af0:	4c0d      	ldr	r4, [pc, #52]	; (8006b28 <__libc_init_array+0x3c>)
 8006af2:	1b64      	subs	r4, r4, r5
 8006af4:	10a4      	asrs	r4, r4, #2
 8006af6:	2600      	movs	r6, #0
 8006af8:	42a6      	cmp	r6, r4
 8006afa:	d109      	bne.n	8006b10 <__libc_init_array+0x24>
 8006afc:	4d0b      	ldr	r5, [pc, #44]	; (8006b2c <__libc_init_array+0x40>)
 8006afe:	4c0c      	ldr	r4, [pc, #48]	; (8006b30 <__libc_init_array+0x44>)
 8006b00:	f004 fcb8 	bl	800b474 <_init>
 8006b04:	1b64      	subs	r4, r4, r5
 8006b06:	10a4      	asrs	r4, r4, #2
 8006b08:	2600      	movs	r6, #0
 8006b0a:	42a6      	cmp	r6, r4
 8006b0c:	d105      	bne.n	8006b1a <__libc_init_array+0x2e>
 8006b0e:	bd70      	pop	{r4, r5, r6, pc}
 8006b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b14:	4798      	blx	r3
 8006b16:	3601      	adds	r6, #1
 8006b18:	e7ee      	b.n	8006af8 <__libc_init_array+0xc>
 8006b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b1e:	4798      	blx	r3
 8006b20:	3601      	adds	r6, #1
 8006b22:	e7f2      	b.n	8006b0a <__libc_init_array+0x1e>
 8006b24:	0801e138 	.word	0x0801e138
 8006b28:	0801e138 	.word	0x0801e138
 8006b2c:	0801e138 	.word	0x0801e138
 8006b30:	0801e13c 	.word	0x0801e13c

08006b34 <memset>:
 8006b34:	4402      	add	r2, r0
 8006b36:	4603      	mov	r3, r0
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d100      	bne.n	8006b3e <memset+0xa>
 8006b3c:	4770      	bx	lr
 8006b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8006b42:	e7f9      	b.n	8006b38 <memset+0x4>

08006b44 <__cvt>:
 8006b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b48:	ec55 4b10 	vmov	r4, r5, d0
 8006b4c:	2d00      	cmp	r5, #0
 8006b4e:	460e      	mov	r6, r1
 8006b50:	4619      	mov	r1, r3
 8006b52:	462b      	mov	r3, r5
 8006b54:	bfbb      	ittet	lt
 8006b56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006b5a:	461d      	movlt	r5, r3
 8006b5c:	2300      	movge	r3, #0
 8006b5e:	232d      	movlt	r3, #45	; 0x2d
 8006b60:	700b      	strb	r3, [r1, #0]
 8006b62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006b68:	4691      	mov	r9, r2
 8006b6a:	f023 0820 	bic.w	r8, r3, #32
 8006b6e:	bfbc      	itt	lt
 8006b70:	4622      	movlt	r2, r4
 8006b72:	4614      	movlt	r4, r2
 8006b74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b78:	d005      	beq.n	8006b86 <__cvt+0x42>
 8006b7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006b7e:	d100      	bne.n	8006b82 <__cvt+0x3e>
 8006b80:	3601      	adds	r6, #1
 8006b82:	2102      	movs	r1, #2
 8006b84:	e000      	b.n	8006b88 <__cvt+0x44>
 8006b86:	2103      	movs	r1, #3
 8006b88:	ab03      	add	r3, sp, #12
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	ab02      	add	r3, sp, #8
 8006b8e:	9300      	str	r3, [sp, #0]
 8006b90:	ec45 4b10 	vmov	d0, r4, r5
 8006b94:	4653      	mov	r3, sl
 8006b96:	4632      	mov	r2, r6
 8006b98:	f001 fe46 	bl	8008828 <_dtoa_r>
 8006b9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ba0:	4607      	mov	r7, r0
 8006ba2:	d102      	bne.n	8006baa <__cvt+0x66>
 8006ba4:	f019 0f01 	tst.w	r9, #1
 8006ba8:	d022      	beq.n	8006bf0 <__cvt+0xac>
 8006baa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006bae:	eb07 0906 	add.w	r9, r7, r6
 8006bb2:	d110      	bne.n	8006bd6 <__cvt+0x92>
 8006bb4:	783b      	ldrb	r3, [r7, #0]
 8006bb6:	2b30      	cmp	r3, #48	; 0x30
 8006bb8:	d10a      	bne.n	8006bd0 <__cvt+0x8c>
 8006bba:	2200      	movs	r2, #0
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	4629      	mov	r1, r5
 8006bc2:	f7f9 ff99 	bl	8000af8 <__aeabi_dcmpeq>
 8006bc6:	b918      	cbnz	r0, 8006bd0 <__cvt+0x8c>
 8006bc8:	f1c6 0601 	rsb	r6, r6, #1
 8006bcc:	f8ca 6000 	str.w	r6, [sl]
 8006bd0:	f8da 3000 	ldr.w	r3, [sl]
 8006bd4:	4499      	add	r9, r3
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	2300      	movs	r3, #0
 8006bda:	4620      	mov	r0, r4
 8006bdc:	4629      	mov	r1, r5
 8006bde:	f7f9 ff8b 	bl	8000af8 <__aeabi_dcmpeq>
 8006be2:	b108      	cbz	r0, 8006be8 <__cvt+0xa4>
 8006be4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006be8:	2230      	movs	r2, #48	; 0x30
 8006bea:	9b03      	ldr	r3, [sp, #12]
 8006bec:	454b      	cmp	r3, r9
 8006bee:	d307      	bcc.n	8006c00 <__cvt+0xbc>
 8006bf0:	9b03      	ldr	r3, [sp, #12]
 8006bf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bf4:	1bdb      	subs	r3, r3, r7
 8006bf6:	4638      	mov	r0, r7
 8006bf8:	6013      	str	r3, [r2, #0]
 8006bfa:	b004      	add	sp, #16
 8006bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c00:	1c59      	adds	r1, r3, #1
 8006c02:	9103      	str	r1, [sp, #12]
 8006c04:	701a      	strb	r2, [r3, #0]
 8006c06:	e7f0      	b.n	8006bea <__cvt+0xa6>

08006c08 <__exponent>:
 8006c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2900      	cmp	r1, #0
 8006c0e:	bfb8      	it	lt
 8006c10:	4249      	neglt	r1, r1
 8006c12:	f803 2b02 	strb.w	r2, [r3], #2
 8006c16:	bfb4      	ite	lt
 8006c18:	222d      	movlt	r2, #45	; 0x2d
 8006c1a:	222b      	movge	r2, #43	; 0x2b
 8006c1c:	2909      	cmp	r1, #9
 8006c1e:	7042      	strb	r2, [r0, #1]
 8006c20:	dd2a      	ble.n	8006c78 <__exponent+0x70>
 8006c22:	f10d 0407 	add.w	r4, sp, #7
 8006c26:	46a4      	mov	ip, r4
 8006c28:	270a      	movs	r7, #10
 8006c2a:	46a6      	mov	lr, r4
 8006c2c:	460a      	mov	r2, r1
 8006c2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006c32:	fb07 1516 	mls	r5, r7, r6, r1
 8006c36:	3530      	adds	r5, #48	; 0x30
 8006c38:	2a63      	cmp	r2, #99	; 0x63
 8006c3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006c3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006c42:	4631      	mov	r1, r6
 8006c44:	dcf1      	bgt.n	8006c2a <__exponent+0x22>
 8006c46:	3130      	adds	r1, #48	; 0x30
 8006c48:	f1ae 0502 	sub.w	r5, lr, #2
 8006c4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006c50:	1c44      	adds	r4, r0, #1
 8006c52:	4629      	mov	r1, r5
 8006c54:	4561      	cmp	r1, ip
 8006c56:	d30a      	bcc.n	8006c6e <__exponent+0x66>
 8006c58:	f10d 0209 	add.w	r2, sp, #9
 8006c5c:	eba2 020e 	sub.w	r2, r2, lr
 8006c60:	4565      	cmp	r5, ip
 8006c62:	bf88      	it	hi
 8006c64:	2200      	movhi	r2, #0
 8006c66:	4413      	add	r3, r2
 8006c68:	1a18      	subs	r0, r3, r0
 8006c6a:	b003      	add	sp, #12
 8006c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006c76:	e7ed      	b.n	8006c54 <__exponent+0x4c>
 8006c78:	2330      	movs	r3, #48	; 0x30
 8006c7a:	3130      	adds	r1, #48	; 0x30
 8006c7c:	7083      	strb	r3, [r0, #2]
 8006c7e:	70c1      	strb	r1, [r0, #3]
 8006c80:	1d03      	adds	r3, r0, #4
 8006c82:	e7f1      	b.n	8006c68 <__exponent+0x60>

08006c84 <_printf_float>:
 8006c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c88:	ed2d 8b02 	vpush	{d8}
 8006c8c:	b08d      	sub	sp, #52	; 0x34
 8006c8e:	460c      	mov	r4, r1
 8006c90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006c94:	4616      	mov	r6, r2
 8006c96:	461f      	mov	r7, r3
 8006c98:	4605      	mov	r5, r0
 8006c9a:	f002 ff33 	bl	8009b04 <_localeconv_r>
 8006c9e:	f8d0 a000 	ldr.w	sl, [r0]
 8006ca2:	4650      	mov	r0, sl
 8006ca4:	f7f9 faa6 	bl	80001f4 <strlen>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	930a      	str	r3, [sp, #40]	; 0x28
 8006cac:	6823      	ldr	r3, [r4, #0]
 8006cae:	9305      	str	r3, [sp, #20]
 8006cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8006cb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006cb8:	3307      	adds	r3, #7
 8006cba:	f023 0307 	bic.w	r3, r3, #7
 8006cbe:	f103 0208 	add.w	r2, r3, #8
 8006cc2:	f8c8 2000 	str.w	r2, [r8]
 8006cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006cce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006cd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006cd6:	9307      	str	r3, [sp, #28]
 8006cd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006cdc:	ee08 0a10 	vmov	s16, r0
 8006ce0:	4b9f      	ldr	r3, [pc, #636]	; (8006f60 <_printf_float+0x2dc>)
 8006ce2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8006cea:	f7f9 ff37 	bl	8000b5c <__aeabi_dcmpun>
 8006cee:	bb88      	cbnz	r0, 8006d54 <_printf_float+0xd0>
 8006cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cf4:	4b9a      	ldr	r3, [pc, #616]	; (8006f60 <_printf_float+0x2dc>)
 8006cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8006cfa:	f7f9 ff11 	bl	8000b20 <__aeabi_dcmple>
 8006cfe:	bb48      	cbnz	r0, 8006d54 <_printf_float+0xd0>
 8006d00:	2200      	movs	r2, #0
 8006d02:	2300      	movs	r3, #0
 8006d04:	4640      	mov	r0, r8
 8006d06:	4649      	mov	r1, r9
 8006d08:	f7f9 ff00 	bl	8000b0c <__aeabi_dcmplt>
 8006d0c:	b110      	cbz	r0, 8006d14 <_printf_float+0x90>
 8006d0e:	232d      	movs	r3, #45	; 0x2d
 8006d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d14:	4b93      	ldr	r3, [pc, #588]	; (8006f64 <_printf_float+0x2e0>)
 8006d16:	4894      	ldr	r0, [pc, #592]	; (8006f68 <_printf_float+0x2e4>)
 8006d18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006d1c:	bf94      	ite	ls
 8006d1e:	4698      	movls	r8, r3
 8006d20:	4680      	movhi	r8, r0
 8006d22:	2303      	movs	r3, #3
 8006d24:	6123      	str	r3, [r4, #16]
 8006d26:	9b05      	ldr	r3, [sp, #20]
 8006d28:	f023 0204 	bic.w	r2, r3, #4
 8006d2c:	6022      	str	r2, [r4, #0]
 8006d2e:	f04f 0900 	mov.w	r9, #0
 8006d32:	9700      	str	r7, [sp, #0]
 8006d34:	4633      	mov	r3, r6
 8006d36:	aa0b      	add	r2, sp, #44	; 0x2c
 8006d38:	4621      	mov	r1, r4
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	f000 f9d8 	bl	80070f0 <_printf_common>
 8006d40:	3001      	adds	r0, #1
 8006d42:	f040 8090 	bne.w	8006e66 <_printf_float+0x1e2>
 8006d46:	f04f 30ff 	mov.w	r0, #4294967295
 8006d4a:	b00d      	add	sp, #52	; 0x34
 8006d4c:	ecbd 8b02 	vpop	{d8}
 8006d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d54:	4642      	mov	r2, r8
 8006d56:	464b      	mov	r3, r9
 8006d58:	4640      	mov	r0, r8
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	f7f9 fefe 	bl	8000b5c <__aeabi_dcmpun>
 8006d60:	b140      	cbz	r0, 8006d74 <_printf_float+0xf0>
 8006d62:	464b      	mov	r3, r9
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	bfbc      	itt	lt
 8006d68:	232d      	movlt	r3, #45	; 0x2d
 8006d6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006d6e:	487f      	ldr	r0, [pc, #508]	; (8006f6c <_printf_float+0x2e8>)
 8006d70:	4b7f      	ldr	r3, [pc, #508]	; (8006f70 <_printf_float+0x2ec>)
 8006d72:	e7d1      	b.n	8006d18 <_printf_float+0x94>
 8006d74:	6863      	ldr	r3, [r4, #4]
 8006d76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006d7a:	9206      	str	r2, [sp, #24]
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	d13f      	bne.n	8006e00 <_printf_float+0x17c>
 8006d80:	2306      	movs	r3, #6
 8006d82:	6063      	str	r3, [r4, #4]
 8006d84:	9b05      	ldr	r3, [sp, #20]
 8006d86:	6861      	ldr	r1, [r4, #4]
 8006d88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	9303      	str	r3, [sp, #12]
 8006d90:	ab0a      	add	r3, sp, #40	; 0x28
 8006d92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006d96:	ab09      	add	r3, sp, #36	; 0x24
 8006d98:	ec49 8b10 	vmov	d0, r8, r9
 8006d9c:	9300      	str	r3, [sp, #0]
 8006d9e:	6022      	str	r2, [r4, #0]
 8006da0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006da4:	4628      	mov	r0, r5
 8006da6:	f7ff fecd 	bl	8006b44 <__cvt>
 8006daa:	9b06      	ldr	r3, [sp, #24]
 8006dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dae:	2b47      	cmp	r3, #71	; 0x47
 8006db0:	4680      	mov	r8, r0
 8006db2:	d108      	bne.n	8006dc6 <_printf_float+0x142>
 8006db4:	1cc8      	adds	r0, r1, #3
 8006db6:	db02      	blt.n	8006dbe <_printf_float+0x13a>
 8006db8:	6863      	ldr	r3, [r4, #4]
 8006dba:	4299      	cmp	r1, r3
 8006dbc:	dd41      	ble.n	8006e42 <_printf_float+0x1be>
 8006dbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8006dc2:	fa5f fb8b 	uxtb.w	fp, fp
 8006dc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006dca:	d820      	bhi.n	8006e0e <_printf_float+0x18a>
 8006dcc:	3901      	subs	r1, #1
 8006dce:	465a      	mov	r2, fp
 8006dd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006dd4:	9109      	str	r1, [sp, #36]	; 0x24
 8006dd6:	f7ff ff17 	bl	8006c08 <__exponent>
 8006dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ddc:	1813      	adds	r3, r2, r0
 8006dde:	2a01      	cmp	r2, #1
 8006de0:	4681      	mov	r9, r0
 8006de2:	6123      	str	r3, [r4, #16]
 8006de4:	dc02      	bgt.n	8006dec <_printf_float+0x168>
 8006de6:	6822      	ldr	r2, [r4, #0]
 8006de8:	07d2      	lsls	r2, r2, #31
 8006dea:	d501      	bpl.n	8006df0 <_printf_float+0x16c>
 8006dec:	3301      	adds	r3, #1
 8006dee:	6123      	str	r3, [r4, #16]
 8006df0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d09c      	beq.n	8006d32 <_printf_float+0xae>
 8006df8:	232d      	movs	r3, #45	; 0x2d
 8006dfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dfe:	e798      	b.n	8006d32 <_printf_float+0xae>
 8006e00:	9a06      	ldr	r2, [sp, #24]
 8006e02:	2a47      	cmp	r2, #71	; 0x47
 8006e04:	d1be      	bne.n	8006d84 <_printf_float+0x100>
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d1bc      	bne.n	8006d84 <_printf_float+0x100>
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e7b9      	b.n	8006d82 <_printf_float+0xfe>
 8006e0e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006e12:	d118      	bne.n	8006e46 <_printf_float+0x1c2>
 8006e14:	2900      	cmp	r1, #0
 8006e16:	6863      	ldr	r3, [r4, #4]
 8006e18:	dd0b      	ble.n	8006e32 <_printf_float+0x1ae>
 8006e1a:	6121      	str	r1, [r4, #16]
 8006e1c:	b913      	cbnz	r3, 8006e24 <_printf_float+0x1a0>
 8006e1e:	6822      	ldr	r2, [r4, #0]
 8006e20:	07d0      	lsls	r0, r2, #31
 8006e22:	d502      	bpl.n	8006e2a <_printf_float+0x1a6>
 8006e24:	3301      	adds	r3, #1
 8006e26:	440b      	add	r3, r1
 8006e28:	6123      	str	r3, [r4, #16]
 8006e2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006e2c:	f04f 0900 	mov.w	r9, #0
 8006e30:	e7de      	b.n	8006df0 <_printf_float+0x16c>
 8006e32:	b913      	cbnz	r3, 8006e3a <_printf_float+0x1b6>
 8006e34:	6822      	ldr	r2, [r4, #0]
 8006e36:	07d2      	lsls	r2, r2, #31
 8006e38:	d501      	bpl.n	8006e3e <_printf_float+0x1ba>
 8006e3a:	3302      	adds	r3, #2
 8006e3c:	e7f4      	b.n	8006e28 <_printf_float+0x1a4>
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e7f2      	b.n	8006e28 <_printf_float+0x1a4>
 8006e42:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e48:	4299      	cmp	r1, r3
 8006e4a:	db05      	blt.n	8006e58 <_printf_float+0x1d4>
 8006e4c:	6823      	ldr	r3, [r4, #0]
 8006e4e:	6121      	str	r1, [r4, #16]
 8006e50:	07d8      	lsls	r0, r3, #31
 8006e52:	d5ea      	bpl.n	8006e2a <_printf_float+0x1a6>
 8006e54:	1c4b      	adds	r3, r1, #1
 8006e56:	e7e7      	b.n	8006e28 <_printf_float+0x1a4>
 8006e58:	2900      	cmp	r1, #0
 8006e5a:	bfd4      	ite	le
 8006e5c:	f1c1 0202 	rsble	r2, r1, #2
 8006e60:	2201      	movgt	r2, #1
 8006e62:	4413      	add	r3, r2
 8006e64:	e7e0      	b.n	8006e28 <_printf_float+0x1a4>
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	055a      	lsls	r2, r3, #21
 8006e6a:	d407      	bmi.n	8006e7c <_printf_float+0x1f8>
 8006e6c:	6923      	ldr	r3, [r4, #16]
 8006e6e:	4642      	mov	r2, r8
 8006e70:	4631      	mov	r1, r6
 8006e72:	4628      	mov	r0, r5
 8006e74:	47b8      	blx	r7
 8006e76:	3001      	adds	r0, #1
 8006e78:	d12c      	bne.n	8006ed4 <_printf_float+0x250>
 8006e7a:	e764      	b.n	8006d46 <_printf_float+0xc2>
 8006e7c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e80:	f240 80e0 	bls.w	8007044 <_printf_float+0x3c0>
 8006e84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e88:	2200      	movs	r2, #0
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f7f9 fe34 	bl	8000af8 <__aeabi_dcmpeq>
 8006e90:	2800      	cmp	r0, #0
 8006e92:	d034      	beq.n	8006efe <_printf_float+0x27a>
 8006e94:	4a37      	ldr	r2, [pc, #220]	; (8006f74 <_printf_float+0x2f0>)
 8006e96:	2301      	movs	r3, #1
 8006e98:	4631      	mov	r1, r6
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	47b8      	blx	r7
 8006e9e:	3001      	adds	r0, #1
 8006ea0:	f43f af51 	beq.w	8006d46 <_printf_float+0xc2>
 8006ea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	db02      	blt.n	8006eb2 <_printf_float+0x22e>
 8006eac:	6823      	ldr	r3, [r4, #0]
 8006eae:	07d8      	lsls	r0, r3, #31
 8006eb0:	d510      	bpl.n	8006ed4 <_printf_float+0x250>
 8006eb2:	ee18 3a10 	vmov	r3, s16
 8006eb6:	4652      	mov	r2, sl
 8006eb8:	4631      	mov	r1, r6
 8006eba:	4628      	mov	r0, r5
 8006ebc:	47b8      	blx	r7
 8006ebe:	3001      	adds	r0, #1
 8006ec0:	f43f af41 	beq.w	8006d46 <_printf_float+0xc2>
 8006ec4:	f04f 0800 	mov.w	r8, #0
 8006ec8:	f104 091a 	add.w	r9, r4, #26
 8006ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	4543      	cmp	r3, r8
 8006ed2:	dc09      	bgt.n	8006ee8 <_printf_float+0x264>
 8006ed4:	6823      	ldr	r3, [r4, #0]
 8006ed6:	079b      	lsls	r3, r3, #30
 8006ed8:	f100 8105 	bmi.w	80070e6 <_printf_float+0x462>
 8006edc:	68e0      	ldr	r0, [r4, #12]
 8006ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ee0:	4298      	cmp	r0, r3
 8006ee2:	bfb8      	it	lt
 8006ee4:	4618      	movlt	r0, r3
 8006ee6:	e730      	b.n	8006d4a <_printf_float+0xc6>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	464a      	mov	r2, r9
 8006eec:	4631      	mov	r1, r6
 8006eee:	4628      	mov	r0, r5
 8006ef0:	47b8      	blx	r7
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	f43f af27 	beq.w	8006d46 <_printf_float+0xc2>
 8006ef8:	f108 0801 	add.w	r8, r8, #1
 8006efc:	e7e6      	b.n	8006ecc <_printf_float+0x248>
 8006efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	dc39      	bgt.n	8006f78 <_printf_float+0x2f4>
 8006f04:	4a1b      	ldr	r2, [pc, #108]	; (8006f74 <_printf_float+0x2f0>)
 8006f06:	2301      	movs	r3, #1
 8006f08:	4631      	mov	r1, r6
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	47b8      	blx	r7
 8006f0e:	3001      	adds	r0, #1
 8006f10:	f43f af19 	beq.w	8006d46 <_printf_float+0xc2>
 8006f14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	d102      	bne.n	8006f22 <_printf_float+0x29e>
 8006f1c:	6823      	ldr	r3, [r4, #0]
 8006f1e:	07d9      	lsls	r1, r3, #31
 8006f20:	d5d8      	bpl.n	8006ed4 <_printf_float+0x250>
 8006f22:	ee18 3a10 	vmov	r3, s16
 8006f26:	4652      	mov	r2, sl
 8006f28:	4631      	mov	r1, r6
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	47b8      	blx	r7
 8006f2e:	3001      	adds	r0, #1
 8006f30:	f43f af09 	beq.w	8006d46 <_printf_float+0xc2>
 8006f34:	f04f 0900 	mov.w	r9, #0
 8006f38:	f104 0a1a 	add.w	sl, r4, #26
 8006f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f3e:	425b      	negs	r3, r3
 8006f40:	454b      	cmp	r3, r9
 8006f42:	dc01      	bgt.n	8006f48 <_printf_float+0x2c4>
 8006f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f46:	e792      	b.n	8006e6e <_printf_float+0x1ea>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	4652      	mov	r2, sl
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4628      	mov	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	3001      	adds	r0, #1
 8006f54:	f43f aef7 	beq.w	8006d46 <_printf_float+0xc2>
 8006f58:	f109 0901 	add.w	r9, r9, #1
 8006f5c:	e7ee      	b.n	8006f3c <_printf_float+0x2b8>
 8006f5e:	bf00      	nop
 8006f60:	7fefffff 	.word	0x7fefffff
 8006f64:	0801dc24 	.word	0x0801dc24
 8006f68:	0801dc28 	.word	0x0801dc28
 8006f6c:	0801dc30 	.word	0x0801dc30
 8006f70:	0801dc2c 	.word	0x0801dc2c
 8006f74:	0801dc34 	.word	0x0801dc34
 8006f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	bfa8      	it	ge
 8006f80:	461a      	movge	r2, r3
 8006f82:	2a00      	cmp	r2, #0
 8006f84:	4691      	mov	r9, r2
 8006f86:	dc37      	bgt.n	8006ff8 <_printf_float+0x374>
 8006f88:	f04f 0b00 	mov.w	fp, #0
 8006f8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f90:	f104 021a 	add.w	r2, r4, #26
 8006f94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f96:	9305      	str	r3, [sp, #20]
 8006f98:	eba3 0309 	sub.w	r3, r3, r9
 8006f9c:	455b      	cmp	r3, fp
 8006f9e:	dc33      	bgt.n	8007008 <_printf_float+0x384>
 8006fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	db3b      	blt.n	8007020 <_printf_float+0x39c>
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	07da      	lsls	r2, r3, #31
 8006fac:	d438      	bmi.n	8007020 <_printf_float+0x39c>
 8006fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fb0:	9b05      	ldr	r3, [sp, #20]
 8006fb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	eba2 0901 	sub.w	r9, r2, r1
 8006fba:	4599      	cmp	r9, r3
 8006fbc:	bfa8      	it	ge
 8006fbe:	4699      	movge	r9, r3
 8006fc0:	f1b9 0f00 	cmp.w	r9, #0
 8006fc4:	dc35      	bgt.n	8007032 <_printf_float+0x3ae>
 8006fc6:	f04f 0800 	mov.w	r8, #0
 8006fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fce:	f104 0a1a 	add.w	sl, r4, #26
 8006fd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	eba3 0309 	sub.w	r3, r3, r9
 8006fdc:	4543      	cmp	r3, r8
 8006fde:	f77f af79 	ble.w	8006ed4 <_printf_float+0x250>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	4652      	mov	r2, sl
 8006fe6:	4631      	mov	r1, r6
 8006fe8:	4628      	mov	r0, r5
 8006fea:	47b8      	blx	r7
 8006fec:	3001      	adds	r0, #1
 8006fee:	f43f aeaa 	beq.w	8006d46 <_printf_float+0xc2>
 8006ff2:	f108 0801 	add.w	r8, r8, #1
 8006ff6:	e7ec      	b.n	8006fd2 <_printf_float+0x34e>
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	4631      	mov	r1, r6
 8006ffc:	4642      	mov	r2, r8
 8006ffe:	4628      	mov	r0, r5
 8007000:	47b8      	blx	r7
 8007002:	3001      	adds	r0, #1
 8007004:	d1c0      	bne.n	8006f88 <_printf_float+0x304>
 8007006:	e69e      	b.n	8006d46 <_printf_float+0xc2>
 8007008:	2301      	movs	r3, #1
 800700a:	4631      	mov	r1, r6
 800700c:	4628      	mov	r0, r5
 800700e:	9205      	str	r2, [sp, #20]
 8007010:	47b8      	blx	r7
 8007012:	3001      	adds	r0, #1
 8007014:	f43f ae97 	beq.w	8006d46 <_printf_float+0xc2>
 8007018:	9a05      	ldr	r2, [sp, #20]
 800701a:	f10b 0b01 	add.w	fp, fp, #1
 800701e:	e7b9      	b.n	8006f94 <_printf_float+0x310>
 8007020:	ee18 3a10 	vmov	r3, s16
 8007024:	4652      	mov	r2, sl
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	d1be      	bne.n	8006fae <_printf_float+0x32a>
 8007030:	e689      	b.n	8006d46 <_printf_float+0xc2>
 8007032:	9a05      	ldr	r2, [sp, #20]
 8007034:	464b      	mov	r3, r9
 8007036:	4442      	add	r2, r8
 8007038:	4631      	mov	r1, r6
 800703a:	4628      	mov	r0, r5
 800703c:	47b8      	blx	r7
 800703e:	3001      	adds	r0, #1
 8007040:	d1c1      	bne.n	8006fc6 <_printf_float+0x342>
 8007042:	e680      	b.n	8006d46 <_printf_float+0xc2>
 8007044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007046:	2a01      	cmp	r2, #1
 8007048:	dc01      	bgt.n	800704e <_printf_float+0x3ca>
 800704a:	07db      	lsls	r3, r3, #31
 800704c:	d538      	bpl.n	80070c0 <_printf_float+0x43c>
 800704e:	2301      	movs	r3, #1
 8007050:	4642      	mov	r2, r8
 8007052:	4631      	mov	r1, r6
 8007054:	4628      	mov	r0, r5
 8007056:	47b8      	blx	r7
 8007058:	3001      	adds	r0, #1
 800705a:	f43f ae74 	beq.w	8006d46 <_printf_float+0xc2>
 800705e:	ee18 3a10 	vmov	r3, s16
 8007062:	4652      	mov	r2, sl
 8007064:	4631      	mov	r1, r6
 8007066:	4628      	mov	r0, r5
 8007068:	47b8      	blx	r7
 800706a:	3001      	adds	r0, #1
 800706c:	f43f ae6b 	beq.w	8006d46 <_printf_float+0xc2>
 8007070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007074:	2200      	movs	r2, #0
 8007076:	2300      	movs	r3, #0
 8007078:	f7f9 fd3e 	bl	8000af8 <__aeabi_dcmpeq>
 800707c:	b9d8      	cbnz	r0, 80070b6 <_printf_float+0x432>
 800707e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007080:	f108 0201 	add.w	r2, r8, #1
 8007084:	3b01      	subs	r3, #1
 8007086:	4631      	mov	r1, r6
 8007088:	4628      	mov	r0, r5
 800708a:	47b8      	blx	r7
 800708c:	3001      	adds	r0, #1
 800708e:	d10e      	bne.n	80070ae <_printf_float+0x42a>
 8007090:	e659      	b.n	8006d46 <_printf_float+0xc2>
 8007092:	2301      	movs	r3, #1
 8007094:	4652      	mov	r2, sl
 8007096:	4631      	mov	r1, r6
 8007098:	4628      	mov	r0, r5
 800709a:	47b8      	blx	r7
 800709c:	3001      	adds	r0, #1
 800709e:	f43f ae52 	beq.w	8006d46 <_printf_float+0xc2>
 80070a2:	f108 0801 	add.w	r8, r8, #1
 80070a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070a8:	3b01      	subs	r3, #1
 80070aa:	4543      	cmp	r3, r8
 80070ac:	dcf1      	bgt.n	8007092 <_printf_float+0x40e>
 80070ae:	464b      	mov	r3, r9
 80070b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80070b4:	e6dc      	b.n	8006e70 <_printf_float+0x1ec>
 80070b6:	f04f 0800 	mov.w	r8, #0
 80070ba:	f104 0a1a 	add.w	sl, r4, #26
 80070be:	e7f2      	b.n	80070a6 <_printf_float+0x422>
 80070c0:	2301      	movs	r3, #1
 80070c2:	4642      	mov	r2, r8
 80070c4:	e7df      	b.n	8007086 <_printf_float+0x402>
 80070c6:	2301      	movs	r3, #1
 80070c8:	464a      	mov	r2, r9
 80070ca:	4631      	mov	r1, r6
 80070cc:	4628      	mov	r0, r5
 80070ce:	47b8      	blx	r7
 80070d0:	3001      	adds	r0, #1
 80070d2:	f43f ae38 	beq.w	8006d46 <_printf_float+0xc2>
 80070d6:	f108 0801 	add.w	r8, r8, #1
 80070da:	68e3      	ldr	r3, [r4, #12]
 80070dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070de:	1a5b      	subs	r3, r3, r1
 80070e0:	4543      	cmp	r3, r8
 80070e2:	dcf0      	bgt.n	80070c6 <_printf_float+0x442>
 80070e4:	e6fa      	b.n	8006edc <_printf_float+0x258>
 80070e6:	f04f 0800 	mov.w	r8, #0
 80070ea:	f104 0919 	add.w	r9, r4, #25
 80070ee:	e7f4      	b.n	80070da <_printf_float+0x456>

080070f0 <_printf_common>:
 80070f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f4:	4616      	mov	r6, r2
 80070f6:	4699      	mov	r9, r3
 80070f8:	688a      	ldr	r2, [r1, #8]
 80070fa:	690b      	ldr	r3, [r1, #16]
 80070fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007100:	4293      	cmp	r3, r2
 8007102:	bfb8      	it	lt
 8007104:	4613      	movlt	r3, r2
 8007106:	6033      	str	r3, [r6, #0]
 8007108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800710c:	4607      	mov	r7, r0
 800710e:	460c      	mov	r4, r1
 8007110:	b10a      	cbz	r2, 8007116 <_printf_common+0x26>
 8007112:	3301      	adds	r3, #1
 8007114:	6033      	str	r3, [r6, #0]
 8007116:	6823      	ldr	r3, [r4, #0]
 8007118:	0699      	lsls	r1, r3, #26
 800711a:	bf42      	ittt	mi
 800711c:	6833      	ldrmi	r3, [r6, #0]
 800711e:	3302      	addmi	r3, #2
 8007120:	6033      	strmi	r3, [r6, #0]
 8007122:	6825      	ldr	r5, [r4, #0]
 8007124:	f015 0506 	ands.w	r5, r5, #6
 8007128:	d106      	bne.n	8007138 <_printf_common+0x48>
 800712a:	f104 0a19 	add.w	sl, r4, #25
 800712e:	68e3      	ldr	r3, [r4, #12]
 8007130:	6832      	ldr	r2, [r6, #0]
 8007132:	1a9b      	subs	r3, r3, r2
 8007134:	42ab      	cmp	r3, r5
 8007136:	dc26      	bgt.n	8007186 <_printf_common+0x96>
 8007138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800713c:	1e13      	subs	r3, r2, #0
 800713e:	6822      	ldr	r2, [r4, #0]
 8007140:	bf18      	it	ne
 8007142:	2301      	movne	r3, #1
 8007144:	0692      	lsls	r2, r2, #26
 8007146:	d42b      	bmi.n	80071a0 <_printf_common+0xb0>
 8007148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800714c:	4649      	mov	r1, r9
 800714e:	4638      	mov	r0, r7
 8007150:	47c0      	blx	r8
 8007152:	3001      	adds	r0, #1
 8007154:	d01e      	beq.n	8007194 <_printf_common+0xa4>
 8007156:	6823      	ldr	r3, [r4, #0]
 8007158:	68e5      	ldr	r5, [r4, #12]
 800715a:	6832      	ldr	r2, [r6, #0]
 800715c:	f003 0306 	and.w	r3, r3, #6
 8007160:	2b04      	cmp	r3, #4
 8007162:	bf08      	it	eq
 8007164:	1aad      	subeq	r5, r5, r2
 8007166:	68a3      	ldr	r3, [r4, #8]
 8007168:	6922      	ldr	r2, [r4, #16]
 800716a:	bf0c      	ite	eq
 800716c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007170:	2500      	movne	r5, #0
 8007172:	4293      	cmp	r3, r2
 8007174:	bfc4      	itt	gt
 8007176:	1a9b      	subgt	r3, r3, r2
 8007178:	18ed      	addgt	r5, r5, r3
 800717a:	2600      	movs	r6, #0
 800717c:	341a      	adds	r4, #26
 800717e:	42b5      	cmp	r5, r6
 8007180:	d11a      	bne.n	80071b8 <_printf_common+0xc8>
 8007182:	2000      	movs	r0, #0
 8007184:	e008      	b.n	8007198 <_printf_common+0xa8>
 8007186:	2301      	movs	r3, #1
 8007188:	4652      	mov	r2, sl
 800718a:	4649      	mov	r1, r9
 800718c:	4638      	mov	r0, r7
 800718e:	47c0      	blx	r8
 8007190:	3001      	adds	r0, #1
 8007192:	d103      	bne.n	800719c <_printf_common+0xac>
 8007194:	f04f 30ff 	mov.w	r0, #4294967295
 8007198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800719c:	3501      	adds	r5, #1
 800719e:	e7c6      	b.n	800712e <_printf_common+0x3e>
 80071a0:	18e1      	adds	r1, r4, r3
 80071a2:	1c5a      	adds	r2, r3, #1
 80071a4:	2030      	movs	r0, #48	; 0x30
 80071a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071aa:	4422      	add	r2, r4
 80071ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071b4:	3302      	adds	r3, #2
 80071b6:	e7c7      	b.n	8007148 <_printf_common+0x58>
 80071b8:	2301      	movs	r3, #1
 80071ba:	4622      	mov	r2, r4
 80071bc:	4649      	mov	r1, r9
 80071be:	4638      	mov	r0, r7
 80071c0:	47c0      	blx	r8
 80071c2:	3001      	adds	r0, #1
 80071c4:	d0e6      	beq.n	8007194 <_printf_common+0xa4>
 80071c6:	3601      	adds	r6, #1
 80071c8:	e7d9      	b.n	800717e <_printf_common+0x8e>
	...

080071cc <_printf_i>:
 80071cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071d0:	460c      	mov	r4, r1
 80071d2:	4691      	mov	r9, r2
 80071d4:	7e27      	ldrb	r7, [r4, #24]
 80071d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80071d8:	2f78      	cmp	r7, #120	; 0x78
 80071da:	4680      	mov	r8, r0
 80071dc:	469a      	mov	sl, r3
 80071de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071e2:	d807      	bhi.n	80071f4 <_printf_i+0x28>
 80071e4:	2f62      	cmp	r7, #98	; 0x62
 80071e6:	d80a      	bhi.n	80071fe <_printf_i+0x32>
 80071e8:	2f00      	cmp	r7, #0
 80071ea:	f000 80d8 	beq.w	800739e <_printf_i+0x1d2>
 80071ee:	2f58      	cmp	r7, #88	; 0x58
 80071f0:	f000 80a3 	beq.w	800733a <_printf_i+0x16e>
 80071f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80071f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80071fc:	e03a      	b.n	8007274 <_printf_i+0xa8>
 80071fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007202:	2b15      	cmp	r3, #21
 8007204:	d8f6      	bhi.n	80071f4 <_printf_i+0x28>
 8007206:	a001      	add	r0, pc, #4	; (adr r0, 800720c <_printf_i+0x40>)
 8007208:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800720c:	08007265 	.word	0x08007265
 8007210:	08007279 	.word	0x08007279
 8007214:	080071f5 	.word	0x080071f5
 8007218:	080071f5 	.word	0x080071f5
 800721c:	080071f5 	.word	0x080071f5
 8007220:	080071f5 	.word	0x080071f5
 8007224:	08007279 	.word	0x08007279
 8007228:	080071f5 	.word	0x080071f5
 800722c:	080071f5 	.word	0x080071f5
 8007230:	080071f5 	.word	0x080071f5
 8007234:	080071f5 	.word	0x080071f5
 8007238:	08007385 	.word	0x08007385
 800723c:	080072a9 	.word	0x080072a9
 8007240:	08007367 	.word	0x08007367
 8007244:	080071f5 	.word	0x080071f5
 8007248:	080071f5 	.word	0x080071f5
 800724c:	080073a7 	.word	0x080073a7
 8007250:	080071f5 	.word	0x080071f5
 8007254:	080072a9 	.word	0x080072a9
 8007258:	080071f5 	.word	0x080071f5
 800725c:	080071f5 	.word	0x080071f5
 8007260:	0800736f 	.word	0x0800736f
 8007264:	680b      	ldr	r3, [r1, #0]
 8007266:	1d1a      	adds	r2, r3, #4
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	600a      	str	r2, [r1, #0]
 800726c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007274:	2301      	movs	r3, #1
 8007276:	e0a3      	b.n	80073c0 <_printf_i+0x1f4>
 8007278:	6825      	ldr	r5, [r4, #0]
 800727a:	6808      	ldr	r0, [r1, #0]
 800727c:	062e      	lsls	r6, r5, #24
 800727e:	f100 0304 	add.w	r3, r0, #4
 8007282:	d50a      	bpl.n	800729a <_printf_i+0xce>
 8007284:	6805      	ldr	r5, [r0, #0]
 8007286:	600b      	str	r3, [r1, #0]
 8007288:	2d00      	cmp	r5, #0
 800728a:	da03      	bge.n	8007294 <_printf_i+0xc8>
 800728c:	232d      	movs	r3, #45	; 0x2d
 800728e:	426d      	negs	r5, r5
 8007290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007294:	485e      	ldr	r0, [pc, #376]	; (8007410 <_printf_i+0x244>)
 8007296:	230a      	movs	r3, #10
 8007298:	e019      	b.n	80072ce <_printf_i+0x102>
 800729a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800729e:	6805      	ldr	r5, [r0, #0]
 80072a0:	600b      	str	r3, [r1, #0]
 80072a2:	bf18      	it	ne
 80072a4:	b22d      	sxthne	r5, r5
 80072a6:	e7ef      	b.n	8007288 <_printf_i+0xbc>
 80072a8:	680b      	ldr	r3, [r1, #0]
 80072aa:	6825      	ldr	r5, [r4, #0]
 80072ac:	1d18      	adds	r0, r3, #4
 80072ae:	6008      	str	r0, [r1, #0]
 80072b0:	0628      	lsls	r0, r5, #24
 80072b2:	d501      	bpl.n	80072b8 <_printf_i+0xec>
 80072b4:	681d      	ldr	r5, [r3, #0]
 80072b6:	e002      	b.n	80072be <_printf_i+0xf2>
 80072b8:	0669      	lsls	r1, r5, #25
 80072ba:	d5fb      	bpl.n	80072b4 <_printf_i+0xe8>
 80072bc:	881d      	ldrh	r5, [r3, #0]
 80072be:	4854      	ldr	r0, [pc, #336]	; (8007410 <_printf_i+0x244>)
 80072c0:	2f6f      	cmp	r7, #111	; 0x6f
 80072c2:	bf0c      	ite	eq
 80072c4:	2308      	moveq	r3, #8
 80072c6:	230a      	movne	r3, #10
 80072c8:	2100      	movs	r1, #0
 80072ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80072ce:	6866      	ldr	r6, [r4, #4]
 80072d0:	60a6      	str	r6, [r4, #8]
 80072d2:	2e00      	cmp	r6, #0
 80072d4:	bfa2      	ittt	ge
 80072d6:	6821      	ldrge	r1, [r4, #0]
 80072d8:	f021 0104 	bicge.w	r1, r1, #4
 80072dc:	6021      	strge	r1, [r4, #0]
 80072de:	b90d      	cbnz	r5, 80072e4 <_printf_i+0x118>
 80072e0:	2e00      	cmp	r6, #0
 80072e2:	d04d      	beq.n	8007380 <_printf_i+0x1b4>
 80072e4:	4616      	mov	r6, r2
 80072e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80072ea:	fb03 5711 	mls	r7, r3, r1, r5
 80072ee:	5dc7      	ldrb	r7, [r0, r7]
 80072f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80072f4:	462f      	mov	r7, r5
 80072f6:	42bb      	cmp	r3, r7
 80072f8:	460d      	mov	r5, r1
 80072fa:	d9f4      	bls.n	80072e6 <_printf_i+0x11a>
 80072fc:	2b08      	cmp	r3, #8
 80072fe:	d10b      	bne.n	8007318 <_printf_i+0x14c>
 8007300:	6823      	ldr	r3, [r4, #0]
 8007302:	07df      	lsls	r7, r3, #31
 8007304:	d508      	bpl.n	8007318 <_printf_i+0x14c>
 8007306:	6923      	ldr	r3, [r4, #16]
 8007308:	6861      	ldr	r1, [r4, #4]
 800730a:	4299      	cmp	r1, r3
 800730c:	bfde      	ittt	le
 800730e:	2330      	movle	r3, #48	; 0x30
 8007310:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007314:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007318:	1b92      	subs	r2, r2, r6
 800731a:	6122      	str	r2, [r4, #16]
 800731c:	f8cd a000 	str.w	sl, [sp]
 8007320:	464b      	mov	r3, r9
 8007322:	aa03      	add	r2, sp, #12
 8007324:	4621      	mov	r1, r4
 8007326:	4640      	mov	r0, r8
 8007328:	f7ff fee2 	bl	80070f0 <_printf_common>
 800732c:	3001      	adds	r0, #1
 800732e:	d14c      	bne.n	80073ca <_printf_i+0x1fe>
 8007330:	f04f 30ff 	mov.w	r0, #4294967295
 8007334:	b004      	add	sp, #16
 8007336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800733a:	4835      	ldr	r0, [pc, #212]	; (8007410 <_printf_i+0x244>)
 800733c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007340:	6823      	ldr	r3, [r4, #0]
 8007342:	680e      	ldr	r6, [r1, #0]
 8007344:	061f      	lsls	r7, r3, #24
 8007346:	f856 5b04 	ldr.w	r5, [r6], #4
 800734a:	600e      	str	r6, [r1, #0]
 800734c:	d514      	bpl.n	8007378 <_printf_i+0x1ac>
 800734e:	07d9      	lsls	r1, r3, #31
 8007350:	bf44      	itt	mi
 8007352:	f043 0320 	orrmi.w	r3, r3, #32
 8007356:	6023      	strmi	r3, [r4, #0]
 8007358:	b91d      	cbnz	r5, 8007362 <_printf_i+0x196>
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	f023 0320 	bic.w	r3, r3, #32
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	2310      	movs	r3, #16
 8007364:	e7b0      	b.n	80072c8 <_printf_i+0xfc>
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	f043 0320 	orr.w	r3, r3, #32
 800736c:	6023      	str	r3, [r4, #0]
 800736e:	2378      	movs	r3, #120	; 0x78
 8007370:	4828      	ldr	r0, [pc, #160]	; (8007414 <_printf_i+0x248>)
 8007372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007376:	e7e3      	b.n	8007340 <_printf_i+0x174>
 8007378:	065e      	lsls	r6, r3, #25
 800737a:	bf48      	it	mi
 800737c:	b2ad      	uxthmi	r5, r5
 800737e:	e7e6      	b.n	800734e <_printf_i+0x182>
 8007380:	4616      	mov	r6, r2
 8007382:	e7bb      	b.n	80072fc <_printf_i+0x130>
 8007384:	680b      	ldr	r3, [r1, #0]
 8007386:	6826      	ldr	r6, [r4, #0]
 8007388:	6960      	ldr	r0, [r4, #20]
 800738a:	1d1d      	adds	r5, r3, #4
 800738c:	600d      	str	r5, [r1, #0]
 800738e:	0635      	lsls	r5, r6, #24
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	d501      	bpl.n	8007398 <_printf_i+0x1cc>
 8007394:	6018      	str	r0, [r3, #0]
 8007396:	e002      	b.n	800739e <_printf_i+0x1d2>
 8007398:	0671      	lsls	r1, r6, #25
 800739a:	d5fb      	bpl.n	8007394 <_printf_i+0x1c8>
 800739c:	8018      	strh	r0, [r3, #0]
 800739e:	2300      	movs	r3, #0
 80073a0:	6123      	str	r3, [r4, #16]
 80073a2:	4616      	mov	r6, r2
 80073a4:	e7ba      	b.n	800731c <_printf_i+0x150>
 80073a6:	680b      	ldr	r3, [r1, #0]
 80073a8:	1d1a      	adds	r2, r3, #4
 80073aa:	600a      	str	r2, [r1, #0]
 80073ac:	681e      	ldr	r6, [r3, #0]
 80073ae:	6862      	ldr	r2, [r4, #4]
 80073b0:	2100      	movs	r1, #0
 80073b2:	4630      	mov	r0, r6
 80073b4:	f7f8 ff2c 	bl	8000210 <memchr>
 80073b8:	b108      	cbz	r0, 80073be <_printf_i+0x1f2>
 80073ba:	1b80      	subs	r0, r0, r6
 80073bc:	6060      	str	r0, [r4, #4]
 80073be:	6863      	ldr	r3, [r4, #4]
 80073c0:	6123      	str	r3, [r4, #16]
 80073c2:	2300      	movs	r3, #0
 80073c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073c8:	e7a8      	b.n	800731c <_printf_i+0x150>
 80073ca:	6923      	ldr	r3, [r4, #16]
 80073cc:	4632      	mov	r2, r6
 80073ce:	4649      	mov	r1, r9
 80073d0:	4640      	mov	r0, r8
 80073d2:	47d0      	blx	sl
 80073d4:	3001      	adds	r0, #1
 80073d6:	d0ab      	beq.n	8007330 <_printf_i+0x164>
 80073d8:	6823      	ldr	r3, [r4, #0]
 80073da:	079b      	lsls	r3, r3, #30
 80073dc:	d413      	bmi.n	8007406 <_printf_i+0x23a>
 80073de:	68e0      	ldr	r0, [r4, #12]
 80073e0:	9b03      	ldr	r3, [sp, #12]
 80073e2:	4298      	cmp	r0, r3
 80073e4:	bfb8      	it	lt
 80073e6:	4618      	movlt	r0, r3
 80073e8:	e7a4      	b.n	8007334 <_printf_i+0x168>
 80073ea:	2301      	movs	r3, #1
 80073ec:	4632      	mov	r2, r6
 80073ee:	4649      	mov	r1, r9
 80073f0:	4640      	mov	r0, r8
 80073f2:	47d0      	blx	sl
 80073f4:	3001      	adds	r0, #1
 80073f6:	d09b      	beq.n	8007330 <_printf_i+0x164>
 80073f8:	3501      	adds	r5, #1
 80073fa:	68e3      	ldr	r3, [r4, #12]
 80073fc:	9903      	ldr	r1, [sp, #12]
 80073fe:	1a5b      	subs	r3, r3, r1
 8007400:	42ab      	cmp	r3, r5
 8007402:	dcf2      	bgt.n	80073ea <_printf_i+0x21e>
 8007404:	e7eb      	b.n	80073de <_printf_i+0x212>
 8007406:	2500      	movs	r5, #0
 8007408:	f104 0619 	add.w	r6, r4, #25
 800740c:	e7f5      	b.n	80073fa <_printf_i+0x22e>
 800740e:	bf00      	nop
 8007410:	0801dc36 	.word	0x0801dc36
 8007414:	0801dc47 	.word	0x0801dc47

08007418 <_scanf_float>:
 8007418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800741c:	b087      	sub	sp, #28
 800741e:	4617      	mov	r7, r2
 8007420:	9303      	str	r3, [sp, #12]
 8007422:	688b      	ldr	r3, [r1, #8]
 8007424:	1e5a      	subs	r2, r3, #1
 8007426:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800742a:	bf83      	ittte	hi
 800742c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007430:	195b      	addhi	r3, r3, r5
 8007432:	9302      	strhi	r3, [sp, #8]
 8007434:	2300      	movls	r3, #0
 8007436:	bf86      	itte	hi
 8007438:	f240 135d 	movwhi	r3, #349	; 0x15d
 800743c:	608b      	strhi	r3, [r1, #8]
 800743e:	9302      	strls	r3, [sp, #8]
 8007440:	680b      	ldr	r3, [r1, #0]
 8007442:	468b      	mov	fp, r1
 8007444:	2500      	movs	r5, #0
 8007446:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800744a:	f84b 3b1c 	str.w	r3, [fp], #28
 800744e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007452:	4680      	mov	r8, r0
 8007454:	460c      	mov	r4, r1
 8007456:	465e      	mov	r6, fp
 8007458:	46aa      	mov	sl, r5
 800745a:	46a9      	mov	r9, r5
 800745c:	9501      	str	r5, [sp, #4]
 800745e:	68a2      	ldr	r2, [r4, #8]
 8007460:	b152      	cbz	r2, 8007478 <_scanf_float+0x60>
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	2b4e      	cmp	r3, #78	; 0x4e
 8007468:	d864      	bhi.n	8007534 <_scanf_float+0x11c>
 800746a:	2b40      	cmp	r3, #64	; 0x40
 800746c:	d83c      	bhi.n	80074e8 <_scanf_float+0xd0>
 800746e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007472:	b2c8      	uxtb	r0, r1
 8007474:	280e      	cmp	r0, #14
 8007476:	d93a      	bls.n	80074ee <_scanf_float+0xd6>
 8007478:	f1b9 0f00 	cmp.w	r9, #0
 800747c:	d003      	beq.n	8007486 <_scanf_float+0x6e>
 800747e:	6823      	ldr	r3, [r4, #0]
 8007480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	f10a 3aff 	add.w	sl, sl, #4294967295
 800748a:	f1ba 0f01 	cmp.w	sl, #1
 800748e:	f200 8113 	bhi.w	80076b8 <_scanf_float+0x2a0>
 8007492:	455e      	cmp	r6, fp
 8007494:	f200 8105 	bhi.w	80076a2 <_scanf_float+0x28a>
 8007498:	2501      	movs	r5, #1
 800749a:	4628      	mov	r0, r5
 800749c:	b007      	add	sp, #28
 800749e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80074a6:	2a0d      	cmp	r2, #13
 80074a8:	d8e6      	bhi.n	8007478 <_scanf_float+0x60>
 80074aa:	a101      	add	r1, pc, #4	; (adr r1, 80074b0 <_scanf_float+0x98>)
 80074ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80074b0:	080075ef 	.word	0x080075ef
 80074b4:	08007479 	.word	0x08007479
 80074b8:	08007479 	.word	0x08007479
 80074bc:	08007479 	.word	0x08007479
 80074c0:	0800764f 	.word	0x0800764f
 80074c4:	08007627 	.word	0x08007627
 80074c8:	08007479 	.word	0x08007479
 80074cc:	08007479 	.word	0x08007479
 80074d0:	080075fd 	.word	0x080075fd
 80074d4:	08007479 	.word	0x08007479
 80074d8:	08007479 	.word	0x08007479
 80074dc:	08007479 	.word	0x08007479
 80074e0:	08007479 	.word	0x08007479
 80074e4:	080075b5 	.word	0x080075b5
 80074e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80074ec:	e7db      	b.n	80074a6 <_scanf_float+0x8e>
 80074ee:	290e      	cmp	r1, #14
 80074f0:	d8c2      	bhi.n	8007478 <_scanf_float+0x60>
 80074f2:	a001      	add	r0, pc, #4	; (adr r0, 80074f8 <_scanf_float+0xe0>)
 80074f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80074f8:	080075a7 	.word	0x080075a7
 80074fc:	08007479 	.word	0x08007479
 8007500:	080075a7 	.word	0x080075a7
 8007504:	0800763b 	.word	0x0800763b
 8007508:	08007479 	.word	0x08007479
 800750c:	08007555 	.word	0x08007555
 8007510:	08007591 	.word	0x08007591
 8007514:	08007591 	.word	0x08007591
 8007518:	08007591 	.word	0x08007591
 800751c:	08007591 	.word	0x08007591
 8007520:	08007591 	.word	0x08007591
 8007524:	08007591 	.word	0x08007591
 8007528:	08007591 	.word	0x08007591
 800752c:	08007591 	.word	0x08007591
 8007530:	08007591 	.word	0x08007591
 8007534:	2b6e      	cmp	r3, #110	; 0x6e
 8007536:	d809      	bhi.n	800754c <_scanf_float+0x134>
 8007538:	2b60      	cmp	r3, #96	; 0x60
 800753a:	d8b2      	bhi.n	80074a2 <_scanf_float+0x8a>
 800753c:	2b54      	cmp	r3, #84	; 0x54
 800753e:	d077      	beq.n	8007630 <_scanf_float+0x218>
 8007540:	2b59      	cmp	r3, #89	; 0x59
 8007542:	d199      	bne.n	8007478 <_scanf_float+0x60>
 8007544:	2d07      	cmp	r5, #7
 8007546:	d197      	bne.n	8007478 <_scanf_float+0x60>
 8007548:	2508      	movs	r5, #8
 800754a:	e029      	b.n	80075a0 <_scanf_float+0x188>
 800754c:	2b74      	cmp	r3, #116	; 0x74
 800754e:	d06f      	beq.n	8007630 <_scanf_float+0x218>
 8007550:	2b79      	cmp	r3, #121	; 0x79
 8007552:	e7f6      	b.n	8007542 <_scanf_float+0x12a>
 8007554:	6821      	ldr	r1, [r4, #0]
 8007556:	05c8      	lsls	r0, r1, #23
 8007558:	d51a      	bpl.n	8007590 <_scanf_float+0x178>
 800755a:	9b02      	ldr	r3, [sp, #8]
 800755c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007560:	6021      	str	r1, [r4, #0]
 8007562:	f109 0901 	add.w	r9, r9, #1
 8007566:	b11b      	cbz	r3, 8007570 <_scanf_float+0x158>
 8007568:	3b01      	subs	r3, #1
 800756a:	3201      	adds	r2, #1
 800756c:	9302      	str	r3, [sp, #8]
 800756e:	60a2      	str	r2, [r4, #8]
 8007570:	68a3      	ldr	r3, [r4, #8]
 8007572:	3b01      	subs	r3, #1
 8007574:	60a3      	str	r3, [r4, #8]
 8007576:	6923      	ldr	r3, [r4, #16]
 8007578:	3301      	adds	r3, #1
 800757a:	6123      	str	r3, [r4, #16]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	3b01      	subs	r3, #1
 8007580:	2b00      	cmp	r3, #0
 8007582:	607b      	str	r3, [r7, #4]
 8007584:	f340 8084 	ble.w	8007690 <_scanf_float+0x278>
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	3301      	adds	r3, #1
 800758c:	603b      	str	r3, [r7, #0]
 800758e:	e766      	b.n	800745e <_scanf_float+0x46>
 8007590:	eb1a 0f05 	cmn.w	sl, r5
 8007594:	f47f af70 	bne.w	8007478 <_scanf_float+0x60>
 8007598:	6822      	ldr	r2, [r4, #0]
 800759a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800759e:	6022      	str	r2, [r4, #0]
 80075a0:	f806 3b01 	strb.w	r3, [r6], #1
 80075a4:	e7e4      	b.n	8007570 <_scanf_float+0x158>
 80075a6:	6822      	ldr	r2, [r4, #0]
 80075a8:	0610      	lsls	r0, r2, #24
 80075aa:	f57f af65 	bpl.w	8007478 <_scanf_float+0x60>
 80075ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80075b2:	e7f4      	b.n	800759e <_scanf_float+0x186>
 80075b4:	f1ba 0f00 	cmp.w	sl, #0
 80075b8:	d10e      	bne.n	80075d8 <_scanf_float+0x1c0>
 80075ba:	f1b9 0f00 	cmp.w	r9, #0
 80075be:	d10e      	bne.n	80075de <_scanf_float+0x1c6>
 80075c0:	6822      	ldr	r2, [r4, #0]
 80075c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80075c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80075ca:	d108      	bne.n	80075de <_scanf_float+0x1c6>
 80075cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80075d0:	6022      	str	r2, [r4, #0]
 80075d2:	f04f 0a01 	mov.w	sl, #1
 80075d6:	e7e3      	b.n	80075a0 <_scanf_float+0x188>
 80075d8:	f1ba 0f02 	cmp.w	sl, #2
 80075dc:	d055      	beq.n	800768a <_scanf_float+0x272>
 80075de:	2d01      	cmp	r5, #1
 80075e0:	d002      	beq.n	80075e8 <_scanf_float+0x1d0>
 80075e2:	2d04      	cmp	r5, #4
 80075e4:	f47f af48 	bne.w	8007478 <_scanf_float+0x60>
 80075e8:	3501      	adds	r5, #1
 80075ea:	b2ed      	uxtb	r5, r5
 80075ec:	e7d8      	b.n	80075a0 <_scanf_float+0x188>
 80075ee:	f1ba 0f01 	cmp.w	sl, #1
 80075f2:	f47f af41 	bne.w	8007478 <_scanf_float+0x60>
 80075f6:	f04f 0a02 	mov.w	sl, #2
 80075fa:	e7d1      	b.n	80075a0 <_scanf_float+0x188>
 80075fc:	b97d      	cbnz	r5, 800761e <_scanf_float+0x206>
 80075fe:	f1b9 0f00 	cmp.w	r9, #0
 8007602:	f47f af3c 	bne.w	800747e <_scanf_float+0x66>
 8007606:	6822      	ldr	r2, [r4, #0]
 8007608:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800760c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007610:	f47f af39 	bne.w	8007486 <_scanf_float+0x6e>
 8007614:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007618:	6022      	str	r2, [r4, #0]
 800761a:	2501      	movs	r5, #1
 800761c:	e7c0      	b.n	80075a0 <_scanf_float+0x188>
 800761e:	2d03      	cmp	r5, #3
 8007620:	d0e2      	beq.n	80075e8 <_scanf_float+0x1d0>
 8007622:	2d05      	cmp	r5, #5
 8007624:	e7de      	b.n	80075e4 <_scanf_float+0x1cc>
 8007626:	2d02      	cmp	r5, #2
 8007628:	f47f af26 	bne.w	8007478 <_scanf_float+0x60>
 800762c:	2503      	movs	r5, #3
 800762e:	e7b7      	b.n	80075a0 <_scanf_float+0x188>
 8007630:	2d06      	cmp	r5, #6
 8007632:	f47f af21 	bne.w	8007478 <_scanf_float+0x60>
 8007636:	2507      	movs	r5, #7
 8007638:	e7b2      	b.n	80075a0 <_scanf_float+0x188>
 800763a:	6822      	ldr	r2, [r4, #0]
 800763c:	0591      	lsls	r1, r2, #22
 800763e:	f57f af1b 	bpl.w	8007478 <_scanf_float+0x60>
 8007642:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007646:	6022      	str	r2, [r4, #0]
 8007648:	f8cd 9004 	str.w	r9, [sp, #4]
 800764c:	e7a8      	b.n	80075a0 <_scanf_float+0x188>
 800764e:	6822      	ldr	r2, [r4, #0]
 8007650:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007654:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007658:	d006      	beq.n	8007668 <_scanf_float+0x250>
 800765a:	0550      	lsls	r0, r2, #21
 800765c:	f57f af0c 	bpl.w	8007478 <_scanf_float+0x60>
 8007660:	f1b9 0f00 	cmp.w	r9, #0
 8007664:	f43f af0f 	beq.w	8007486 <_scanf_float+0x6e>
 8007668:	0591      	lsls	r1, r2, #22
 800766a:	bf58      	it	pl
 800766c:	9901      	ldrpl	r1, [sp, #4]
 800766e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007672:	bf58      	it	pl
 8007674:	eba9 0101 	subpl.w	r1, r9, r1
 8007678:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800767c:	bf58      	it	pl
 800767e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007682:	6022      	str	r2, [r4, #0]
 8007684:	f04f 0900 	mov.w	r9, #0
 8007688:	e78a      	b.n	80075a0 <_scanf_float+0x188>
 800768a:	f04f 0a03 	mov.w	sl, #3
 800768e:	e787      	b.n	80075a0 <_scanf_float+0x188>
 8007690:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007694:	4639      	mov	r1, r7
 8007696:	4640      	mov	r0, r8
 8007698:	4798      	blx	r3
 800769a:	2800      	cmp	r0, #0
 800769c:	f43f aedf 	beq.w	800745e <_scanf_float+0x46>
 80076a0:	e6ea      	b.n	8007478 <_scanf_float+0x60>
 80076a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076aa:	463a      	mov	r2, r7
 80076ac:	4640      	mov	r0, r8
 80076ae:	4798      	blx	r3
 80076b0:	6923      	ldr	r3, [r4, #16]
 80076b2:	3b01      	subs	r3, #1
 80076b4:	6123      	str	r3, [r4, #16]
 80076b6:	e6ec      	b.n	8007492 <_scanf_float+0x7a>
 80076b8:	1e6b      	subs	r3, r5, #1
 80076ba:	2b06      	cmp	r3, #6
 80076bc:	d825      	bhi.n	800770a <_scanf_float+0x2f2>
 80076be:	2d02      	cmp	r5, #2
 80076c0:	d836      	bhi.n	8007730 <_scanf_float+0x318>
 80076c2:	455e      	cmp	r6, fp
 80076c4:	f67f aee8 	bls.w	8007498 <_scanf_float+0x80>
 80076c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076d0:	463a      	mov	r2, r7
 80076d2:	4640      	mov	r0, r8
 80076d4:	4798      	blx	r3
 80076d6:	6923      	ldr	r3, [r4, #16]
 80076d8:	3b01      	subs	r3, #1
 80076da:	6123      	str	r3, [r4, #16]
 80076dc:	e7f1      	b.n	80076c2 <_scanf_float+0x2aa>
 80076de:	9802      	ldr	r0, [sp, #8]
 80076e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80076e8:	9002      	str	r0, [sp, #8]
 80076ea:	463a      	mov	r2, r7
 80076ec:	4640      	mov	r0, r8
 80076ee:	4798      	blx	r3
 80076f0:	6923      	ldr	r3, [r4, #16]
 80076f2:	3b01      	subs	r3, #1
 80076f4:	6123      	str	r3, [r4, #16]
 80076f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076fa:	fa5f fa8a 	uxtb.w	sl, sl
 80076fe:	f1ba 0f02 	cmp.w	sl, #2
 8007702:	d1ec      	bne.n	80076de <_scanf_float+0x2c6>
 8007704:	3d03      	subs	r5, #3
 8007706:	b2ed      	uxtb	r5, r5
 8007708:	1b76      	subs	r6, r6, r5
 800770a:	6823      	ldr	r3, [r4, #0]
 800770c:	05da      	lsls	r2, r3, #23
 800770e:	d52f      	bpl.n	8007770 <_scanf_float+0x358>
 8007710:	055b      	lsls	r3, r3, #21
 8007712:	d510      	bpl.n	8007736 <_scanf_float+0x31e>
 8007714:	455e      	cmp	r6, fp
 8007716:	f67f aebf 	bls.w	8007498 <_scanf_float+0x80>
 800771a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800771e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007722:	463a      	mov	r2, r7
 8007724:	4640      	mov	r0, r8
 8007726:	4798      	blx	r3
 8007728:	6923      	ldr	r3, [r4, #16]
 800772a:	3b01      	subs	r3, #1
 800772c:	6123      	str	r3, [r4, #16]
 800772e:	e7f1      	b.n	8007714 <_scanf_float+0x2fc>
 8007730:	46aa      	mov	sl, r5
 8007732:	9602      	str	r6, [sp, #8]
 8007734:	e7df      	b.n	80076f6 <_scanf_float+0x2de>
 8007736:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800773a:	6923      	ldr	r3, [r4, #16]
 800773c:	2965      	cmp	r1, #101	; 0x65
 800773e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007742:	f106 35ff 	add.w	r5, r6, #4294967295
 8007746:	6123      	str	r3, [r4, #16]
 8007748:	d00c      	beq.n	8007764 <_scanf_float+0x34c>
 800774a:	2945      	cmp	r1, #69	; 0x45
 800774c:	d00a      	beq.n	8007764 <_scanf_float+0x34c>
 800774e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007752:	463a      	mov	r2, r7
 8007754:	4640      	mov	r0, r8
 8007756:	4798      	blx	r3
 8007758:	6923      	ldr	r3, [r4, #16]
 800775a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800775e:	3b01      	subs	r3, #1
 8007760:	1eb5      	subs	r5, r6, #2
 8007762:	6123      	str	r3, [r4, #16]
 8007764:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007768:	463a      	mov	r2, r7
 800776a:	4640      	mov	r0, r8
 800776c:	4798      	blx	r3
 800776e:	462e      	mov	r6, r5
 8007770:	6825      	ldr	r5, [r4, #0]
 8007772:	f015 0510 	ands.w	r5, r5, #16
 8007776:	d158      	bne.n	800782a <_scanf_float+0x412>
 8007778:	7035      	strb	r5, [r6, #0]
 800777a:	6823      	ldr	r3, [r4, #0]
 800777c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007784:	d11c      	bne.n	80077c0 <_scanf_float+0x3a8>
 8007786:	9b01      	ldr	r3, [sp, #4]
 8007788:	454b      	cmp	r3, r9
 800778a:	eba3 0209 	sub.w	r2, r3, r9
 800778e:	d124      	bne.n	80077da <_scanf_float+0x3c2>
 8007790:	2200      	movs	r2, #0
 8007792:	4659      	mov	r1, fp
 8007794:	4640      	mov	r0, r8
 8007796:	f000 fe9d 	bl	80084d4 <_strtod_r>
 800779a:	9b03      	ldr	r3, [sp, #12]
 800779c:	6821      	ldr	r1, [r4, #0]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f011 0f02 	tst.w	r1, #2
 80077a4:	ec57 6b10 	vmov	r6, r7, d0
 80077a8:	f103 0204 	add.w	r2, r3, #4
 80077ac:	d020      	beq.n	80077f0 <_scanf_float+0x3d8>
 80077ae:	9903      	ldr	r1, [sp, #12]
 80077b0:	600a      	str	r2, [r1, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	e9c3 6700 	strd	r6, r7, [r3]
 80077b8:	68e3      	ldr	r3, [r4, #12]
 80077ba:	3301      	adds	r3, #1
 80077bc:	60e3      	str	r3, [r4, #12]
 80077be:	e66c      	b.n	800749a <_scanf_float+0x82>
 80077c0:	9b04      	ldr	r3, [sp, #16]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d0e4      	beq.n	8007790 <_scanf_float+0x378>
 80077c6:	9905      	ldr	r1, [sp, #20]
 80077c8:	230a      	movs	r3, #10
 80077ca:	462a      	mov	r2, r5
 80077cc:	3101      	adds	r1, #1
 80077ce:	4640      	mov	r0, r8
 80077d0:	f000 ff72 	bl	80086b8 <_strtol_r>
 80077d4:	9b04      	ldr	r3, [sp, #16]
 80077d6:	9e05      	ldr	r6, [sp, #20]
 80077d8:	1ac2      	subs	r2, r0, r3
 80077da:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80077de:	429e      	cmp	r6, r3
 80077e0:	bf28      	it	cs
 80077e2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80077e6:	4912      	ldr	r1, [pc, #72]	; (8007830 <_scanf_float+0x418>)
 80077e8:	4630      	mov	r0, r6
 80077ea:	f000 f82b 	bl	8007844 <siprintf>
 80077ee:	e7cf      	b.n	8007790 <_scanf_float+0x378>
 80077f0:	f011 0f04 	tst.w	r1, #4
 80077f4:	9903      	ldr	r1, [sp, #12]
 80077f6:	600a      	str	r2, [r1, #0]
 80077f8:	d1db      	bne.n	80077b2 <_scanf_float+0x39a>
 80077fa:	f8d3 8000 	ldr.w	r8, [r3]
 80077fe:	ee10 2a10 	vmov	r2, s0
 8007802:	ee10 0a10 	vmov	r0, s0
 8007806:	463b      	mov	r3, r7
 8007808:	4639      	mov	r1, r7
 800780a:	f7f9 f9a7 	bl	8000b5c <__aeabi_dcmpun>
 800780e:	b128      	cbz	r0, 800781c <_scanf_float+0x404>
 8007810:	4808      	ldr	r0, [pc, #32]	; (8007834 <_scanf_float+0x41c>)
 8007812:	f000 f811 	bl	8007838 <nanf>
 8007816:	ed88 0a00 	vstr	s0, [r8]
 800781a:	e7cd      	b.n	80077b8 <_scanf_float+0x3a0>
 800781c:	4630      	mov	r0, r6
 800781e:	4639      	mov	r1, r7
 8007820:	f7f9 f9fa 	bl	8000c18 <__aeabi_d2f>
 8007824:	f8c8 0000 	str.w	r0, [r8]
 8007828:	e7c6      	b.n	80077b8 <_scanf_float+0x3a0>
 800782a:	2500      	movs	r5, #0
 800782c:	e635      	b.n	800749a <_scanf_float+0x82>
 800782e:	bf00      	nop
 8007830:	0801dc58 	.word	0x0801dc58
 8007834:	0801dd63 	.word	0x0801dd63

08007838 <nanf>:
 8007838:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007840 <nanf+0x8>
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	7fc00000 	.word	0x7fc00000

08007844 <siprintf>:
 8007844:	b40e      	push	{r1, r2, r3}
 8007846:	b500      	push	{lr}
 8007848:	b09c      	sub	sp, #112	; 0x70
 800784a:	ab1d      	add	r3, sp, #116	; 0x74
 800784c:	9002      	str	r0, [sp, #8]
 800784e:	9006      	str	r0, [sp, #24]
 8007850:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007854:	4809      	ldr	r0, [pc, #36]	; (800787c <siprintf+0x38>)
 8007856:	9107      	str	r1, [sp, #28]
 8007858:	9104      	str	r1, [sp, #16]
 800785a:	4909      	ldr	r1, [pc, #36]	; (8007880 <siprintf+0x3c>)
 800785c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007860:	9105      	str	r1, [sp, #20]
 8007862:	6800      	ldr	r0, [r0, #0]
 8007864:	9301      	str	r3, [sp, #4]
 8007866:	a902      	add	r1, sp, #8
 8007868:	f002 ff48 	bl	800a6fc <_svfiprintf_r>
 800786c:	9b02      	ldr	r3, [sp, #8]
 800786e:	2200      	movs	r2, #0
 8007870:	701a      	strb	r2, [r3, #0]
 8007872:	b01c      	add	sp, #112	; 0x70
 8007874:	f85d eb04 	ldr.w	lr, [sp], #4
 8007878:	b003      	add	sp, #12
 800787a:	4770      	bx	lr
 800787c:	2000003c 	.word	0x2000003c
 8007880:	ffff0208 	.word	0xffff0208

08007884 <sulp>:
 8007884:	b570      	push	{r4, r5, r6, lr}
 8007886:	4604      	mov	r4, r0
 8007888:	460d      	mov	r5, r1
 800788a:	ec45 4b10 	vmov	d0, r4, r5
 800788e:	4616      	mov	r6, r2
 8007890:	f002 fcd0 	bl	800a234 <__ulp>
 8007894:	ec51 0b10 	vmov	r0, r1, d0
 8007898:	b17e      	cbz	r6, 80078ba <sulp+0x36>
 800789a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800789e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	dd09      	ble.n	80078ba <sulp+0x36>
 80078a6:	051b      	lsls	r3, r3, #20
 80078a8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80078ac:	2400      	movs	r4, #0
 80078ae:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80078b2:	4622      	mov	r2, r4
 80078b4:	462b      	mov	r3, r5
 80078b6:	f7f8 feb7 	bl	8000628 <__aeabi_dmul>
 80078ba:	bd70      	pop	{r4, r5, r6, pc}
 80078bc:	0000      	movs	r0, r0
	...

080078c0 <_strtod_l>:
 80078c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c4:	b0a3      	sub	sp, #140	; 0x8c
 80078c6:	461f      	mov	r7, r3
 80078c8:	2300      	movs	r3, #0
 80078ca:	931e      	str	r3, [sp, #120]	; 0x78
 80078cc:	4ba4      	ldr	r3, [pc, #656]	; (8007b60 <_strtod_l+0x2a0>)
 80078ce:	9219      	str	r2, [sp, #100]	; 0x64
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	9307      	str	r3, [sp, #28]
 80078d4:	4604      	mov	r4, r0
 80078d6:	4618      	mov	r0, r3
 80078d8:	4688      	mov	r8, r1
 80078da:	f7f8 fc8b 	bl	80001f4 <strlen>
 80078de:	f04f 0a00 	mov.w	sl, #0
 80078e2:	4605      	mov	r5, r0
 80078e4:	f04f 0b00 	mov.w	fp, #0
 80078e8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80078ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80078ee:	781a      	ldrb	r2, [r3, #0]
 80078f0:	2a2b      	cmp	r2, #43	; 0x2b
 80078f2:	d04c      	beq.n	800798e <_strtod_l+0xce>
 80078f4:	d839      	bhi.n	800796a <_strtod_l+0xaa>
 80078f6:	2a0d      	cmp	r2, #13
 80078f8:	d832      	bhi.n	8007960 <_strtod_l+0xa0>
 80078fa:	2a08      	cmp	r2, #8
 80078fc:	d832      	bhi.n	8007964 <_strtod_l+0xa4>
 80078fe:	2a00      	cmp	r2, #0
 8007900:	d03c      	beq.n	800797c <_strtod_l+0xbc>
 8007902:	2300      	movs	r3, #0
 8007904:	930e      	str	r3, [sp, #56]	; 0x38
 8007906:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007908:	7833      	ldrb	r3, [r6, #0]
 800790a:	2b30      	cmp	r3, #48	; 0x30
 800790c:	f040 80b4 	bne.w	8007a78 <_strtod_l+0x1b8>
 8007910:	7873      	ldrb	r3, [r6, #1]
 8007912:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007916:	2b58      	cmp	r3, #88	; 0x58
 8007918:	d16c      	bne.n	80079f4 <_strtod_l+0x134>
 800791a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800791c:	9301      	str	r3, [sp, #4]
 800791e:	ab1e      	add	r3, sp, #120	; 0x78
 8007920:	9702      	str	r7, [sp, #8]
 8007922:	9300      	str	r3, [sp, #0]
 8007924:	4a8f      	ldr	r2, [pc, #572]	; (8007b64 <_strtod_l+0x2a4>)
 8007926:	ab1f      	add	r3, sp, #124	; 0x7c
 8007928:	a91d      	add	r1, sp, #116	; 0x74
 800792a:	4620      	mov	r0, r4
 800792c:	f001 fde2 	bl	80094f4 <__gethex>
 8007930:	f010 0707 	ands.w	r7, r0, #7
 8007934:	4605      	mov	r5, r0
 8007936:	d005      	beq.n	8007944 <_strtod_l+0x84>
 8007938:	2f06      	cmp	r7, #6
 800793a:	d12a      	bne.n	8007992 <_strtod_l+0xd2>
 800793c:	3601      	adds	r6, #1
 800793e:	2300      	movs	r3, #0
 8007940:	961d      	str	r6, [sp, #116]	; 0x74
 8007942:	930e      	str	r3, [sp, #56]	; 0x38
 8007944:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007946:	2b00      	cmp	r3, #0
 8007948:	f040 8596 	bne.w	8008478 <_strtod_l+0xbb8>
 800794c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800794e:	b1db      	cbz	r3, 8007988 <_strtod_l+0xc8>
 8007950:	4652      	mov	r2, sl
 8007952:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007956:	ec43 2b10 	vmov	d0, r2, r3
 800795a:	b023      	add	sp, #140	; 0x8c
 800795c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007960:	2a20      	cmp	r2, #32
 8007962:	d1ce      	bne.n	8007902 <_strtod_l+0x42>
 8007964:	3301      	adds	r3, #1
 8007966:	931d      	str	r3, [sp, #116]	; 0x74
 8007968:	e7c0      	b.n	80078ec <_strtod_l+0x2c>
 800796a:	2a2d      	cmp	r2, #45	; 0x2d
 800796c:	d1c9      	bne.n	8007902 <_strtod_l+0x42>
 800796e:	2201      	movs	r2, #1
 8007970:	920e      	str	r2, [sp, #56]	; 0x38
 8007972:	1c5a      	adds	r2, r3, #1
 8007974:	921d      	str	r2, [sp, #116]	; 0x74
 8007976:	785b      	ldrb	r3, [r3, #1]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1c4      	bne.n	8007906 <_strtod_l+0x46>
 800797c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800797e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007982:	2b00      	cmp	r3, #0
 8007984:	f040 8576 	bne.w	8008474 <_strtod_l+0xbb4>
 8007988:	4652      	mov	r2, sl
 800798a:	465b      	mov	r3, fp
 800798c:	e7e3      	b.n	8007956 <_strtod_l+0x96>
 800798e:	2200      	movs	r2, #0
 8007990:	e7ee      	b.n	8007970 <_strtod_l+0xb0>
 8007992:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007994:	b13a      	cbz	r2, 80079a6 <_strtod_l+0xe6>
 8007996:	2135      	movs	r1, #53	; 0x35
 8007998:	a820      	add	r0, sp, #128	; 0x80
 800799a:	f002 fd56 	bl	800a44a <__copybits>
 800799e:	991e      	ldr	r1, [sp, #120]	; 0x78
 80079a0:	4620      	mov	r0, r4
 80079a2:	f002 f91b 	bl	8009bdc <_Bfree>
 80079a6:	3f01      	subs	r7, #1
 80079a8:	2f05      	cmp	r7, #5
 80079aa:	d807      	bhi.n	80079bc <_strtod_l+0xfc>
 80079ac:	e8df f007 	tbb	[pc, r7]
 80079b0:	1d180b0e 	.word	0x1d180b0e
 80079b4:	030e      	.short	0x030e
 80079b6:	f04f 0b00 	mov.w	fp, #0
 80079ba:	46da      	mov	sl, fp
 80079bc:	0728      	lsls	r0, r5, #28
 80079be:	d5c1      	bpl.n	8007944 <_strtod_l+0x84>
 80079c0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80079c4:	e7be      	b.n	8007944 <_strtod_l+0x84>
 80079c6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80079ca:	e7f7      	b.n	80079bc <_strtod_l+0xfc>
 80079cc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80079d0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80079d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80079d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80079da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80079de:	e7ed      	b.n	80079bc <_strtod_l+0xfc>
 80079e0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007b68 <_strtod_l+0x2a8>
 80079e4:	f04f 0a00 	mov.w	sl, #0
 80079e8:	e7e8      	b.n	80079bc <_strtod_l+0xfc>
 80079ea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80079ee:	f04f 3aff 	mov.w	sl, #4294967295
 80079f2:	e7e3      	b.n	80079bc <_strtod_l+0xfc>
 80079f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079f6:	1c5a      	adds	r2, r3, #1
 80079f8:	921d      	str	r2, [sp, #116]	; 0x74
 80079fa:	785b      	ldrb	r3, [r3, #1]
 80079fc:	2b30      	cmp	r3, #48	; 0x30
 80079fe:	d0f9      	beq.n	80079f4 <_strtod_l+0x134>
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d09f      	beq.n	8007944 <_strtod_l+0x84>
 8007a04:	2301      	movs	r3, #1
 8007a06:	f04f 0900 	mov.w	r9, #0
 8007a0a:	9304      	str	r3, [sp, #16]
 8007a0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a0e:	930a      	str	r3, [sp, #40]	; 0x28
 8007a10:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007a14:	464f      	mov	r7, r9
 8007a16:	220a      	movs	r2, #10
 8007a18:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007a1a:	7806      	ldrb	r6, [r0, #0]
 8007a1c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007a20:	b2d9      	uxtb	r1, r3
 8007a22:	2909      	cmp	r1, #9
 8007a24:	d92a      	bls.n	8007a7c <_strtod_l+0x1bc>
 8007a26:	9907      	ldr	r1, [sp, #28]
 8007a28:	462a      	mov	r2, r5
 8007a2a:	f003 f8d9 	bl	800abe0 <strncmp>
 8007a2e:	b398      	cbz	r0, 8007a98 <_strtod_l+0x1d8>
 8007a30:	2000      	movs	r0, #0
 8007a32:	4633      	mov	r3, r6
 8007a34:	463d      	mov	r5, r7
 8007a36:	9007      	str	r0, [sp, #28]
 8007a38:	4602      	mov	r2, r0
 8007a3a:	2b65      	cmp	r3, #101	; 0x65
 8007a3c:	d001      	beq.n	8007a42 <_strtod_l+0x182>
 8007a3e:	2b45      	cmp	r3, #69	; 0x45
 8007a40:	d118      	bne.n	8007a74 <_strtod_l+0x1b4>
 8007a42:	b91d      	cbnz	r5, 8007a4c <_strtod_l+0x18c>
 8007a44:	9b04      	ldr	r3, [sp, #16]
 8007a46:	4303      	orrs	r3, r0
 8007a48:	d098      	beq.n	800797c <_strtod_l+0xbc>
 8007a4a:	2500      	movs	r5, #0
 8007a4c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007a50:	f108 0301 	add.w	r3, r8, #1
 8007a54:	931d      	str	r3, [sp, #116]	; 0x74
 8007a56:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007a5a:	2b2b      	cmp	r3, #43	; 0x2b
 8007a5c:	d075      	beq.n	8007b4a <_strtod_l+0x28a>
 8007a5e:	2b2d      	cmp	r3, #45	; 0x2d
 8007a60:	d07b      	beq.n	8007b5a <_strtod_l+0x29a>
 8007a62:	f04f 0c00 	mov.w	ip, #0
 8007a66:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007a6a:	2909      	cmp	r1, #9
 8007a6c:	f240 8082 	bls.w	8007b74 <_strtod_l+0x2b4>
 8007a70:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007a74:	2600      	movs	r6, #0
 8007a76:	e09d      	b.n	8007bb4 <_strtod_l+0x2f4>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	e7c4      	b.n	8007a06 <_strtod_l+0x146>
 8007a7c:	2f08      	cmp	r7, #8
 8007a7e:	bfd8      	it	le
 8007a80:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007a82:	f100 0001 	add.w	r0, r0, #1
 8007a86:	bfda      	itte	le
 8007a88:	fb02 3301 	mlale	r3, r2, r1, r3
 8007a8c:	9309      	strle	r3, [sp, #36]	; 0x24
 8007a8e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007a92:	3701      	adds	r7, #1
 8007a94:	901d      	str	r0, [sp, #116]	; 0x74
 8007a96:	e7bf      	b.n	8007a18 <_strtod_l+0x158>
 8007a98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a9a:	195a      	adds	r2, r3, r5
 8007a9c:	921d      	str	r2, [sp, #116]	; 0x74
 8007a9e:	5d5b      	ldrb	r3, [r3, r5]
 8007aa0:	2f00      	cmp	r7, #0
 8007aa2:	d037      	beq.n	8007b14 <_strtod_l+0x254>
 8007aa4:	9007      	str	r0, [sp, #28]
 8007aa6:	463d      	mov	r5, r7
 8007aa8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007aac:	2a09      	cmp	r2, #9
 8007aae:	d912      	bls.n	8007ad6 <_strtod_l+0x216>
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	e7c2      	b.n	8007a3a <_strtod_l+0x17a>
 8007ab4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ab6:	1c5a      	adds	r2, r3, #1
 8007ab8:	921d      	str	r2, [sp, #116]	; 0x74
 8007aba:	785b      	ldrb	r3, [r3, #1]
 8007abc:	3001      	adds	r0, #1
 8007abe:	2b30      	cmp	r3, #48	; 0x30
 8007ac0:	d0f8      	beq.n	8007ab4 <_strtod_l+0x1f4>
 8007ac2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007ac6:	2a08      	cmp	r2, #8
 8007ac8:	f200 84db 	bhi.w	8008482 <_strtod_l+0xbc2>
 8007acc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007ace:	9007      	str	r0, [sp, #28]
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	920a      	str	r2, [sp, #40]	; 0x28
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	3b30      	subs	r3, #48	; 0x30
 8007ad8:	f100 0201 	add.w	r2, r0, #1
 8007adc:	d014      	beq.n	8007b08 <_strtod_l+0x248>
 8007ade:	9907      	ldr	r1, [sp, #28]
 8007ae0:	4411      	add	r1, r2
 8007ae2:	9107      	str	r1, [sp, #28]
 8007ae4:	462a      	mov	r2, r5
 8007ae6:	eb00 0e05 	add.w	lr, r0, r5
 8007aea:	210a      	movs	r1, #10
 8007aec:	4572      	cmp	r2, lr
 8007aee:	d113      	bne.n	8007b18 <_strtod_l+0x258>
 8007af0:	182a      	adds	r2, r5, r0
 8007af2:	2a08      	cmp	r2, #8
 8007af4:	f105 0501 	add.w	r5, r5, #1
 8007af8:	4405      	add	r5, r0
 8007afa:	dc1c      	bgt.n	8007b36 <_strtod_l+0x276>
 8007afc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007afe:	220a      	movs	r2, #10
 8007b00:	fb02 3301 	mla	r3, r2, r1, r3
 8007b04:	9309      	str	r3, [sp, #36]	; 0x24
 8007b06:	2200      	movs	r2, #0
 8007b08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b0a:	1c59      	adds	r1, r3, #1
 8007b0c:	911d      	str	r1, [sp, #116]	; 0x74
 8007b0e:	785b      	ldrb	r3, [r3, #1]
 8007b10:	4610      	mov	r0, r2
 8007b12:	e7c9      	b.n	8007aa8 <_strtod_l+0x1e8>
 8007b14:	4638      	mov	r0, r7
 8007b16:	e7d2      	b.n	8007abe <_strtod_l+0x1fe>
 8007b18:	2a08      	cmp	r2, #8
 8007b1a:	dc04      	bgt.n	8007b26 <_strtod_l+0x266>
 8007b1c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007b1e:	434e      	muls	r6, r1
 8007b20:	9609      	str	r6, [sp, #36]	; 0x24
 8007b22:	3201      	adds	r2, #1
 8007b24:	e7e2      	b.n	8007aec <_strtod_l+0x22c>
 8007b26:	f102 0c01 	add.w	ip, r2, #1
 8007b2a:	f1bc 0f10 	cmp.w	ip, #16
 8007b2e:	bfd8      	it	le
 8007b30:	fb01 f909 	mulle.w	r9, r1, r9
 8007b34:	e7f5      	b.n	8007b22 <_strtod_l+0x262>
 8007b36:	2d10      	cmp	r5, #16
 8007b38:	bfdc      	itt	le
 8007b3a:	220a      	movle	r2, #10
 8007b3c:	fb02 3909 	mlale	r9, r2, r9, r3
 8007b40:	e7e1      	b.n	8007b06 <_strtod_l+0x246>
 8007b42:	2300      	movs	r3, #0
 8007b44:	9307      	str	r3, [sp, #28]
 8007b46:	2201      	movs	r2, #1
 8007b48:	e77c      	b.n	8007a44 <_strtod_l+0x184>
 8007b4a:	f04f 0c00 	mov.w	ip, #0
 8007b4e:	f108 0302 	add.w	r3, r8, #2
 8007b52:	931d      	str	r3, [sp, #116]	; 0x74
 8007b54:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007b58:	e785      	b.n	8007a66 <_strtod_l+0x1a6>
 8007b5a:	f04f 0c01 	mov.w	ip, #1
 8007b5e:	e7f6      	b.n	8007b4e <_strtod_l+0x28e>
 8007b60:	0801df4c 	.word	0x0801df4c
 8007b64:	0801dc60 	.word	0x0801dc60
 8007b68:	7ff00000 	.word	0x7ff00000
 8007b6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b6e:	1c59      	adds	r1, r3, #1
 8007b70:	911d      	str	r1, [sp, #116]	; 0x74
 8007b72:	785b      	ldrb	r3, [r3, #1]
 8007b74:	2b30      	cmp	r3, #48	; 0x30
 8007b76:	d0f9      	beq.n	8007b6c <_strtod_l+0x2ac>
 8007b78:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007b7c:	2908      	cmp	r1, #8
 8007b7e:	f63f af79 	bhi.w	8007a74 <_strtod_l+0x1b4>
 8007b82:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007b86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b88:	9308      	str	r3, [sp, #32]
 8007b8a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b8c:	1c59      	adds	r1, r3, #1
 8007b8e:	911d      	str	r1, [sp, #116]	; 0x74
 8007b90:	785b      	ldrb	r3, [r3, #1]
 8007b92:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007b96:	2e09      	cmp	r6, #9
 8007b98:	d937      	bls.n	8007c0a <_strtod_l+0x34a>
 8007b9a:	9e08      	ldr	r6, [sp, #32]
 8007b9c:	1b89      	subs	r1, r1, r6
 8007b9e:	2908      	cmp	r1, #8
 8007ba0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007ba4:	dc02      	bgt.n	8007bac <_strtod_l+0x2ec>
 8007ba6:	4576      	cmp	r6, lr
 8007ba8:	bfa8      	it	ge
 8007baa:	4676      	movge	r6, lr
 8007bac:	f1bc 0f00 	cmp.w	ip, #0
 8007bb0:	d000      	beq.n	8007bb4 <_strtod_l+0x2f4>
 8007bb2:	4276      	negs	r6, r6
 8007bb4:	2d00      	cmp	r5, #0
 8007bb6:	d14f      	bne.n	8007c58 <_strtod_l+0x398>
 8007bb8:	9904      	ldr	r1, [sp, #16]
 8007bba:	4301      	orrs	r1, r0
 8007bbc:	f47f aec2 	bne.w	8007944 <_strtod_l+0x84>
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	f47f aedb 	bne.w	800797c <_strtod_l+0xbc>
 8007bc6:	2b69      	cmp	r3, #105	; 0x69
 8007bc8:	d027      	beq.n	8007c1a <_strtod_l+0x35a>
 8007bca:	dc24      	bgt.n	8007c16 <_strtod_l+0x356>
 8007bcc:	2b49      	cmp	r3, #73	; 0x49
 8007bce:	d024      	beq.n	8007c1a <_strtod_l+0x35a>
 8007bd0:	2b4e      	cmp	r3, #78	; 0x4e
 8007bd2:	f47f aed3 	bne.w	800797c <_strtod_l+0xbc>
 8007bd6:	499e      	ldr	r1, [pc, #632]	; (8007e50 <_strtod_l+0x590>)
 8007bd8:	a81d      	add	r0, sp, #116	; 0x74
 8007bda:	f001 fee3 	bl	80099a4 <__match>
 8007bde:	2800      	cmp	r0, #0
 8007be0:	f43f aecc 	beq.w	800797c <_strtod_l+0xbc>
 8007be4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	2b28      	cmp	r3, #40	; 0x28
 8007bea:	d12d      	bne.n	8007c48 <_strtod_l+0x388>
 8007bec:	4999      	ldr	r1, [pc, #612]	; (8007e54 <_strtod_l+0x594>)
 8007bee:	aa20      	add	r2, sp, #128	; 0x80
 8007bf0:	a81d      	add	r0, sp, #116	; 0x74
 8007bf2:	f001 feeb 	bl	80099cc <__hexnan>
 8007bf6:	2805      	cmp	r0, #5
 8007bf8:	d126      	bne.n	8007c48 <_strtod_l+0x388>
 8007bfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bfc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007c00:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007c04:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007c08:	e69c      	b.n	8007944 <_strtod_l+0x84>
 8007c0a:	210a      	movs	r1, #10
 8007c0c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007c10:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007c14:	e7b9      	b.n	8007b8a <_strtod_l+0x2ca>
 8007c16:	2b6e      	cmp	r3, #110	; 0x6e
 8007c18:	e7db      	b.n	8007bd2 <_strtod_l+0x312>
 8007c1a:	498f      	ldr	r1, [pc, #572]	; (8007e58 <_strtod_l+0x598>)
 8007c1c:	a81d      	add	r0, sp, #116	; 0x74
 8007c1e:	f001 fec1 	bl	80099a4 <__match>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	f43f aeaa 	beq.w	800797c <_strtod_l+0xbc>
 8007c28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c2a:	498c      	ldr	r1, [pc, #560]	; (8007e5c <_strtod_l+0x59c>)
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	a81d      	add	r0, sp, #116	; 0x74
 8007c30:	931d      	str	r3, [sp, #116]	; 0x74
 8007c32:	f001 feb7 	bl	80099a4 <__match>
 8007c36:	b910      	cbnz	r0, 8007c3e <_strtod_l+0x37e>
 8007c38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	931d      	str	r3, [sp, #116]	; 0x74
 8007c3e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8007e6c <_strtod_l+0x5ac>
 8007c42:	f04f 0a00 	mov.w	sl, #0
 8007c46:	e67d      	b.n	8007944 <_strtod_l+0x84>
 8007c48:	4885      	ldr	r0, [pc, #532]	; (8007e60 <_strtod_l+0x5a0>)
 8007c4a:	f002 ffb1 	bl	800abb0 <nan>
 8007c4e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007c52:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007c56:	e675      	b.n	8007944 <_strtod_l+0x84>
 8007c58:	9b07      	ldr	r3, [sp, #28]
 8007c5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c5c:	1af3      	subs	r3, r6, r3
 8007c5e:	2f00      	cmp	r7, #0
 8007c60:	bf08      	it	eq
 8007c62:	462f      	moveq	r7, r5
 8007c64:	2d10      	cmp	r5, #16
 8007c66:	9308      	str	r3, [sp, #32]
 8007c68:	46a8      	mov	r8, r5
 8007c6a:	bfa8      	it	ge
 8007c6c:	f04f 0810 	movge.w	r8, #16
 8007c70:	f7f8 fc60 	bl	8000534 <__aeabi_ui2d>
 8007c74:	2d09      	cmp	r5, #9
 8007c76:	4682      	mov	sl, r0
 8007c78:	468b      	mov	fp, r1
 8007c7a:	dd13      	ble.n	8007ca4 <_strtod_l+0x3e4>
 8007c7c:	4b79      	ldr	r3, [pc, #484]	; (8007e64 <_strtod_l+0x5a4>)
 8007c7e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007c82:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007c86:	f7f8 fccf 	bl	8000628 <__aeabi_dmul>
 8007c8a:	4682      	mov	sl, r0
 8007c8c:	4648      	mov	r0, r9
 8007c8e:	468b      	mov	fp, r1
 8007c90:	f7f8 fc50 	bl	8000534 <__aeabi_ui2d>
 8007c94:	4602      	mov	r2, r0
 8007c96:	460b      	mov	r3, r1
 8007c98:	4650      	mov	r0, sl
 8007c9a:	4659      	mov	r1, fp
 8007c9c:	f7f8 fb0e 	bl	80002bc <__adddf3>
 8007ca0:	4682      	mov	sl, r0
 8007ca2:	468b      	mov	fp, r1
 8007ca4:	2d0f      	cmp	r5, #15
 8007ca6:	dc38      	bgt.n	8007d1a <_strtod_l+0x45a>
 8007ca8:	9b08      	ldr	r3, [sp, #32]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f43f ae4a 	beq.w	8007944 <_strtod_l+0x84>
 8007cb0:	dd24      	ble.n	8007cfc <_strtod_l+0x43c>
 8007cb2:	2b16      	cmp	r3, #22
 8007cb4:	dc0b      	bgt.n	8007cce <_strtod_l+0x40e>
 8007cb6:	4d6b      	ldr	r5, [pc, #428]	; (8007e64 <_strtod_l+0x5a4>)
 8007cb8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007cbc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007cc0:	4652      	mov	r2, sl
 8007cc2:	465b      	mov	r3, fp
 8007cc4:	f7f8 fcb0 	bl	8000628 <__aeabi_dmul>
 8007cc8:	4682      	mov	sl, r0
 8007cca:	468b      	mov	fp, r1
 8007ccc:	e63a      	b.n	8007944 <_strtod_l+0x84>
 8007cce:	9a08      	ldr	r2, [sp, #32]
 8007cd0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	db20      	blt.n	8007d1a <_strtod_l+0x45a>
 8007cd8:	4c62      	ldr	r4, [pc, #392]	; (8007e64 <_strtod_l+0x5a4>)
 8007cda:	f1c5 050f 	rsb	r5, r5, #15
 8007cde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007ce2:	4652      	mov	r2, sl
 8007ce4:	465b      	mov	r3, fp
 8007ce6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cea:	f7f8 fc9d 	bl	8000628 <__aeabi_dmul>
 8007cee:	9b08      	ldr	r3, [sp, #32]
 8007cf0:	1b5d      	subs	r5, r3, r5
 8007cf2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007cf6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007cfa:	e7e3      	b.n	8007cc4 <_strtod_l+0x404>
 8007cfc:	9b08      	ldr	r3, [sp, #32]
 8007cfe:	3316      	adds	r3, #22
 8007d00:	db0b      	blt.n	8007d1a <_strtod_l+0x45a>
 8007d02:	9b07      	ldr	r3, [sp, #28]
 8007d04:	4a57      	ldr	r2, [pc, #348]	; (8007e64 <_strtod_l+0x5a4>)
 8007d06:	1b9e      	subs	r6, r3, r6
 8007d08:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007d0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d10:	4650      	mov	r0, sl
 8007d12:	4659      	mov	r1, fp
 8007d14:	f7f8 fdb2 	bl	800087c <__aeabi_ddiv>
 8007d18:	e7d6      	b.n	8007cc8 <_strtod_l+0x408>
 8007d1a:	9b08      	ldr	r3, [sp, #32]
 8007d1c:	eba5 0808 	sub.w	r8, r5, r8
 8007d20:	4498      	add	r8, r3
 8007d22:	f1b8 0f00 	cmp.w	r8, #0
 8007d26:	dd71      	ble.n	8007e0c <_strtod_l+0x54c>
 8007d28:	f018 030f 	ands.w	r3, r8, #15
 8007d2c:	d00a      	beq.n	8007d44 <_strtod_l+0x484>
 8007d2e:	494d      	ldr	r1, [pc, #308]	; (8007e64 <_strtod_l+0x5a4>)
 8007d30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007d34:	4652      	mov	r2, sl
 8007d36:	465b      	mov	r3, fp
 8007d38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d3c:	f7f8 fc74 	bl	8000628 <__aeabi_dmul>
 8007d40:	4682      	mov	sl, r0
 8007d42:	468b      	mov	fp, r1
 8007d44:	f038 080f 	bics.w	r8, r8, #15
 8007d48:	d04d      	beq.n	8007de6 <_strtod_l+0x526>
 8007d4a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007d4e:	dd22      	ble.n	8007d96 <_strtod_l+0x4d6>
 8007d50:	2500      	movs	r5, #0
 8007d52:	462e      	mov	r6, r5
 8007d54:	9509      	str	r5, [sp, #36]	; 0x24
 8007d56:	9507      	str	r5, [sp, #28]
 8007d58:	2322      	movs	r3, #34	; 0x22
 8007d5a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007e6c <_strtod_l+0x5ac>
 8007d5e:	6023      	str	r3, [r4, #0]
 8007d60:	f04f 0a00 	mov.w	sl, #0
 8007d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f43f adec 	beq.w	8007944 <_strtod_l+0x84>
 8007d6c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007d6e:	4620      	mov	r0, r4
 8007d70:	f001 ff34 	bl	8009bdc <_Bfree>
 8007d74:	9907      	ldr	r1, [sp, #28]
 8007d76:	4620      	mov	r0, r4
 8007d78:	f001 ff30 	bl	8009bdc <_Bfree>
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	4620      	mov	r0, r4
 8007d80:	f001 ff2c 	bl	8009bdc <_Bfree>
 8007d84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d86:	4620      	mov	r0, r4
 8007d88:	f001 ff28 	bl	8009bdc <_Bfree>
 8007d8c:	4629      	mov	r1, r5
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f001 ff24 	bl	8009bdc <_Bfree>
 8007d94:	e5d6      	b.n	8007944 <_strtod_l+0x84>
 8007d96:	2300      	movs	r3, #0
 8007d98:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007d9c:	4650      	mov	r0, sl
 8007d9e:	4659      	mov	r1, fp
 8007da0:	4699      	mov	r9, r3
 8007da2:	f1b8 0f01 	cmp.w	r8, #1
 8007da6:	dc21      	bgt.n	8007dec <_strtod_l+0x52c>
 8007da8:	b10b      	cbz	r3, 8007dae <_strtod_l+0x4ee>
 8007daa:	4682      	mov	sl, r0
 8007dac:	468b      	mov	fp, r1
 8007dae:	4b2e      	ldr	r3, [pc, #184]	; (8007e68 <_strtod_l+0x5a8>)
 8007db0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007db4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007db8:	4652      	mov	r2, sl
 8007dba:	465b      	mov	r3, fp
 8007dbc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007dc0:	f7f8 fc32 	bl	8000628 <__aeabi_dmul>
 8007dc4:	4b29      	ldr	r3, [pc, #164]	; (8007e6c <_strtod_l+0x5ac>)
 8007dc6:	460a      	mov	r2, r1
 8007dc8:	400b      	ands	r3, r1
 8007dca:	4929      	ldr	r1, [pc, #164]	; (8007e70 <_strtod_l+0x5b0>)
 8007dcc:	428b      	cmp	r3, r1
 8007dce:	4682      	mov	sl, r0
 8007dd0:	d8be      	bhi.n	8007d50 <_strtod_l+0x490>
 8007dd2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007dd6:	428b      	cmp	r3, r1
 8007dd8:	bf86      	itte	hi
 8007dda:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007e74 <_strtod_l+0x5b4>
 8007dde:	f04f 3aff 	movhi.w	sl, #4294967295
 8007de2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007de6:	2300      	movs	r3, #0
 8007de8:	9304      	str	r3, [sp, #16]
 8007dea:	e081      	b.n	8007ef0 <_strtod_l+0x630>
 8007dec:	f018 0f01 	tst.w	r8, #1
 8007df0:	d007      	beq.n	8007e02 <_strtod_l+0x542>
 8007df2:	4b1d      	ldr	r3, [pc, #116]	; (8007e68 <_strtod_l+0x5a8>)
 8007df4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfc:	f7f8 fc14 	bl	8000628 <__aeabi_dmul>
 8007e00:	2301      	movs	r3, #1
 8007e02:	f109 0901 	add.w	r9, r9, #1
 8007e06:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007e0a:	e7ca      	b.n	8007da2 <_strtod_l+0x4e2>
 8007e0c:	d0eb      	beq.n	8007de6 <_strtod_l+0x526>
 8007e0e:	f1c8 0800 	rsb	r8, r8, #0
 8007e12:	f018 020f 	ands.w	r2, r8, #15
 8007e16:	d00a      	beq.n	8007e2e <_strtod_l+0x56e>
 8007e18:	4b12      	ldr	r3, [pc, #72]	; (8007e64 <_strtod_l+0x5a4>)
 8007e1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e1e:	4650      	mov	r0, sl
 8007e20:	4659      	mov	r1, fp
 8007e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e26:	f7f8 fd29 	bl	800087c <__aeabi_ddiv>
 8007e2a:	4682      	mov	sl, r0
 8007e2c:	468b      	mov	fp, r1
 8007e2e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007e32:	d0d8      	beq.n	8007de6 <_strtod_l+0x526>
 8007e34:	f1b8 0f1f 	cmp.w	r8, #31
 8007e38:	dd1e      	ble.n	8007e78 <_strtod_l+0x5b8>
 8007e3a:	2500      	movs	r5, #0
 8007e3c:	462e      	mov	r6, r5
 8007e3e:	9509      	str	r5, [sp, #36]	; 0x24
 8007e40:	9507      	str	r5, [sp, #28]
 8007e42:	2322      	movs	r3, #34	; 0x22
 8007e44:	f04f 0a00 	mov.w	sl, #0
 8007e48:	f04f 0b00 	mov.w	fp, #0
 8007e4c:	6023      	str	r3, [r4, #0]
 8007e4e:	e789      	b.n	8007d64 <_strtod_l+0x4a4>
 8007e50:	0801dc31 	.word	0x0801dc31
 8007e54:	0801dc74 	.word	0x0801dc74
 8007e58:	0801dc29 	.word	0x0801dc29
 8007e5c:	0801de68 	.word	0x0801de68
 8007e60:	0801dd63 	.word	0x0801dd63
 8007e64:	0801dfe8 	.word	0x0801dfe8
 8007e68:	0801dfc0 	.word	0x0801dfc0
 8007e6c:	7ff00000 	.word	0x7ff00000
 8007e70:	7ca00000 	.word	0x7ca00000
 8007e74:	7fefffff 	.word	0x7fefffff
 8007e78:	f018 0310 	ands.w	r3, r8, #16
 8007e7c:	bf18      	it	ne
 8007e7e:	236a      	movne	r3, #106	; 0x6a
 8007e80:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8008238 <_strtod_l+0x978>
 8007e84:	9304      	str	r3, [sp, #16]
 8007e86:	4650      	mov	r0, sl
 8007e88:	4659      	mov	r1, fp
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	f018 0f01 	tst.w	r8, #1
 8007e90:	d004      	beq.n	8007e9c <_strtod_l+0x5dc>
 8007e92:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007e96:	f7f8 fbc7 	bl	8000628 <__aeabi_dmul>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007ea0:	f109 0908 	add.w	r9, r9, #8
 8007ea4:	d1f2      	bne.n	8007e8c <_strtod_l+0x5cc>
 8007ea6:	b10b      	cbz	r3, 8007eac <_strtod_l+0x5ec>
 8007ea8:	4682      	mov	sl, r0
 8007eaa:	468b      	mov	fp, r1
 8007eac:	9b04      	ldr	r3, [sp, #16]
 8007eae:	b1bb      	cbz	r3, 8007ee0 <_strtod_l+0x620>
 8007eb0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007eb4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	4659      	mov	r1, fp
 8007ebc:	dd10      	ble.n	8007ee0 <_strtod_l+0x620>
 8007ebe:	2b1f      	cmp	r3, #31
 8007ec0:	f340 8128 	ble.w	8008114 <_strtod_l+0x854>
 8007ec4:	2b34      	cmp	r3, #52	; 0x34
 8007ec6:	bfde      	ittt	le
 8007ec8:	3b20      	suble	r3, #32
 8007eca:	f04f 32ff 	movle.w	r2, #4294967295
 8007ece:	fa02 f303 	lslle.w	r3, r2, r3
 8007ed2:	f04f 0a00 	mov.w	sl, #0
 8007ed6:	bfcc      	ite	gt
 8007ed8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007edc:	ea03 0b01 	andle.w	fp, r3, r1
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	4650      	mov	r0, sl
 8007ee6:	4659      	mov	r1, fp
 8007ee8:	f7f8 fe06 	bl	8000af8 <__aeabi_dcmpeq>
 8007eec:	2800      	cmp	r0, #0
 8007eee:	d1a4      	bne.n	8007e3a <_strtod_l+0x57a>
 8007ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ef2:	9300      	str	r3, [sp, #0]
 8007ef4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007ef6:	462b      	mov	r3, r5
 8007ef8:	463a      	mov	r2, r7
 8007efa:	4620      	mov	r0, r4
 8007efc:	f001 feda 	bl	8009cb4 <__s2b>
 8007f00:	9009      	str	r0, [sp, #36]	; 0x24
 8007f02:	2800      	cmp	r0, #0
 8007f04:	f43f af24 	beq.w	8007d50 <_strtod_l+0x490>
 8007f08:	9b07      	ldr	r3, [sp, #28]
 8007f0a:	1b9e      	subs	r6, r3, r6
 8007f0c:	9b08      	ldr	r3, [sp, #32]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	bfb4      	ite	lt
 8007f12:	4633      	movlt	r3, r6
 8007f14:	2300      	movge	r3, #0
 8007f16:	9310      	str	r3, [sp, #64]	; 0x40
 8007f18:	9b08      	ldr	r3, [sp, #32]
 8007f1a:	2500      	movs	r5, #0
 8007f1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007f20:	9318      	str	r3, [sp, #96]	; 0x60
 8007f22:	462e      	mov	r6, r5
 8007f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f26:	4620      	mov	r0, r4
 8007f28:	6859      	ldr	r1, [r3, #4]
 8007f2a:	f001 fe17 	bl	8009b5c <_Balloc>
 8007f2e:	9007      	str	r0, [sp, #28]
 8007f30:	2800      	cmp	r0, #0
 8007f32:	f43f af11 	beq.w	8007d58 <_strtod_l+0x498>
 8007f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f38:	691a      	ldr	r2, [r3, #16]
 8007f3a:	3202      	adds	r2, #2
 8007f3c:	f103 010c 	add.w	r1, r3, #12
 8007f40:	0092      	lsls	r2, r2, #2
 8007f42:	300c      	adds	r0, #12
 8007f44:	f001 fdfc 	bl	8009b40 <memcpy>
 8007f48:	ec4b ab10 	vmov	d0, sl, fp
 8007f4c:	aa20      	add	r2, sp, #128	; 0x80
 8007f4e:	a91f      	add	r1, sp, #124	; 0x7c
 8007f50:	4620      	mov	r0, r4
 8007f52:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007f56:	f002 f9e9 	bl	800a32c <__d2b>
 8007f5a:	901e      	str	r0, [sp, #120]	; 0x78
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	f43f aefb 	beq.w	8007d58 <_strtod_l+0x498>
 8007f62:	2101      	movs	r1, #1
 8007f64:	4620      	mov	r0, r4
 8007f66:	f001 ff3f 	bl	8009de8 <__i2b>
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	f43f aef3 	beq.w	8007d58 <_strtod_l+0x498>
 8007f72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007f74:	9904      	ldr	r1, [sp, #16]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	bfab      	itete	ge
 8007f7a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007f7c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007f7e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007f80:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007f84:	bfac      	ite	ge
 8007f86:	eb03 0902 	addge.w	r9, r3, r2
 8007f8a:	1ad7      	sublt	r7, r2, r3
 8007f8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007f8e:	eba3 0801 	sub.w	r8, r3, r1
 8007f92:	4490      	add	r8, r2
 8007f94:	4ba3      	ldr	r3, [pc, #652]	; (8008224 <_strtod_l+0x964>)
 8007f96:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f9a:	4598      	cmp	r8, r3
 8007f9c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007fa0:	f280 80cc 	bge.w	800813c <_strtod_l+0x87c>
 8007fa4:	eba3 0308 	sub.w	r3, r3, r8
 8007fa8:	2b1f      	cmp	r3, #31
 8007faa:	eba2 0203 	sub.w	r2, r2, r3
 8007fae:	f04f 0101 	mov.w	r1, #1
 8007fb2:	f300 80b6 	bgt.w	8008122 <_strtod_l+0x862>
 8007fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8007fba:	9311      	str	r3, [sp, #68]	; 0x44
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	930c      	str	r3, [sp, #48]	; 0x30
 8007fc0:	eb09 0802 	add.w	r8, r9, r2
 8007fc4:	9b04      	ldr	r3, [sp, #16]
 8007fc6:	45c1      	cmp	r9, r8
 8007fc8:	4417      	add	r7, r2
 8007fca:	441f      	add	r7, r3
 8007fcc:	464b      	mov	r3, r9
 8007fce:	bfa8      	it	ge
 8007fd0:	4643      	movge	r3, r8
 8007fd2:	42bb      	cmp	r3, r7
 8007fd4:	bfa8      	it	ge
 8007fd6:	463b      	movge	r3, r7
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	bfc2      	ittt	gt
 8007fdc:	eba8 0803 	subgt.w	r8, r8, r3
 8007fe0:	1aff      	subgt	r7, r7, r3
 8007fe2:	eba9 0903 	subgt.w	r9, r9, r3
 8007fe6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	dd17      	ble.n	800801c <_strtod_l+0x75c>
 8007fec:	4631      	mov	r1, r6
 8007fee:	461a      	mov	r2, r3
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f001 ffb5 	bl	8009f60 <__pow5mult>
 8007ff6:	4606      	mov	r6, r0
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	f43f aead 	beq.w	8007d58 <_strtod_l+0x498>
 8007ffe:	4601      	mov	r1, r0
 8008000:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008002:	4620      	mov	r0, r4
 8008004:	f001 ff06 	bl	8009e14 <__multiply>
 8008008:	900f      	str	r0, [sp, #60]	; 0x3c
 800800a:	2800      	cmp	r0, #0
 800800c:	f43f aea4 	beq.w	8007d58 <_strtod_l+0x498>
 8008010:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008012:	4620      	mov	r0, r4
 8008014:	f001 fde2 	bl	8009bdc <_Bfree>
 8008018:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800801a:	931e      	str	r3, [sp, #120]	; 0x78
 800801c:	f1b8 0f00 	cmp.w	r8, #0
 8008020:	f300 8091 	bgt.w	8008146 <_strtod_l+0x886>
 8008024:	9b08      	ldr	r3, [sp, #32]
 8008026:	2b00      	cmp	r3, #0
 8008028:	dd08      	ble.n	800803c <_strtod_l+0x77c>
 800802a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800802c:	9907      	ldr	r1, [sp, #28]
 800802e:	4620      	mov	r0, r4
 8008030:	f001 ff96 	bl	8009f60 <__pow5mult>
 8008034:	9007      	str	r0, [sp, #28]
 8008036:	2800      	cmp	r0, #0
 8008038:	f43f ae8e 	beq.w	8007d58 <_strtod_l+0x498>
 800803c:	2f00      	cmp	r7, #0
 800803e:	dd08      	ble.n	8008052 <_strtod_l+0x792>
 8008040:	9907      	ldr	r1, [sp, #28]
 8008042:	463a      	mov	r2, r7
 8008044:	4620      	mov	r0, r4
 8008046:	f001 ffe5 	bl	800a014 <__lshift>
 800804a:	9007      	str	r0, [sp, #28]
 800804c:	2800      	cmp	r0, #0
 800804e:	f43f ae83 	beq.w	8007d58 <_strtod_l+0x498>
 8008052:	f1b9 0f00 	cmp.w	r9, #0
 8008056:	dd08      	ble.n	800806a <_strtod_l+0x7aa>
 8008058:	4631      	mov	r1, r6
 800805a:	464a      	mov	r2, r9
 800805c:	4620      	mov	r0, r4
 800805e:	f001 ffd9 	bl	800a014 <__lshift>
 8008062:	4606      	mov	r6, r0
 8008064:	2800      	cmp	r0, #0
 8008066:	f43f ae77 	beq.w	8007d58 <_strtod_l+0x498>
 800806a:	9a07      	ldr	r2, [sp, #28]
 800806c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800806e:	4620      	mov	r0, r4
 8008070:	f002 f858 	bl	800a124 <__mdiff>
 8008074:	4605      	mov	r5, r0
 8008076:	2800      	cmp	r0, #0
 8008078:	f43f ae6e 	beq.w	8007d58 <_strtod_l+0x498>
 800807c:	68c3      	ldr	r3, [r0, #12]
 800807e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008080:	2300      	movs	r3, #0
 8008082:	60c3      	str	r3, [r0, #12]
 8008084:	4631      	mov	r1, r6
 8008086:	f002 f831 	bl	800a0ec <__mcmp>
 800808a:	2800      	cmp	r0, #0
 800808c:	da65      	bge.n	800815a <_strtod_l+0x89a>
 800808e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008090:	ea53 030a 	orrs.w	r3, r3, sl
 8008094:	f040 8087 	bne.w	80081a6 <_strtod_l+0x8e6>
 8008098:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800809c:	2b00      	cmp	r3, #0
 800809e:	f040 8082 	bne.w	80081a6 <_strtod_l+0x8e6>
 80080a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80080a6:	0d1b      	lsrs	r3, r3, #20
 80080a8:	051b      	lsls	r3, r3, #20
 80080aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80080ae:	d97a      	bls.n	80081a6 <_strtod_l+0x8e6>
 80080b0:	696b      	ldr	r3, [r5, #20]
 80080b2:	b913      	cbnz	r3, 80080ba <_strtod_l+0x7fa>
 80080b4:	692b      	ldr	r3, [r5, #16]
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	dd75      	ble.n	80081a6 <_strtod_l+0x8e6>
 80080ba:	4629      	mov	r1, r5
 80080bc:	2201      	movs	r2, #1
 80080be:	4620      	mov	r0, r4
 80080c0:	f001 ffa8 	bl	800a014 <__lshift>
 80080c4:	4631      	mov	r1, r6
 80080c6:	4605      	mov	r5, r0
 80080c8:	f002 f810 	bl	800a0ec <__mcmp>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	dd6a      	ble.n	80081a6 <_strtod_l+0x8e6>
 80080d0:	9904      	ldr	r1, [sp, #16]
 80080d2:	4a55      	ldr	r2, [pc, #340]	; (8008228 <_strtod_l+0x968>)
 80080d4:	465b      	mov	r3, fp
 80080d6:	2900      	cmp	r1, #0
 80080d8:	f000 8085 	beq.w	80081e6 <_strtod_l+0x926>
 80080dc:	ea02 010b 	and.w	r1, r2, fp
 80080e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80080e4:	dc7f      	bgt.n	80081e6 <_strtod_l+0x926>
 80080e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80080ea:	f77f aeaa 	ble.w	8007e42 <_strtod_l+0x582>
 80080ee:	4a4f      	ldr	r2, [pc, #316]	; (800822c <_strtod_l+0x96c>)
 80080f0:	2300      	movs	r3, #0
 80080f2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80080f6:	4650      	mov	r0, sl
 80080f8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80080fc:	4659      	mov	r1, fp
 80080fe:	f7f8 fa93 	bl	8000628 <__aeabi_dmul>
 8008102:	460b      	mov	r3, r1
 8008104:	4303      	orrs	r3, r0
 8008106:	bf08      	it	eq
 8008108:	2322      	moveq	r3, #34	; 0x22
 800810a:	4682      	mov	sl, r0
 800810c:	468b      	mov	fp, r1
 800810e:	bf08      	it	eq
 8008110:	6023      	streq	r3, [r4, #0]
 8008112:	e62b      	b.n	8007d6c <_strtod_l+0x4ac>
 8008114:	f04f 32ff 	mov.w	r2, #4294967295
 8008118:	fa02 f303 	lsl.w	r3, r2, r3
 800811c:	ea03 0a0a 	and.w	sl, r3, sl
 8008120:	e6de      	b.n	8007ee0 <_strtod_l+0x620>
 8008122:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008126:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800812a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800812e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008132:	fa01 f308 	lsl.w	r3, r1, r8
 8008136:	930c      	str	r3, [sp, #48]	; 0x30
 8008138:	9111      	str	r1, [sp, #68]	; 0x44
 800813a:	e741      	b.n	8007fc0 <_strtod_l+0x700>
 800813c:	2300      	movs	r3, #0
 800813e:	930c      	str	r3, [sp, #48]	; 0x30
 8008140:	2301      	movs	r3, #1
 8008142:	9311      	str	r3, [sp, #68]	; 0x44
 8008144:	e73c      	b.n	8007fc0 <_strtod_l+0x700>
 8008146:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008148:	4642      	mov	r2, r8
 800814a:	4620      	mov	r0, r4
 800814c:	f001 ff62 	bl	800a014 <__lshift>
 8008150:	901e      	str	r0, [sp, #120]	; 0x78
 8008152:	2800      	cmp	r0, #0
 8008154:	f47f af66 	bne.w	8008024 <_strtod_l+0x764>
 8008158:	e5fe      	b.n	8007d58 <_strtod_l+0x498>
 800815a:	465f      	mov	r7, fp
 800815c:	d16e      	bne.n	800823c <_strtod_l+0x97c>
 800815e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008160:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008164:	b342      	cbz	r2, 80081b8 <_strtod_l+0x8f8>
 8008166:	4a32      	ldr	r2, [pc, #200]	; (8008230 <_strtod_l+0x970>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d128      	bne.n	80081be <_strtod_l+0x8fe>
 800816c:	9b04      	ldr	r3, [sp, #16]
 800816e:	4650      	mov	r0, sl
 8008170:	b1eb      	cbz	r3, 80081ae <_strtod_l+0x8ee>
 8008172:	4a2d      	ldr	r2, [pc, #180]	; (8008228 <_strtod_l+0x968>)
 8008174:	403a      	ands	r2, r7
 8008176:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800817a:	f04f 31ff 	mov.w	r1, #4294967295
 800817e:	d819      	bhi.n	80081b4 <_strtod_l+0x8f4>
 8008180:	0d12      	lsrs	r2, r2, #20
 8008182:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008186:	fa01 f303 	lsl.w	r3, r1, r3
 800818a:	4298      	cmp	r0, r3
 800818c:	d117      	bne.n	80081be <_strtod_l+0x8fe>
 800818e:	4b29      	ldr	r3, [pc, #164]	; (8008234 <_strtod_l+0x974>)
 8008190:	429f      	cmp	r7, r3
 8008192:	d102      	bne.n	800819a <_strtod_l+0x8da>
 8008194:	3001      	adds	r0, #1
 8008196:	f43f addf 	beq.w	8007d58 <_strtod_l+0x498>
 800819a:	4b23      	ldr	r3, [pc, #140]	; (8008228 <_strtod_l+0x968>)
 800819c:	403b      	ands	r3, r7
 800819e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80081a2:	f04f 0a00 	mov.w	sl, #0
 80081a6:	9b04      	ldr	r3, [sp, #16]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1a0      	bne.n	80080ee <_strtod_l+0x82e>
 80081ac:	e5de      	b.n	8007d6c <_strtod_l+0x4ac>
 80081ae:	f04f 33ff 	mov.w	r3, #4294967295
 80081b2:	e7ea      	b.n	800818a <_strtod_l+0x8ca>
 80081b4:	460b      	mov	r3, r1
 80081b6:	e7e8      	b.n	800818a <_strtod_l+0x8ca>
 80081b8:	ea53 030a 	orrs.w	r3, r3, sl
 80081bc:	d088      	beq.n	80080d0 <_strtod_l+0x810>
 80081be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081c0:	b1db      	cbz	r3, 80081fa <_strtod_l+0x93a>
 80081c2:	423b      	tst	r3, r7
 80081c4:	d0ef      	beq.n	80081a6 <_strtod_l+0x8e6>
 80081c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081c8:	9a04      	ldr	r2, [sp, #16]
 80081ca:	4650      	mov	r0, sl
 80081cc:	4659      	mov	r1, fp
 80081ce:	b1c3      	cbz	r3, 8008202 <_strtod_l+0x942>
 80081d0:	f7ff fb58 	bl	8007884 <sulp>
 80081d4:	4602      	mov	r2, r0
 80081d6:	460b      	mov	r3, r1
 80081d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80081dc:	f7f8 f86e 	bl	80002bc <__adddf3>
 80081e0:	4682      	mov	sl, r0
 80081e2:	468b      	mov	fp, r1
 80081e4:	e7df      	b.n	80081a6 <_strtod_l+0x8e6>
 80081e6:	4013      	ands	r3, r2
 80081e8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80081ec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80081f0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80081f4:	f04f 3aff 	mov.w	sl, #4294967295
 80081f8:	e7d5      	b.n	80081a6 <_strtod_l+0x8e6>
 80081fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081fc:	ea13 0f0a 	tst.w	r3, sl
 8008200:	e7e0      	b.n	80081c4 <_strtod_l+0x904>
 8008202:	f7ff fb3f 	bl	8007884 <sulp>
 8008206:	4602      	mov	r2, r0
 8008208:	460b      	mov	r3, r1
 800820a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800820e:	f7f8 f853 	bl	80002b8 <__aeabi_dsub>
 8008212:	2200      	movs	r2, #0
 8008214:	2300      	movs	r3, #0
 8008216:	4682      	mov	sl, r0
 8008218:	468b      	mov	fp, r1
 800821a:	f7f8 fc6d 	bl	8000af8 <__aeabi_dcmpeq>
 800821e:	2800      	cmp	r0, #0
 8008220:	d0c1      	beq.n	80081a6 <_strtod_l+0x8e6>
 8008222:	e60e      	b.n	8007e42 <_strtod_l+0x582>
 8008224:	fffffc02 	.word	0xfffffc02
 8008228:	7ff00000 	.word	0x7ff00000
 800822c:	39500000 	.word	0x39500000
 8008230:	000fffff 	.word	0x000fffff
 8008234:	7fefffff 	.word	0x7fefffff
 8008238:	0801dc88 	.word	0x0801dc88
 800823c:	4631      	mov	r1, r6
 800823e:	4628      	mov	r0, r5
 8008240:	f002 f8d0 	bl	800a3e4 <__ratio>
 8008244:	ec59 8b10 	vmov	r8, r9, d0
 8008248:	ee10 0a10 	vmov	r0, s0
 800824c:	2200      	movs	r2, #0
 800824e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008252:	4649      	mov	r1, r9
 8008254:	f7f8 fc64 	bl	8000b20 <__aeabi_dcmple>
 8008258:	2800      	cmp	r0, #0
 800825a:	d07c      	beq.n	8008356 <_strtod_l+0xa96>
 800825c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800825e:	2b00      	cmp	r3, #0
 8008260:	d04c      	beq.n	80082fc <_strtod_l+0xa3c>
 8008262:	4b95      	ldr	r3, [pc, #596]	; (80084b8 <_strtod_l+0xbf8>)
 8008264:	2200      	movs	r2, #0
 8008266:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800826a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80084b8 <_strtod_l+0xbf8>
 800826e:	f04f 0800 	mov.w	r8, #0
 8008272:	4b92      	ldr	r3, [pc, #584]	; (80084bc <_strtod_l+0xbfc>)
 8008274:	403b      	ands	r3, r7
 8008276:	9311      	str	r3, [sp, #68]	; 0x44
 8008278:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800827a:	4b91      	ldr	r3, [pc, #580]	; (80084c0 <_strtod_l+0xc00>)
 800827c:	429a      	cmp	r2, r3
 800827e:	f040 80b2 	bne.w	80083e6 <_strtod_l+0xb26>
 8008282:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008286:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800828a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800828e:	ec4b ab10 	vmov	d0, sl, fp
 8008292:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8008296:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800829a:	f001 ffcb 	bl	800a234 <__ulp>
 800829e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80082a2:	ec53 2b10 	vmov	r2, r3, d0
 80082a6:	f7f8 f9bf 	bl	8000628 <__aeabi_dmul>
 80082aa:	4652      	mov	r2, sl
 80082ac:	465b      	mov	r3, fp
 80082ae:	f7f8 f805 	bl	80002bc <__adddf3>
 80082b2:	460b      	mov	r3, r1
 80082b4:	4981      	ldr	r1, [pc, #516]	; (80084bc <_strtod_l+0xbfc>)
 80082b6:	4a83      	ldr	r2, [pc, #524]	; (80084c4 <_strtod_l+0xc04>)
 80082b8:	4019      	ands	r1, r3
 80082ba:	4291      	cmp	r1, r2
 80082bc:	4682      	mov	sl, r0
 80082be:	d95e      	bls.n	800837e <_strtod_l+0xabe>
 80082c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082c2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d103      	bne.n	80082d2 <_strtod_l+0xa12>
 80082ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082cc:	3301      	adds	r3, #1
 80082ce:	f43f ad43 	beq.w	8007d58 <_strtod_l+0x498>
 80082d2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80084d0 <_strtod_l+0xc10>
 80082d6:	f04f 3aff 	mov.w	sl, #4294967295
 80082da:	991e      	ldr	r1, [sp, #120]	; 0x78
 80082dc:	4620      	mov	r0, r4
 80082de:	f001 fc7d 	bl	8009bdc <_Bfree>
 80082e2:	9907      	ldr	r1, [sp, #28]
 80082e4:	4620      	mov	r0, r4
 80082e6:	f001 fc79 	bl	8009bdc <_Bfree>
 80082ea:	4631      	mov	r1, r6
 80082ec:	4620      	mov	r0, r4
 80082ee:	f001 fc75 	bl	8009bdc <_Bfree>
 80082f2:	4629      	mov	r1, r5
 80082f4:	4620      	mov	r0, r4
 80082f6:	f001 fc71 	bl	8009bdc <_Bfree>
 80082fa:	e613      	b.n	8007f24 <_strtod_l+0x664>
 80082fc:	f1ba 0f00 	cmp.w	sl, #0
 8008300:	d11b      	bne.n	800833a <_strtod_l+0xa7a>
 8008302:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008306:	b9f3      	cbnz	r3, 8008346 <_strtod_l+0xa86>
 8008308:	4b6b      	ldr	r3, [pc, #428]	; (80084b8 <_strtod_l+0xbf8>)
 800830a:	2200      	movs	r2, #0
 800830c:	4640      	mov	r0, r8
 800830e:	4649      	mov	r1, r9
 8008310:	f7f8 fbfc 	bl	8000b0c <__aeabi_dcmplt>
 8008314:	b9d0      	cbnz	r0, 800834c <_strtod_l+0xa8c>
 8008316:	4640      	mov	r0, r8
 8008318:	4649      	mov	r1, r9
 800831a:	4b6b      	ldr	r3, [pc, #428]	; (80084c8 <_strtod_l+0xc08>)
 800831c:	2200      	movs	r2, #0
 800831e:	f7f8 f983 	bl	8000628 <__aeabi_dmul>
 8008322:	4680      	mov	r8, r0
 8008324:	4689      	mov	r9, r1
 8008326:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800832a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800832e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008330:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8008334:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008338:	e79b      	b.n	8008272 <_strtod_l+0x9b2>
 800833a:	f1ba 0f01 	cmp.w	sl, #1
 800833e:	d102      	bne.n	8008346 <_strtod_l+0xa86>
 8008340:	2f00      	cmp	r7, #0
 8008342:	f43f ad7e 	beq.w	8007e42 <_strtod_l+0x582>
 8008346:	4b61      	ldr	r3, [pc, #388]	; (80084cc <_strtod_l+0xc0c>)
 8008348:	2200      	movs	r2, #0
 800834a:	e78c      	b.n	8008266 <_strtod_l+0x9a6>
 800834c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80084c8 <_strtod_l+0xc08>
 8008350:	f04f 0800 	mov.w	r8, #0
 8008354:	e7e7      	b.n	8008326 <_strtod_l+0xa66>
 8008356:	4b5c      	ldr	r3, [pc, #368]	; (80084c8 <_strtod_l+0xc08>)
 8008358:	4640      	mov	r0, r8
 800835a:	4649      	mov	r1, r9
 800835c:	2200      	movs	r2, #0
 800835e:	f7f8 f963 	bl	8000628 <__aeabi_dmul>
 8008362:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008364:	4680      	mov	r8, r0
 8008366:	4689      	mov	r9, r1
 8008368:	b933      	cbnz	r3, 8008378 <_strtod_l+0xab8>
 800836a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800836e:	9012      	str	r0, [sp, #72]	; 0x48
 8008370:	9313      	str	r3, [sp, #76]	; 0x4c
 8008372:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008376:	e7dd      	b.n	8008334 <_strtod_l+0xa74>
 8008378:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800837c:	e7f9      	b.n	8008372 <_strtod_l+0xab2>
 800837e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008382:	9b04      	ldr	r3, [sp, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d1a8      	bne.n	80082da <_strtod_l+0xa1a>
 8008388:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800838c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800838e:	0d1b      	lsrs	r3, r3, #20
 8008390:	051b      	lsls	r3, r3, #20
 8008392:	429a      	cmp	r2, r3
 8008394:	d1a1      	bne.n	80082da <_strtod_l+0xa1a>
 8008396:	4640      	mov	r0, r8
 8008398:	4649      	mov	r1, r9
 800839a:	f7f8 fca5 	bl	8000ce8 <__aeabi_d2lz>
 800839e:	f7f8 f915 	bl	80005cc <__aeabi_l2d>
 80083a2:	4602      	mov	r2, r0
 80083a4:	460b      	mov	r3, r1
 80083a6:	4640      	mov	r0, r8
 80083a8:	4649      	mov	r1, r9
 80083aa:	f7f7 ff85 	bl	80002b8 <__aeabi_dsub>
 80083ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80083b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083b4:	ea43 030a 	orr.w	r3, r3, sl
 80083b8:	4313      	orrs	r3, r2
 80083ba:	4680      	mov	r8, r0
 80083bc:	4689      	mov	r9, r1
 80083be:	d053      	beq.n	8008468 <_strtod_l+0xba8>
 80083c0:	a335      	add	r3, pc, #212	; (adr r3, 8008498 <_strtod_l+0xbd8>)
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	f7f8 fba1 	bl	8000b0c <__aeabi_dcmplt>
 80083ca:	2800      	cmp	r0, #0
 80083cc:	f47f acce 	bne.w	8007d6c <_strtod_l+0x4ac>
 80083d0:	a333      	add	r3, pc, #204	; (adr r3, 80084a0 <_strtod_l+0xbe0>)
 80083d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d6:	4640      	mov	r0, r8
 80083d8:	4649      	mov	r1, r9
 80083da:	f7f8 fbb5 	bl	8000b48 <__aeabi_dcmpgt>
 80083de:	2800      	cmp	r0, #0
 80083e0:	f43f af7b 	beq.w	80082da <_strtod_l+0xa1a>
 80083e4:	e4c2      	b.n	8007d6c <_strtod_l+0x4ac>
 80083e6:	9b04      	ldr	r3, [sp, #16]
 80083e8:	b333      	cbz	r3, 8008438 <_strtod_l+0xb78>
 80083ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80083f0:	d822      	bhi.n	8008438 <_strtod_l+0xb78>
 80083f2:	a32d      	add	r3, pc, #180	; (adr r3, 80084a8 <_strtod_l+0xbe8>)
 80083f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f8:	4640      	mov	r0, r8
 80083fa:	4649      	mov	r1, r9
 80083fc:	f7f8 fb90 	bl	8000b20 <__aeabi_dcmple>
 8008400:	b1a0      	cbz	r0, 800842c <_strtod_l+0xb6c>
 8008402:	4649      	mov	r1, r9
 8008404:	4640      	mov	r0, r8
 8008406:	f7f8 fbe7 	bl	8000bd8 <__aeabi_d2uiz>
 800840a:	2801      	cmp	r0, #1
 800840c:	bf38      	it	cc
 800840e:	2001      	movcc	r0, #1
 8008410:	f7f8 f890 	bl	8000534 <__aeabi_ui2d>
 8008414:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008416:	4680      	mov	r8, r0
 8008418:	4689      	mov	r9, r1
 800841a:	bb13      	cbnz	r3, 8008462 <_strtod_l+0xba2>
 800841c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008420:	9014      	str	r0, [sp, #80]	; 0x50
 8008422:	9315      	str	r3, [sp, #84]	; 0x54
 8008424:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008428:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800842c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800842e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008430:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008434:	1a9b      	subs	r3, r3, r2
 8008436:	930d      	str	r3, [sp, #52]	; 0x34
 8008438:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800843c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008440:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008444:	f001 fef6 	bl	800a234 <__ulp>
 8008448:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800844c:	ec53 2b10 	vmov	r2, r3, d0
 8008450:	f7f8 f8ea 	bl	8000628 <__aeabi_dmul>
 8008454:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008458:	f7f7 ff30 	bl	80002bc <__adddf3>
 800845c:	4682      	mov	sl, r0
 800845e:	468b      	mov	fp, r1
 8008460:	e78f      	b.n	8008382 <_strtod_l+0xac2>
 8008462:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8008466:	e7dd      	b.n	8008424 <_strtod_l+0xb64>
 8008468:	a311      	add	r3, pc, #68	; (adr r3, 80084b0 <_strtod_l+0xbf0>)
 800846a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846e:	f7f8 fb4d 	bl	8000b0c <__aeabi_dcmplt>
 8008472:	e7b4      	b.n	80083de <_strtod_l+0xb1e>
 8008474:	2300      	movs	r3, #0
 8008476:	930e      	str	r3, [sp, #56]	; 0x38
 8008478:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800847a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800847c:	6013      	str	r3, [r2, #0]
 800847e:	f7ff ba65 	b.w	800794c <_strtod_l+0x8c>
 8008482:	2b65      	cmp	r3, #101	; 0x65
 8008484:	f43f ab5d 	beq.w	8007b42 <_strtod_l+0x282>
 8008488:	2b45      	cmp	r3, #69	; 0x45
 800848a:	f43f ab5a 	beq.w	8007b42 <_strtod_l+0x282>
 800848e:	2201      	movs	r2, #1
 8008490:	f7ff bb92 	b.w	8007bb8 <_strtod_l+0x2f8>
 8008494:	f3af 8000 	nop.w
 8008498:	94a03595 	.word	0x94a03595
 800849c:	3fdfffff 	.word	0x3fdfffff
 80084a0:	35afe535 	.word	0x35afe535
 80084a4:	3fe00000 	.word	0x3fe00000
 80084a8:	ffc00000 	.word	0xffc00000
 80084ac:	41dfffff 	.word	0x41dfffff
 80084b0:	94a03595 	.word	0x94a03595
 80084b4:	3fcfffff 	.word	0x3fcfffff
 80084b8:	3ff00000 	.word	0x3ff00000
 80084bc:	7ff00000 	.word	0x7ff00000
 80084c0:	7fe00000 	.word	0x7fe00000
 80084c4:	7c9fffff 	.word	0x7c9fffff
 80084c8:	3fe00000 	.word	0x3fe00000
 80084cc:	bff00000 	.word	0xbff00000
 80084d0:	7fefffff 	.word	0x7fefffff

080084d4 <_strtod_r>:
 80084d4:	4b01      	ldr	r3, [pc, #4]	; (80084dc <_strtod_r+0x8>)
 80084d6:	f7ff b9f3 	b.w	80078c0 <_strtod_l>
 80084da:	bf00      	nop
 80084dc:	200000a4 	.word	0x200000a4

080084e0 <strtod>:
 80084e0:	460a      	mov	r2, r1
 80084e2:	4601      	mov	r1, r0
 80084e4:	4802      	ldr	r0, [pc, #8]	; (80084f0 <strtod+0x10>)
 80084e6:	4b03      	ldr	r3, [pc, #12]	; (80084f4 <strtod+0x14>)
 80084e8:	6800      	ldr	r0, [r0, #0]
 80084ea:	f7ff b9e9 	b.w	80078c0 <_strtod_l>
 80084ee:	bf00      	nop
 80084f0:	2000003c 	.word	0x2000003c
 80084f4:	200000a4 	.word	0x200000a4

080084f8 <strtok>:
 80084f8:	4b16      	ldr	r3, [pc, #88]	; (8008554 <strtok+0x5c>)
 80084fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084fc:	681e      	ldr	r6, [r3, #0]
 80084fe:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8008500:	4605      	mov	r5, r0
 8008502:	b9fc      	cbnz	r4, 8008544 <strtok+0x4c>
 8008504:	2050      	movs	r0, #80	; 0x50
 8008506:	9101      	str	r1, [sp, #4]
 8008508:	f001 fb00 	bl	8009b0c <malloc>
 800850c:	9901      	ldr	r1, [sp, #4]
 800850e:	65b0      	str	r0, [r6, #88]	; 0x58
 8008510:	4602      	mov	r2, r0
 8008512:	b920      	cbnz	r0, 800851e <strtok+0x26>
 8008514:	4b10      	ldr	r3, [pc, #64]	; (8008558 <strtok+0x60>)
 8008516:	4811      	ldr	r0, [pc, #68]	; (800855c <strtok+0x64>)
 8008518:	2157      	movs	r1, #87	; 0x57
 800851a:	f000 f8d9 	bl	80086d0 <__assert_func>
 800851e:	e9c0 4400 	strd	r4, r4, [r0]
 8008522:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008526:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800852a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800852e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008532:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008536:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800853a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800853e:	6184      	str	r4, [r0, #24]
 8008540:	7704      	strb	r4, [r0, #28]
 8008542:	6244      	str	r4, [r0, #36]	; 0x24
 8008544:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8008546:	2301      	movs	r3, #1
 8008548:	4628      	mov	r0, r5
 800854a:	b002      	add	sp, #8
 800854c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008550:	f000 b806 	b.w	8008560 <__strtok_r>
 8008554:	2000003c 	.word	0x2000003c
 8008558:	0801dcb0 	.word	0x0801dcb0
 800855c:	0801dcc7 	.word	0x0801dcc7

08008560 <__strtok_r>:
 8008560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008562:	b908      	cbnz	r0, 8008568 <__strtok_r+0x8>
 8008564:	6810      	ldr	r0, [r2, #0]
 8008566:	b188      	cbz	r0, 800858c <__strtok_r+0x2c>
 8008568:	4604      	mov	r4, r0
 800856a:	4620      	mov	r0, r4
 800856c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008570:	460f      	mov	r7, r1
 8008572:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008576:	b91e      	cbnz	r6, 8008580 <__strtok_r+0x20>
 8008578:	b965      	cbnz	r5, 8008594 <__strtok_r+0x34>
 800857a:	6015      	str	r5, [r2, #0]
 800857c:	4628      	mov	r0, r5
 800857e:	e005      	b.n	800858c <__strtok_r+0x2c>
 8008580:	42b5      	cmp	r5, r6
 8008582:	d1f6      	bne.n	8008572 <__strtok_r+0x12>
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1f0      	bne.n	800856a <__strtok_r+0xa>
 8008588:	6014      	str	r4, [r2, #0]
 800858a:	7003      	strb	r3, [r0, #0]
 800858c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800858e:	461c      	mov	r4, r3
 8008590:	e00c      	b.n	80085ac <__strtok_r+0x4c>
 8008592:	b915      	cbnz	r5, 800859a <__strtok_r+0x3a>
 8008594:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008598:	460e      	mov	r6, r1
 800859a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800859e:	42ab      	cmp	r3, r5
 80085a0:	d1f7      	bne.n	8008592 <__strtok_r+0x32>
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0f3      	beq.n	800858e <__strtok_r+0x2e>
 80085a6:	2300      	movs	r3, #0
 80085a8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80085ac:	6014      	str	r4, [r2, #0]
 80085ae:	e7ed      	b.n	800858c <__strtok_r+0x2c>

080085b0 <_strtol_l.isra.0>:
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085b6:	d001      	beq.n	80085bc <_strtol_l.isra.0+0xc>
 80085b8:	2b24      	cmp	r3, #36	; 0x24
 80085ba:	d906      	bls.n	80085ca <_strtol_l.isra.0+0x1a>
 80085bc:	f7fe fa90 	bl	8006ae0 <__errno>
 80085c0:	2316      	movs	r3, #22
 80085c2:	6003      	str	r3, [r0, #0]
 80085c4:	2000      	movs	r0, #0
 80085c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ca:	4f3a      	ldr	r7, [pc, #232]	; (80086b4 <_strtol_l.isra.0+0x104>)
 80085cc:	468e      	mov	lr, r1
 80085ce:	4676      	mov	r6, lr
 80085d0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80085d4:	5de5      	ldrb	r5, [r4, r7]
 80085d6:	f015 0508 	ands.w	r5, r5, #8
 80085da:	d1f8      	bne.n	80085ce <_strtol_l.isra.0+0x1e>
 80085dc:	2c2d      	cmp	r4, #45	; 0x2d
 80085de:	d134      	bne.n	800864a <_strtol_l.isra.0+0x9a>
 80085e0:	f89e 4000 	ldrb.w	r4, [lr]
 80085e4:	f04f 0801 	mov.w	r8, #1
 80085e8:	f106 0e02 	add.w	lr, r6, #2
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d05c      	beq.n	80086aa <_strtol_l.isra.0+0xfa>
 80085f0:	2b10      	cmp	r3, #16
 80085f2:	d10c      	bne.n	800860e <_strtol_l.isra.0+0x5e>
 80085f4:	2c30      	cmp	r4, #48	; 0x30
 80085f6:	d10a      	bne.n	800860e <_strtol_l.isra.0+0x5e>
 80085f8:	f89e 4000 	ldrb.w	r4, [lr]
 80085fc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008600:	2c58      	cmp	r4, #88	; 0x58
 8008602:	d14d      	bne.n	80086a0 <_strtol_l.isra.0+0xf0>
 8008604:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008608:	2310      	movs	r3, #16
 800860a:	f10e 0e02 	add.w	lr, lr, #2
 800860e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008612:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008616:	2600      	movs	r6, #0
 8008618:	fbbc f9f3 	udiv	r9, ip, r3
 800861c:	4635      	mov	r5, r6
 800861e:	fb03 ca19 	mls	sl, r3, r9, ip
 8008622:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008626:	2f09      	cmp	r7, #9
 8008628:	d818      	bhi.n	800865c <_strtol_l.isra.0+0xac>
 800862a:	463c      	mov	r4, r7
 800862c:	42a3      	cmp	r3, r4
 800862e:	dd24      	ble.n	800867a <_strtol_l.isra.0+0xca>
 8008630:	2e00      	cmp	r6, #0
 8008632:	db1f      	blt.n	8008674 <_strtol_l.isra.0+0xc4>
 8008634:	45a9      	cmp	r9, r5
 8008636:	d31d      	bcc.n	8008674 <_strtol_l.isra.0+0xc4>
 8008638:	d101      	bne.n	800863e <_strtol_l.isra.0+0x8e>
 800863a:	45a2      	cmp	sl, r4
 800863c:	db1a      	blt.n	8008674 <_strtol_l.isra.0+0xc4>
 800863e:	fb05 4503 	mla	r5, r5, r3, r4
 8008642:	2601      	movs	r6, #1
 8008644:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008648:	e7eb      	b.n	8008622 <_strtol_l.isra.0+0x72>
 800864a:	2c2b      	cmp	r4, #43	; 0x2b
 800864c:	bf08      	it	eq
 800864e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008652:	46a8      	mov	r8, r5
 8008654:	bf08      	it	eq
 8008656:	f106 0e02 	addeq.w	lr, r6, #2
 800865a:	e7c7      	b.n	80085ec <_strtol_l.isra.0+0x3c>
 800865c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008660:	2f19      	cmp	r7, #25
 8008662:	d801      	bhi.n	8008668 <_strtol_l.isra.0+0xb8>
 8008664:	3c37      	subs	r4, #55	; 0x37
 8008666:	e7e1      	b.n	800862c <_strtol_l.isra.0+0x7c>
 8008668:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800866c:	2f19      	cmp	r7, #25
 800866e:	d804      	bhi.n	800867a <_strtol_l.isra.0+0xca>
 8008670:	3c57      	subs	r4, #87	; 0x57
 8008672:	e7db      	b.n	800862c <_strtol_l.isra.0+0x7c>
 8008674:	f04f 36ff 	mov.w	r6, #4294967295
 8008678:	e7e4      	b.n	8008644 <_strtol_l.isra.0+0x94>
 800867a:	2e00      	cmp	r6, #0
 800867c:	da05      	bge.n	800868a <_strtol_l.isra.0+0xda>
 800867e:	2322      	movs	r3, #34	; 0x22
 8008680:	6003      	str	r3, [r0, #0]
 8008682:	4665      	mov	r5, ip
 8008684:	b942      	cbnz	r2, 8008698 <_strtol_l.isra.0+0xe8>
 8008686:	4628      	mov	r0, r5
 8008688:	e79d      	b.n	80085c6 <_strtol_l.isra.0+0x16>
 800868a:	f1b8 0f00 	cmp.w	r8, #0
 800868e:	d000      	beq.n	8008692 <_strtol_l.isra.0+0xe2>
 8008690:	426d      	negs	r5, r5
 8008692:	2a00      	cmp	r2, #0
 8008694:	d0f7      	beq.n	8008686 <_strtol_l.isra.0+0xd6>
 8008696:	b10e      	cbz	r6, 800869c <_strtol_l.isra.0+0xec>
 8008698:	f10e 31ff 	add.w	r1, lr, #4294967295
 800869c:	6011      	str	r1, [r2, #0]
 800869e:	e7f2      	b.n	8008686 <_strtol_l.isra.0+0xd6>
 80086a0:	2430      	movs	r4, #48	; 0x30
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d1b3      	bne.n	800860e <_strtol_l.isra.0+0x5e>
 80086a6:	2308      	movs	r3, #8
 80086a8:	e7b1      	b.n	800860e <_strtol_l.isra.0+0x5e>
 80086aa:	2c30      	cmp	r4, #48	; 0x30
 80086ac:	d0a4      	beq.n	80085f8 <_strtol_l.isra.0+0x48>
 80086ae:	230a      	movs	r3, #10
 80086b0:	e7ad      	b.n	800860e <_strtol_l.isra.0+0x5e>
 80086b2:	bf00      	nop
 80086b4:	0801dd65 	.word	0x0801dd65

080086b8 <_strtol_r>:
 80086b8:	f7ff bf7a 	b.w	80085b0 <_strtol_l.isra.0>

080086bc <strtol>:
 80086bc:	4613      	mov	r3, r2
 80086be:	460a      	mov	r2, r1
 80086c0:	4601      	mov	r1, r0
 80086c2:	4802      	ldr	r0, [pc, #8]	; (80086cc <strtol+0x10>)
 80086c4:	6800      	ldr	r0, [r0, #0]
 80086c6:	f7ff bf73 	b.w	80085b0 <_strtol_l.isra.0>
 80086ca:	bf00      	nop
 80086cc:	2000003c 	.word	0x2000003c

080086d0 <__assert_func>:
 80086d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086d2:	4614      	mov	r4, r2
 80086d4:	461a      	mov	r2, r3
 80086d6:	4b09      	ldr	r3, [pc, #36]	; (80086fc <__assert_func+0x2c>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4605      	mov	r5, r0
 80086dc:	68d8      	ldr	r0, [r3, #12]
 80086de:	b14c      	cbz	r4, 80086f4 <__assert_func+0x24>
 80086e0:	4b07      	ldr	r3, [pc, #28]	; (8008700 <__assert_func+0x30>)
 80086e2:	9100      	str	r1, [sp, #0]
 80086e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086e8:	4906      	ldr	r1, [pc, #24]	; (8008704 <__assert_func+0x34>)
 80086ea:	462b      	mov	r3, r5
 80086ec:	f000 fe88 	bl	8009400 <fiprintf>
 80086f0:	f002 fb56 	bl	800ada0 <abort>
 80086f4:	4b04      	ldr	r3, [pc, #16]	; (8008708 <__assert_func+0x38>)
 80086f6:	461c      	mov	r4, r3
 80086f8:	e7f3      	b.n	80086e2 <__assert_func+0x12>
 80086fa:	bf00      	nop
 80086fc:	2000003c 	.word	0x2000003c
 8008700:	0801dd28 	.word	0x0801dd28
 8008704:	0801dd35 	.word	0x0801dd35
 8008708:	0801dd63 	.word	0x0801dd63

0800870c <quorem>:
 800870c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008710:	6903      	ldr	r3, [r0, #16]
 8008712:	690c      	ldr	r4, [r1, #16]
 8008714:	42a3      	cmp	r3, r4
 8008716:	4607      	mov	r7, r0
 8008718:	f2c0 8081 	blt.w	800881e <quorem+0x112>
 800871c:	3c01      	subs	r4, #1
 800871e:	f101 0814 	add.w	r8, r1, #20
 8008722:	f100 0514 	add.w	r5, r0, #20
 8008726:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800872a:	9301      	str	r3, [sp, #4]
 800872c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008730:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008734:	3301      	adds	r3, #1
 8008736:	429a      	cmp	r2, r3
 8008738:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800873c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008740:	fbb2 f6f3 	udiv	r6, r2, r3
 8008744:	d331      	bcc.n	80087aa <quorem+0x9e>
 8008746:	f04f 0e00 	mov.w	lr, #0
 800874a:	4640      	mov	r0, r8
 800874c:	46ac      	mov	ip, r5
 800874e:	46f2      	mov	sl, lr
 8008750:	f850 2b04 	ldr.w	r2, [r0], #4
 8008754:	b293      	uxth	r3, r2
 8008756:	fb06 e303 	mla	r3, r6, r3, lr
 800875a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800875e:	b29b      	uxth	r3, r3
 8008760:	ebaa 0303 	sub.w	r3, sl, r3
 8008764:	0c12      	lsrs	r2, r2, #16
 8008766:	f8dc a000 	ldr.w	sl, [ip]
 800876a:	fb06 e202 	mla	r2, r6, r2, lr
 800876e:	fa13 f38a 	uxtah	r3, r3, sl
 8008772:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008776:	fa1f fa82 	uxth.w	sl, r2
 800877a:	f8dc 2000 	ldr.w	r2, [ip]
 800877e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008782:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008786:	b29b      	uxth	r3, r3
 8008788:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800878c:	4581      	cmp	r9, r0
 800878e:	f84c 3b04 	str.w	r3, [ip], #4
 8008792:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008796:	d2db      	bcs.n	8008750 <quorem+0x44>
 8008798:	f855 300b 	ldr.w	r3, [r5, fp]
 800879c:	b92b      	cbnz	r3, 80087aa <quorem+0x9e>
 800879e:	9b01      	ldr	r3, [sp, #4]
 80087a0:	3b04      	subs	r3, #4
 80087a2:	429d      	cmp	r5, r3
 80087a4:	461a      	mov	r2, r3
 80087a6:	d32e      	bcc.n	8008806 <quorem+0xfa>
 80087a8:	613c      	str	r4, [r7, #16]
 80087aa:	4638      	mov	r0, r7
 80087ac:	f001 fc9e 	bl	800a0ec <__mcmp>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	db24      	blt.n	80087fe <quorem+0xf2>
 80087b4:	3601      	adds	r6, #1
 80087b6:	4628      	mov	r0, r5
 80087b8:	f04f 0c00 	mov.w	ip, #0
 80087bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80087c0:	f8d0 e000 	ldr.w	lr, [r0]
 80087c4:	b293      	uxth	r3, r2
 80087c6:	ebac 0303 	sub.w	r3, ip, r3
 80087ca:	0c12      	lsrs	r2, r2, #16
 80087cc:	fa13 f38e 	uxtah	r3, r3, lr
 80087d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80087d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80087d8:	b29b      	uxth	r3, r3
 80087da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087de:	45c1      	cmp	r9, r8
 80087e0:	f840 3b04 	str.w	r3, [r0], #4
 80087e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80087e8:	d2e8      	bcs.n	80087bc <quorem+0xb0>
 80087ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087f2:	b922      	cbnz	r2, 80087fe <quorem+0xf2>
 80087f4:	3b04      	subs	r3, #4
 80087f6:	429d      	cmp	r5, r3
 80087f8:	461a      	mov	r2, r3
 80087fa:	d30a      	bcc.n	8008812 <quorem+0x106>
 80087fc:	613c      	str	r4, [r7, #16]
 80087fe:	4630      	mov	r0, r6
 8008800:	b003      	add	sp, #12
 8008802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008806:	6812      	ldr	r2, [r2, #0]
 8008808:	3b04      	subs	r3, #4
 800880a:	2a00      	cmp	r2, #0
 800880c:	d1cc      	bne.n	80087a8 <quorem+0x9c>
 800880e:	3c01      	subs	r4, #1
 8008810:	e7c7      	b.n	80087a2 <quorem+0x96>
 8008812:	6812      	ldr	r2, [r2, #0]
 8008814:	3b04      	subs	r3, #4
 8008816:	2a00      	cmp	r2, #0
 8008818:	d1f0      	bne.n	80087fc <quorem+0xf0>
 800881a:	3c01      	subs	r4, #1
 800881c:	e7eb      	b.n	80087f6 <quorem+0xea>
 800881e:	2000      	movs	r0, #0
 8008820:	e7ee      	b.n	8008800 <quorem+0xf4>
 8008822:	0000      	movs	r0, r0
 8008824:	0000      	movs	r0, r0
	...

08008828 <_dtoa_r>:
 8008828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	ed2d 8b02 	vpush	{d8}
 8008830:	ec57 6b10 	vmov	r6, r7, d0
 8008834:	b095      	sub	sp, #84	; 0x54
 8008836:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008838:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800883c:	9105      	str	r1, [sp, #20]
 800883e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008842:	4604      	mov	r4, r0
 8008844:	9209      	str	r2, [sp, #36]	; 0x24
 8008846:	930f      	str	r3, [sp, #60]	; 0x3c
 8008848:	b975      	cbnz	r5, 8008868 <_dtoa_r+0x40>
 800884a:	2010      	movs	r0, #16
 800884c:	f001 f95e 	bl	8009b0c <malloc>
 8008850:	4602      	mov	r2, r0
 8008852:	6260      	str	r0, [r4, #36]	; 0x24
 8008854:	b920      	cbnz	r0, 8008860 <_dtoa_r+0x38>
 8008856:	4bb2      	ldr	r3, [pc, #712]	; (8008b20 <_dtoa_r+0x2f8>)
 8008858:	21ea      	movs	r1, #234	; 0xea
 800885a:	48b2      	ldr	r0, [pc, #712]	; (8008b24 <_dtoa_r+0x2fc>)
 800885c:	f7ff ff38 	bl	80086d0 <__assert_func>
 8008860:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008864:	6005      	str	r5, [r0, #0]
 8008866:	60c5      	str	r5, [r0, #12]
 8008868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800886a:	6819      	ldr	r1, [r3, #0]
 800886c:	b151      	cbz	r1, 8008884 <_dtoa_r+0x5c>
 800886e:	685a      	ldr	r2, [r3, #4]
 8008870:	604a      	str	r2, [r1, #4]
 8008872:	2301      	movs	r3, #1
 8008874:	4093      	lsls	r3, r2
 8008876:	608b      	str	r3, [r1, #8]
 8008878:	4620      	mov	r0, r4
 800887a:	f001 f9af 	bl	8009bdc <_Bfree>
 800887e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008880:	2200      	movs	r2, #0
 8008882:	601a      	str	r2, [r3, #0]
 8008884:	1e3b      	subs	r3, r7, #0
 8008886:	bfb9      	ittee	lt
 8008888:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800888c:	9303      	strlt	r3, [sp, #12]
 800888e:	2300      	movge	r3, #0
 8008890:	f8c8 3000 	strge.w	r3, [r8]
 8008894:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008898:	4ba3      	ldr	r3, [pc, #652]	; (8008b28 <_dtoa_r+0x300>)
 800889a:	bfbc      	itt	lt
 800889c:	2201      	movlt	r2, #1
 800889e:	f8c8 2000 	strlt.w	r2, [r8]
 80088a2:	ea33 0309 	bics.w	r3, r3, r9
 80088a6:	d11b      	bne.n	80088e0 <_dtoa_r+0xb8>
 80088a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80088aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80088ae:	6013      	str	r3, [r2, #0]
 80088b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088b4:	4333      	orrs	r3, r6
 80088b6:	f000 857a 	beq.w	80093ae <_dtoa_r+0xb86>
 80088ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088bc:	b963      	cbnz	r3, 80088d8 <_dtoa_r+0xb0>
 80088be:	4b9b      	ldr	r3, [pc, #620]	; (8008b2c <_dtoa_r+0x304>)
 80088c0:	e024      	b.n	800890c <_dtoa_r+0xe4>
 80088c2:	4b9b      	ldr	r3, [pc, #620]	; (8008b30 <_dtoa_r+0x308>)
 80088c4:	9300      	str	r3, [sp, #0]
 80088c6:	3308      	adds	r3, #8
 80088c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80088ca:	6013      	str	r3, [r2, #0]
 80088cc:	9800      	ldr	r0, [sp, #0]
 80088ce:	b015      	add	sp, #84	; 0x54
 80088d0:	ecbd 8b02 	vpop	{d8}
 80088d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d8:	4b94      	ldr	r3, [pc, #592]	; (8008b2c <_dtoa_r+0x304>)
 80088da:	9300      	str	r3, [sp, #0]
 80088dc:	3303      	adds	r3, #3
 80088de:	e7f3      	b.n	80088c8 <_dtoa_r+0xa0>
 80088e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80088e4:	2200      	movs	r2, #0
 80088e6:	ec51 0b17 	vmov	r0, r1, d7
 80088ea:	2300      	movs	r3, #0
 80088ec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80088f0:	f7f8 f902 	bl	8000af8 <__aeabi_dcmpeq>
 80088f4:	4680      	mov	r8, r0
 80088f6:	b158      	cbz	r0, 8008910 <_dtoa_r+0xe8>
 80088f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80088fa:	2301      	movs	r3, #1
 80088fc:	6013      	str	r3, [r2, #0]
 80088fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 8551 	beq.w	80093a8 <_dtoa_r+0xb80>
 8008906:	488b      	ldr	r0, [pc, #556]	; (8008b34 <_dtoa_r+0x30c>)
 8008908:	6018      	str	r0, [r3, #0]
 800890a:	1e43      	subs	r3, r0, #1
 800890c:	9300      	str	r3, [sp, #0]
 800890e:	e7dd      	b.n	80088cc <_dtoa_r+0xa4>
 8008910:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008914:	aa12      	add	r2, sp, #72	; 0x48
 8008916:	a913      	add	r1, sp, #76	; 0x4c
 8008918:	4620      	mov	r0, r4
 800891a:	f001 fd07 	bl	800a32c <__d2b>
 800891e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008922:	4683      	mov	fp, r0
 8008924:	2d00      	cmp	r5, #0
 8008926:	d07c      	beq.n	8008a22 <_dtoa_r+0x1fa>
 8008928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800892a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800892e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008932:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008936:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800893a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800893e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008942:	4b7d      	ldr	r3, [pc, #500]	; (8008b38 <_dtoa_r+0x310>)
 8008944:	2200      	movs	r2, #0
 8008946:	4630      	mov	r0, r6
 8008948:	4639      	mov	r1, r7
 800894a:	f7f7 fcb5 	bl	80002b8 <__aeabi_dsub>
 800894e:	a36e      	add	r3, pc, #440	; (adr r3, 8008b08 <_dtoa_r+0x2e0>)
 8008950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008954:	f7f7 fe68 	bl	8000628 <__aeabi_dmul>
 8008958:	a36d      	add	r3, pc, #436	; (adr r3, 8008b10 <_dtoa_r+0x2e8>)
 800895a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895e:	f7f7 fcad 	bl	80002bc <__adddf3>
 8008962:	4606      	mov	r6, r0
 8008964:	4628      	mov	r0, r5
 8008966:	460f      	mov	r7, r1
 8008968:	f7f7 fdf4 	bl	8000554 <__aeabi_i2d>
 800896c:	a36a      	add	r3, pc, #424	; (adr r3, 8008b18 <_dtoa_r+0x2f0>)
 800896e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008972:	f7f7 fe59 	bl	8000628 <__aeabi_dmul>
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	4630      	mov	r0, r6
 800897c:	4639      	mov	r1, r7
 800897e:	f7f7 fc9d 	bl	80002bc <__adddf3>
 8008982:	4606      	mov	r6, r0
 8008984:	460f      	mov	r7, r1
 8008986:	f7f8 f8ff 	bl	8000b88 <__aeabi_d2iz>
 800898a:	2200      	movs	r2, #0
 800898c:	4682      	mov	sl, r0
 800898e:	2300      	movs	r3, #0
 8008990:	4630      	mov	r0, r6
 8008992:	4639      	mov	r1, r7
 8008994:	f7f8 f8ba 	bl	8000b0c <__aeabi_dcmplt>
 8008998:	b148      	cbz	r0, 80089ae <_dtoa_r+0x186>
 800899a:	4650      	mov	r0, sl
 800899c:	f7f7 fdda 	bl	8000554 <__aeabi_i2d>
 80089a0:	4632      	mov	r2, r6
 80089a2:	463b      	mov	r3, r7
 80089a4:	f7f8 f8a8 	bl	8000af8 <__aeabi_dcmpeq>
 80089a8:	b908      	cbnz	r0, 80089ae <_dtoa_r+0x186>
 80089aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089ae:	f1ba 0f16 	cmp.w	sl, #22
 80089b2:	d854      	bhi.n	8008a5e <_dtoa_r+0x236>
 80089b4:	4b61      	ldr	r3, [pc, #388]	; (8008b3c <_dtoa_r+0x314>)
 80089b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80089ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80089c2:	f7f8 f8a3 	bl	8000b0c <__aeabi_dcmplt>
 80089c6:	2800      	cmp	r0, #0
 80089c8:	d04b      	beq.n	8008a62 <_dtoa_r+0x23a>
 80089ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089ce:	2300      	movs	r3, #0
 80089d0:	930e      	str	r3, [sp, #56]	; 0x38
 80089d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089d4:	1b5d      	subs	r5, r3, r5
 80089d6:	1e6b      	subs	r3, r5, #1
 80089d8:	9304      	str	r3, [sp, #16]
 80089da:	bf43      	ittte	mi
 80089dc:	2300      	movmi	r3, #0
 80089de:	f1c5 0801 	rsbmi	r8, r5, #1
 80089e2:	9304      	strmi	r3, [sp, #16]
 80089e4:	f04f 0800 	movpl.w	r8, #0
 80089e8:	f1ba 0f00 	cmp.w	sl, #0
 80089ec:	db3b      	blt.n	8008a66 <_dtoa_r+0x23e>
 80089ee:	9b04      	ldr	r3, [sp, #16]
 80089f0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80089f4:	4453      	add	r3, sl
 80089f6:	9304      	str	r3, [sp, #16]
 80089f8:	2300      	movs	r3, #0
 80089fa:	9306      	str	r3, [sp, #24]
 80089fc:	9b05      	ldr	r3, [sp, #20]
 80089fe:	2b09      	cmp	r3, #9
 8008a00:	d869      	bhi.n	8008ad6 <_dtoa_r+0x2ae>
 8008a02:	2b05      	cmp	r3, #5
 8008a04:	bfc4      	itt	gt
 8008a06:	3b04      	subgt	r3, #4
 8008a08:	9305      	strgt	r3, [sp, #20]
 8008a0a:	9b05      	ldr	r3, [sp, #20]
 8008a0c:	f1a3 0302 	sub.w	r3, r3, #2
 8008a10:	bfcc      	ite	gt
 8008a12:	2500      	movgt	r5, #0
 8008a14:	2501      	movle	r5, #1
 8008a16:	2b03      	cmp	r3, #3
 8008a18:	d869      	bhi.n	8008aee <_dtoa_r+0x2c6>
 8008a1a:	e8df f003 	tbb	[pc, r3]
 8008a1e:	4e2c      	.short	0x4e2c
 8008a20:	5a4c      	.short	0x5a4c
 8008a22:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008a26:	441d      	add	r5, r3
 8008a28:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008a2c:	2b20      	cmp	r3, #32
 8008a2e:	bfc1      	itttt	gt
 8008a30:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008a34:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008a38:	fa09 f303 	lslgt.w	r3, r9, r3
 8008a3c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008a40:	bfda      	itte	le
 8008a42:	f1c3 0320 	rsble	r3, r3, #32
 8008a46:	fa06 f003 	lslle.w	r0, r6, r3
 8008a4a:	4318      	orrgt	r0, r3
 8008a4c:	f7f7 fd72 	bl	8000534 <__aeabi_ui2d>
 8008a50:	2301      	movs	r3, #1
 8008a52:	4606      	mov	r6, r0
 8008a54:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008a58:	3d01      	subs	r5, #1
 8008a5a:	9310      	str	r3, [sp, #64]	; 0x40
 8008a5c:	e771      	b.n	8008942 <_dtoa_r+0x11a>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e7b6      	b.n	80089d0 <_dtoa_r+0x1a8>
 8008a62:	900e      	str	r0, [sp, #56]	; 0x38
 8008a64:	e7b5      	b.n	80089d2 <_dtoa_r+0x1aa>
 8008a66:	f1ca 0300 	rsb	r3, sl, #0
 8008a6a:	9306      	str	r3, [sp, #24]
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	eba8 080a 	sub.w	r8, r8, sl
 8008a72:	930d      	str	r3, [sp, #52]	; 0x34
 8008a74:	e7c2      	b.n	80089fc <_dtoa_r+0x1d4>
 8008a76:	2300      	movs	r3, #0
 8008a78:	9308      	str	r3, [sp, #32]
 8008a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	dc39      	bgt.n	8008af4 <_dtoa_r+0x2cc>
 8008a80:	f04f 0901 	mov.w	r9, #1
 8008a84:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a88:	464b      	mov	r3, r9
 8008a8a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008a8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008a90:	2200      	movs	r2, #0
 8008a92:	6042      	str	r2, [r0, #4]
 8008a94:	2204      	movs	r2, #4
 8008a96:	f102 0614 	add.w	r6, r2, #20
 8008a9a:	429e      	cmp	r6, r3
 8008a9c:	6841      	ldr	r1, [r0, #4]
 8008a9e:	d92f      	bls.n	8008b00 <_dtoa_r+0x2d8>
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f001 f85b 	bl	8009b5c <_Balloc>
 8008aa6:	9000      	str	r0, [sp, #0]
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	d14b      	bne.n	8008b44 <_dtoa_r+0x31c>
 8008aac:	4b24      	ldr	r3, [pc, #144]	; (8008b40 <_dtoa_r+0x318>)
 8008aae:	4602      	mov	r2, r0
 8008ab0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008ab4:	e6d1      	b.n	800885a <_dtoa_r+0x32>
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e7de      	b.n	8008a78 <_dtoa_r+0x250>
 8008aba:	2300      	movs	r3, #0
 8008abc:	9308      	str	r3, [sp, #32]
 8008abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac0:	eb0a 0903 	add.w	r9, sl, r3
 8008ac4:	f109 0301 	add.w	r3, r9, #1
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	9301      	str	r3, [sp, #4]
 8008acc:	bfb8      	it	lt
 8008ace:	2301      	movlt	r3, #1
 8008ad0:	e7dd      	b.n	8008a8e <_dtoa_r+0x266>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e7f2      	b.n	8008abc <_dtoa_r+0x294>
 8008ad6:	2501      	movs	r5, #1
 8008ad8:	2300      	movs	r3, #0
 8008ada:	9305      	str	r3, [sp, #20]
 8008adc:	9508      	str	r5, [sp, #32]
 8008ade:	f04f 39ff 	mov.w	r9, #4294967295
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ae8:	2312      	movs	r3, #18
 8008aea:	9209      	str	r2, [sp, #36]	; 0x24
 8008aec:	e7cf      	b.n	8008a8e <_dtoa_r+0x266>
 8008aee:	2301      	movs	r3, #1
 8008af0:	9308      	str	r3, [sp, #32]
 8008af2:	e7f4      	b.n	8008ade <_dtoa_r+0x2b6>
 8008af4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008af8:	f8cd 9004 	str.w	r9, [sp, #4]
 8008afc:	464b      	mov	r3, r9
 8008afe:	e7c6      	b.n	8008a8e <_dtoa_r+0x266>
 8008b00:	3101      	adds	r1, #1
 8008b02:	6041      	str	r1, [r0, #4]
 8008b04:	0052      	lsls	r2, r2, #1
 8008b06:	e7c6      	b.n	8008a96 <_dtoa_r+0x26e>
 8008b08:	636f4361 	.word	0x636f4361
 8008b0c:	3fd287a7 	.word	0x3fd287a7
 8008b10:	8b60c8b3 	.word	0x8b60c8b3
 8008b14:	3fc68a28 	.word	0x3fc68a28
 8008b18:	509f79fb 	.word	0x509f79fb
 8008b1c:	3fd34413 	.word	0x3fd34413
 8008b20:	0801dcb0 	.word	0x0801dcb0
 8008b24:	0801de72 	.word	0x0801de72
 8008b28:	7ff00000 	.word	0x7ff00000
 8008b2c:	0801de6e 	.word	0x0801de6e
 8008b30:	0801de65 	.word	0x0801de65
 8008b34:	0801dc35 	.word	0x0801dc35
 8008b38:	3ff80000 	.word	0x3ff80000
 8008b3c:	0801dfe8 	.word	0x0801dfe8
 8008b40:	0801ded1 	.word	0x0801ded1
 8008b44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b46:	9a00      	ldr	r2, [sp, #0]
 8008b48:	601a      	str	r2, [r3, #0]
 8008b4a:	9b01      	ldr	r3, [sp, #4]
 8008b4c:	2b0e      	cmp	r3, #14
 8008b4e:	f200 80ad 	bhi.w	8008cac <_dtoa_r+0x484>
 8008b52:	2d00      	cmp	r5, #0
 8008b54:	f000 80aa 	beq.w	8008cac <_dtoa_r+0x484>
 8008b58:	f1ba 0f00 	cmp.w	sl, #0
 8008b5c:	dd36      	ble.n	8008bcc <_dtoa_r+0x3a4>
 8008b5e:	4ac3      	ldr	r2, [pc, #780]	; (8008e6c <_dtoa_r+0x644>)
 8008b60:	f00a 030f 	and.w	r3, sl, #15
 8008b64:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008b68:	ed93 7b00 	vldr	d7, [r3]
 8008b6c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008b70:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008b74:	eeb0 8a47 	vmov.f32	s16, s14
 8008b78:	eef0 8a67 	vmov.f32	s17, s15
 8008b7c:	d016      	beq.n	8008bac <_dtoa_r+0x384>
 8008b7e:	4bbc      	ldr	r3, [pc, #752]	; (8008e70 <_dtoa_r+0x648>)
 8008b80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008b84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b88:	f7f7 fe78 	bl	800087c <__aeabi_ddiv>
 8008b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b90:	f007 070f 	and.w	r7, r7, #15
 8008b94:	2503      	movs	r5, #3
 8008b96:	4eb6      	ldr	r6, [pc, #728]	; (8008e70 <_dtoa_r+0x648>)
 8008b98:	b957      	cbnz	r7, 8008bb0 <_dtoa_r+0x388>
 8008b9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b9e:	ec53 2b18 	vmov	r2, r3, d8
 8008ba2:	f7f7 fe6b 	bl	800087c <__aeabi_ddiv>
 8008ba6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008baa:	e029      	b.n	8008c00 <_dtoa_r+0x3d8>
 8008bac:	2502      	movs	r5, #2
 8008bae:	e7f2      	b.n	8008b96 <_dtoa_r+0x36e>
 8008bb0:	07f9      	lsls	r1, r7, #31
 8008bb2:	d508      	bpl.n	8008bc6 <_dtoa_r+0x39e>
 8008bb4:	ec51 0b18 	vmov	r0, r1, d8
 8008bb8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008bbc:	f7f7 fd34 	bl	8000628 <__aeabi_dmul>
 8008bc0:	ec41 0b18 	vmov	d8, r0, r1
 8008bc4:	3501      	adds	r5, #1
 8008bc6:	107f      	asrs	r7, r7, #1
 8008bc8:	3608      	adds	r6, #8
 8008bca:	e7e5      	b.n	8008b98 <_dtoa_r+0x370>
 8008bcc:	f000 80a6 	beq.w	8008d1c <_dtoa_r+0x4f4>
 8008bd0:	f1ca 0600 	rsb	r6, sl, #0
 8008bd4:	4ba5      	ldr	r3, [pc, #660]	; (8008e6c <_dtoa_r+0x644>)
 8008bd6:	4fa6      	ldr	r7, [pc, #664]	; (8008e70 <_dtoa_r+0x648>)
 8008bd8:	f006 020f 	and.w	r2, r6, #15
 8008bdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008be8:	f7f7 fd1e 	bl	8000628 <__aeabi_dmul>
 8008bec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bf0:	1136      	asrs	r6, r6, #4
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	2502      	movs	r5, #2
 8008bf6:	2e00      	cmp	r6, #0
 8008bf8:	f040 8085 	bne.w	8008d06 <_dtoa_r+0x4de>
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1d2      	bne.n	8008ba6 <_dtoa_r+0x37e>
 8008c00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f000 808c 	beq.w	8008d20 <_dtoa_r+0x4f8>
 8008c08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008c0c:	4b99      	ldr	r3, [pc, #612]	; (8008e74 <_dtoa_r+0x64c>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	4630      	mov	r0, r6
 8008c12:	4639      	mov	r1, r7
 8008c14:	f7f7 ff7a 	bl	8000b0c <__aeabi_dcmplt>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	f000 8081 	beq.w	8008d20 <_dtoa_r+0x4f8>
 8008c1e:	9b01      	ldr	r3, [sp, #4]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d07d      	beq.n	8008d20 <_dtoa_r+0x4f8>
 8008c24:	f1b9 0f00 	cmp.w	r9, #0
 8008c28:	dd3c      	ble.n	8008ca4 <_dtoa_r+0x47c>
 8008c2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008c2e:	9307      	str	r3, [sp, #28]
 8008c30:	2200      	movs	r2, #0
 8008c32:	4b91      	ldr	r3, [pc, #580]	; (8008e78 <_dtoa_r+0x650>)
 8008c34:	4630      	mov	r0, r6
 8008c36:	4639      	mov	r1, r7
 8008c38:	f7f7 fcf6 	bl	8000628 <__aeabi_dmul>
 8008c3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c40:	3501      	adds	r5, #1
 8008c42:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008c46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	f7f7 fc82 	bl	8000554 <__aeabi_i2d>
 8008c50:	4632      	mov	r2, r6
 8008c52:	463b      	mov	r3, r7
 8008c54:	f7f7 fce8 	bl	8000628 <__aeabi_dmul>
 8008c58:	4b88      	ldr	r3, [pc, #544]	; (8008e7c <_dtoa_r+0x654>)
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f7f7 fb2e 	bl	80002bc <__adddf3>
 8008c60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c68:	9303      	str	r3, [sp, #12]
 8008c6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d15c      	bne.n	8008d2a <_dtoa_r+0x502>
 8008c70:	4b83      	ldr	r3, [pc, #524]	; (8008e80 <_dtoa_r+0x658>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	4630      	mov	r0, r6
 8008c76:	4639      	mov	r1, r7
 8008c78:	f7f7 fb1e 	bl	80002b8 <__aeabi_dsub>
 8008c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c80:	4606      	mov	r6, r0
 8008c82:	460f      	mov	r7, r1
 8008c84:	f7f7 ff60 	bl	8000b48 <__aeabi_dcmpgt>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	f040 8296 	bne.w	80091ba <_dtoa_r+0x992>
 8008c8e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008c92:	4630      	mov	r0, r6
 8008c94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008c98:	4639      	mov	r1, r7
 8008c9a:	f7f7 ff37 	bl	8000b0c <__aeabi_dcmplt>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	f040 8288 	bne.w	80091b4 <_dtoa_r+0x98c>
 8008ca4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008ca8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008cac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f2c0 8158 	blt.w	8008f64 <_dtoa_r+0x73c>
 8008cb4:	f1ba 0f0e 	cmp.w	sl, #14
 8008cb8:	f300 8154 	bgt.w	8008f64 <_dtoa_r+0x73c>
 8008cbc:	4b6b      	ldr	r3, [pc, #428]	; (8008e6c <_dtoa_r+0x644>)
 8008cbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008cc2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f280 80e3 	bge.w	8008e94 <_dtoa_r+0x66c>
 8008cce:	9b01      	ldr	r3, [sp, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f300 80df 	bgt.w	8008e94 <_dtoa_r+0x66c>
 8008cd6:	f040 826d 	bne.w	80091b4 <_dtoa_r+0x98c>
 8008cda:	4b69      	ldr	r3, [pc, #420]	; (8008e80 <_dtoa_r+0x658>)
 8008cdc:	2200      	movs	r2, #0
 8008cde:	4640      	mov	r0, r8
 8008ce0:	4649      	mov	r1, r9
 8008ce2:	f7f7 fca1 	bl	8000628 <__aeabi_dmul>
 8008ce6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008cea:	f7f7 ff23 	bl	8000b34 <__aeabi_dcmpge>
 8008cee:	9e01      	ldr	r6, [sp, #4]
 8008cf0:	4637      	mov	r7, r6
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	f040 8243 	bne.w	800917e <_dtoa_r+0x956>
 8008cf8:	9d00      	ldr	r5, [sp, #0]
 8008cfa:	2331      	movs	r3, #49	; 0x31
 8008cfc:	f805 3b01 	strb.w	r3, [r5], #1
 8008d00:	f10a 0a01 	add.w	sl, sl, #1
 8008d04:	e23f      	b.n	8009186 <_dtoa_r+0x95e>
 8008d06:	07f2      	lsls	r2, r6, #31
 8008d08:	d505      	bpl.n	8008d16 <_dtoa_r+0x4ee>
 8008d0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d0e:	f7f7 fc8b 	bl	8000628 <__aeabi_dmul>
 8008d12:	3501      	adds	r5, #1
 8008d14:	2301      	movs	r3, #1
 8008d16:	1076      	asrs	r6, r6, #1
 8008d18:	3708      	adds	r7, #8
 8008d1a:	e76c      	b.n	8008bf6 <_dtoa_r+0x3ce>
 8008d1c:	2502      	movs	r5, #2
 8008d1e:	e76f      	b.n	8008c00 <_dtoa_r+0x3d8>
 8008d20:	9b01      	ldr	r3, [sp, #4]
 8008d22:	f8cd a01c 	str.w	sl, [sp, #28]
 8008d26:	930c      	str	r3, [sp, #48]	; 0x30
 8008d28:	e78d      	b.n	8008c46 <_dtoa_r+0x41e>
 8008d2a:	9900      	ldr	r1, [sp, #0]
 8008d2c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008d2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d30:	4b4e      	ldr	r3, [pc, #312]	; (8008e6c <_dtoa_r+0x644>)
 8008d32:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d36:	4401      	add	r1, r0
 8008d38:	9102      	str	r1, [sp, #8]
 8008d3a:	9908      	ldr	r1, [sp, #32]
 8008d3c:	eeb0 8a47 	vmov.f32	s16, s14
 8008d40:	eef0 8a67 	vmov.f32	s17, s15
 8008d44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008d4c:	2900      	cmp	r1, #0
 8008d4e:	d045      	beq.n	8008ddc <_dtoa_r+0x5b4>
 8008d50:	494c      	ldr	r1, [pc, #304]	; (8008e84 <_dtoa_r+0x65c>)
 8008d52:	2000      	movs	r0, #0
 8008d54:	f7f7 fd92 	bl	800087c <__aeabi_ddiv>
 8008d58:	ec53 2b18 	vmov	r2, r3, d8
 8008d5c:	f7f7 faac 	bl	80002b8 <__aeabi_dsub>
 8008d60:	9d00      	ldr	r5, [sp, #0]
 8008d62:	ec41 0b18 	vmov	d8, r0, r1
 8008d66:	4639      	mov	r1, r7
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f7f7 ff0d 	bl	8000b88 <__aeabi_d2iz>
 8008d6e:	900c      	str	r0, [sp, #48]	; 0x30
 8008d70:	f7f7 fbf0 	bl	8000554 <__aeabi_i2d>
 8008d74:	4602      	mov	r2, r0
 8008d76:	460b      	mov	r3, r1
 8008d78:	4630      	mov	r0, r6
 8008d7a:	4639      	mov	r1, r7
 8008d7c:	f7f7 fa9c 	bl	80002b8 <__aeabi_dsub>
 8008d80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d82:	3330      	adds	r3, #48	; 0x30
 8008d84:	f805 3b01 	strb.w	r3, [r5], #1
 8008d88:	ec53 2b18 	vmov	r2, r3, d8
 8008d8c:	4606      	mov	r6, r0
 8008d8e:	460f      	mov	r7, r1
 8008d90:	f7f7 febc 	bl	8000b0c <__aeabi_dcmplt>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	d165      	bne.n	8008e64 <_dtoa_r+0x63c>
 8008d98:	4632      	mov	r2, r6
 8008d9a:	463b      	mov	r3, r7
 8008d9c:	4935      	ldr	r1, [pc, #212]	; (8008e74 <_dtoa_r+0x64c>)
 8008d9e:	2000      	movs	r0, #0
 8008da0:	f7f7 fa8a 	bl	80002b8 <__aeabi_dsub>
 8008da4:	ec53 2b18 	vmov	r2, r3, d8
 8008da8:	f7f7 feb0 	bl	8000b0c <__aeabi_dcmplt>
 8008dac:	2800      	cmp	r0, #0
 8008dae:	f040 80b9 	bne.w	8008f24 <_dtoa_r+0x6fc>
 8008db2:	9b02      	ldr	r3, [sp, #8]
 8008db4:	429d      	cmp	r5, r3
 8008db6:	f43f af75 	beq.w	8008ca4 <_dtoa_r+0x47c>
 8008dba:	4b2f      	ldr	r3, [pc, #188]	; (8008e78 <_dtoa_r+0x650>)
 8008dbc:	ec51 0b18 	vmov	r0, r1, d8
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f7f7 fc31 	bl	8000628 <__aeabi_dmul>
 8008dc6:	4b2c      	ldr	r3, [pc, #176]	; (8008e78 <_dtoa_r+0x650>)
 8008dc8:	ec41 0b18 	vmov	d8, r0, r1
 8008dcc:	2200      	movs	r2, #0
 8008dce:	4630      	mov	r0, r6
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	f7f7 fc29 	bl	8000628 <__aeabi_dmul>
 8008dd6:	4606      	mov	r6, r0
 8008dd8:	460f      	mov	r7, r1
 8008dda:	e7c4      	b.n	8008d66 <_dtoa_r+0x53e>
 8008ddc:	ec51 0b17 	vmov	r0, r1, d7
 8008de0:	f7f7 fc22 	bl	8000628 <__aeabi_dmul>
 8008de4:	9b02      	ldr	r3, [sp, #8]
 8008de6:	9d00      	ldr	r5, [sp, #0]
 8008de8:	930c      	str	r3, [sp, #48]	; 0x30
 8008dea:	ec41 0b18 	vmov	d8, r0, r1
 8008dee:	4639      	mov	r1, r7
 8008df0:	4630      	mov	r0, r6
 8008df2:	f7f7 fec9 	bl	8000b88 <__aeabi_d2iz>
 8008df6:	9011      	str	r0, [sp, #68]	; 0x44
 8008df8:	f7f7 fbac 	bl	8000554 <__aeabi_i2d>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4630      	mov	r0, r6
 8008e02:	4639      	mov	r1, r7
 8008e04:	f7f7 fa58 	bl	80002b8 <__aeabi_dsub>
 8008e08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e0a:	3330      	adds	r3, #48	; 0x30
 8008e0c:	f805 3b01 	strb.w	r3, [r5], #1
 8008e10:	9b02      	ldr	r3, [sp, #8]
 8008e12:	429d      	cmp	r5, r3
 8008e14:	4606      	mov	r6, r0
 8008e16:	460f      	mov	r7, r1
 8008e18:	f04f 0200 	mov.w	r2, #0
 8008e1c:	d134      	bne.n	8008e88 <_dtoa_r+0x660>
 8008e1e:	4b19      	ldr	r3, [pc, #100]	; (8008e84 <_dtoa_r+0x65c>)
 8008e20:	ec51 0b18 	vmov	r0, r1, d8
 8008e24:	f7f7 fa4a 	bl	80002bc <__adddf3>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	4630      	mov	r0, r6
 8008e2e:	4639      	mov	r1, r7
 8008e30:	f7f7 fe8a 	bl	8000b48 <__aeabi_dcmpgt>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	d175      	bne.n	8008f24 <_dtoa_r+0x6fc>
 8008e38:	ec53 2b18 	vmov	r2, r3, d8
 8008e3c:	4911      	ldr	r1, [pc, #68]	; (8008e84 <_dtoa_r+0x65c>)
 8008e3e:	2000      	movs	r0, #0
 8008e40:	f7f7 fa3a 	bl	80002b8 <__aeabi_dsub>
 8008e44:	4602      	mov	r2, r0
 8008e46:	460b      	mov	r3, r1
 8008e48:	4630      	mov	r0, r6
 8008e4a:	4639      	mov	r1, r7
 8008e4c:	f7f7 fe5e 	bl	8000b0c <__aeabi_dcmplt>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	f43f af27 	beq.w	8008ca4 <_dtoa_r+0x47c>
 8008e56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e58:	1e6b      	subs	r3, r5, #1
 8008e5a:	930c      	str	r3, [sp, #48]	; 0x30
 8008e5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008e60:	2b30      	cmp	r3, #48	; 0x30
 8008e62:	d0f8      	beq.n	8008e56 <_dtoa_r+0x62e>
 8008e64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008e68:	e04a      	b.n	8008f00 <_dtoa_r+0x6d8>
 8008e6a:	bf00      	nop
 8008e6c:	0801dfe8 	.word	0x0801dfe8
 8008e70:	0801dfc0 	.word	0x0801dfc0
 8008e74:	3ff00000 	.word	0x3ff00000
 8008e78:	40240000 	.word	0x40240000
 8008e7c:	401c0000 	.word	0x401c0000
 8008e80:	40140000 	.word	0x40140000
 8008e84:	3fe00000 	.word	0x3fe00000
 8008e88:	4baf      	ldr	r3, [pc, #700]	; (8009148 <_dtoa_r+0x920>)
 8008e8a:	f7f7 fbcd 	bl	8000628 <__aeabi_dmul>
 8008e8e:	4606      	mov	r6, r0
 8008e90:	460f      	mov	r7, r1
 8008e92:	e7ac      	b.n	8008dee <_dtoa_r+0x5c6>
 8008e94:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008e98:	9d00      	ldr	r5, [sp, #0]
 8008e9a:	4642      	mov	r2, r8
 8008e9c:	464b      	mov	r3, r9
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	4639      	mov	r1, r7
 8008ea2:	f7f7 fceb 	bl	800087c <__aeabi_ddiv>
 8008ea6:	f7f7 fe6f 	bl	8000b88 <__aeabi_d2iz>
 8008eaa:	9002      	str	r0, [sp, #8]
 8008eac:	f7f7 fb52 	bl	8000554 <__aeabi_i2d>
 8008eb0:	4642      	mov	r2, r8
 8008eb2:	464b      	mov	r3, r9
 8008eb4:	f7f7 fbb8 	bl	8000628 <__aeabi_dmul>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	460b      	mov	r3, r1
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	4639      	mov	r1, r7
 8008ec0:	f7f7 f9fa 	bl	80002b8 <__aeabi_dsub>
 8008ec4:	9e02      	ldr	r6, [sp, #8]
 8008ec6:	9f01      	ldr	r7, [sp, #4]
 8008ec8:	3630      	adds	r6, #48	; 0x30
 8008eca:	f805 6b01 	strb.w	r6, [r5], #1
 8008ece:	9e00      	ldr	r6, [sp, #0]
 8008ed0:	1bae      	subs	r6, r5, r6
 8008ed2:	42b7      	cmp	r7, r6
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	d137      	bne.n	8008f4a <_dtoa_r+0x722>
 8008eda:	f7f7 f9ef 	bl	80002bc <__adddf3>
 8008ede:	4642      	mov	r2, r8
 8008ee0:	464b      	mov	r3, r9
 8008ee2:	4606      	mov	r6, r0
 8008ee4:	460f      	mov	r7, r1
 8008ee6:	f7f7 fe2f 	bl	8000b48 <__aeabi_dcmpgt>
 8008eea:	b9c8      	cbnz	r0, 8008f20 <_dtoa_r+0x6f8>
 8008eec:	4642      	mov	r2, r8
 8008eee:	464b      	mov	r3, r9
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	4639      	mov	r1, r7
 8008ef4:	f7f7 fe00 	bl	8000af8 <__aeabi_dcmpeq>
 8008ef8:	b110      	cbz	r0, 8008f00 <_dtoa_r+0x6d8>
 8008efa:	9b02      	ldr	r3, [sp, #8]
 8008efc:	07d9      	lsls	r1, r3, #31
 8008efe:	d40f      	bmi.n	8008f20 <_dtoa_r+0x6f8>
 8008f00:	4620      	mov	r0, r4
 8008f02:	4659      	mov	r1, fp
 8008f04:	f000 fe6a 	bl	8009bdc <_Bfree>
 8008f08:	2300      	movs	r3, #0
 8008f0a:	702b      	strb	r3, [r5, #0]
 8008f0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f0e:	f10a 0001 	add.w	r0, sl, #1
 8008f12:	6018      	str	r0, [r3, #0]
 8008f14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	f43f acd8 	beq.w	80088cc <_dtoa_r+0xa4>
 8008f1c:	601d      	str	r5, [r3, #0]
 8008f1e:	e4d5      	b.n	80088cc <_dtoa_r+0xa4>
 8008f20:	f8cd a01c 	str.w	sl, [sp, #28]
 8008f24:	462b      	mov	r3, r5
 8008f26:	461d      	mov	r5, r3
 8008f28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f2c:	2a39      	cmp	r2, #57	; 0x39
 8008f2e:	d108      	bne.n	8008f42 <_dtoa_r+0x71a>
 8008f30:	9a00      	ldr	r2, [sp, #0]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d1f7      	bne.n	8008f26 <_dtoa_r+0x6fe>
 8008f36:	9a07      	ldr	r2, [sp, #28]
 8008f38:	9900      	ldr	r1, [sp, #0]
 8008f3a:	3201      	adds	r2, #1
 8008f3c:	9207      	str	r2, [sp, #28]
 8008f3e:	2230      	movs	r2, #48	; 0x30
 8008f40:	700a      	strb	r2, [r1, #0]
 8008f42:	781a      	ldrb	r2, [r3, #0]
 8008f44:	3201      	adds	r2, #1
 8008f46:	701a      	strb	r2, [r3, #0]
 8008f48:	e78c      	b.n	8008e64 <_dtoa_r+0x63c>
 8008f4a:	4b7f      	ldr	r3, [pc, #508]	; (8009148 <_dtoa_r+0x920>)
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f7f7 fb6b 	bl	8000628 <__aeabi_dmul>
 8008f52:	2200      	movs	r2, #0
 8008f54:	2300      	movs	r3, #0
 8008f56:	4606      	mov	r6, r0
 8008f58:	460f      	mov	r7, r1
 8008f5a:	f7f7 fdcd 	bl	8000af8 <__aeabi_dcmpeq>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d09b      	beq.n	8008e9a <_dtoa_r+0x672>
 8008f62:	e7cd      	b.n	8008f00 <_dtoa_r+0x6d8>
 8008f64:	9a08      	ldr	r2, [sp, #32]
 8008f66:	2a00      	cmp	r2, #0
 8008f68:	f000 80c4 	beq.w	80090f4 <_dtoa_r+0x8cc>
 8008f6c:	9a05      	ldr	r2, [sp, #20]
 8008f6e:	2a01      	cmp	r2, #1
 8008f70:	f300 80a8 	bgt.w	80090c4 <_dtoa_r+0x89c>
 8008f74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f76:	2a00      	cmp	r2, #0
 8008f78:	f000 80a0 	beq.w	80090bc <_dtoa_r+0x894>
 8008f7c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008f80:	9e06      	ldr	r6, [sp, #24]
 8008f82:	4645      	mov	r5, r8
 8008f84:	9a04      	ldr	r2, [sp, #16]
 8008f86:	2101      	movs	r1, #1
 8008f88:	441a      	add	r2, r3
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	4498      	add	r8, r3
 8008f8e:	9204      	str	r2, [sp, #16]
 8008f90:	f000 ff2a 	bl	8009de8 <__i2b>
 8008f94:	4607      	mov	r7, r0
 8008f96:	2d00      	cmp	r5, #0
 8008f98:	dd0b      	ble.n	8008fb2 <_dtoa_r+0x78a>
 8008f9a:	9b04      	ldr	r3, [sp, #16]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	dd08      	ble.n	8008fb2 <_dtoa_r+0x78a>
 8008fa0:	42ab      	cmp	r3, r5
 8008fa2:	9a04      	ldr	r2, [sp, #16]
 8008fa4:	bfa8      	it	ge
 8008fa6:	462b      	movge	r3, r5
 8008fa8:	eba8 0803 	sub.w	r8, r8, r3
 8008fac:	1aed      	subs	r5, r5, r3
 8008fae:	1ad3      	subs	r3, r2, r3
 8008fb0:	9304      	str	r3, [sp, #16]
 8008fb2:	9b06      	ldr	r3, [sp, #24]
 8008fb4:	b1fb      	cbz	r3, 8008ff6 <_dtoa_r+0x7ce>
 8008fb6:	9b08      	ldr	r3, [sp, #32]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f000 809f 	beq.w	80090fc <_dtoa_r+0x8d4>
 8008fbe:	2e00      	cmp	r6, #0
 8008fc0:	dd11      	ble.n	8008fe6 <_dtoa_r+0x7be>
 8008fc2:	4639      	mov	r1, r7
 8008fc4:	4632      	mov	r2, r6
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	f000 ffca 	bl	8009f60 <__pow5mult>
 8008fcc:	465a      	mov	r2, fp
 8008fce:	4601      	mov	r1, r0
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	f000 ff1e 	bl	8009e14 <__multiply>
 8008fd8:	4659      	mov	r1, fp
 8008fda:	9007      	str	r0, [sp, #28]
 8008fdc:	4620      	mov	r0, r4
 8008fde:	f000 fdfd 	bl	8009bdc <_Bfree>
 8008fe2:	9b07      	ldr	r3, [sp, #28]
 8008fe4:	469b      	mov	fp, r3
 8008fe6:	9b06      	ldr	r3, [sp, #24]
 8008fe8:	1b9a      	subs	r2, r3, r6
 8008fea:	d004      	beq.n	8008ff6 <_dtoa_r+0x7ce>
 8008fec:	4659      	mov	r1, fp
 8008fee:	4620      	mov	r0, r4
 8008ff0:	f000 ffb6 	bl	8009f60 <__pow5mult>
 8008ff4:	4683      	mov	fp, r0
 8008ff6:	2101      	movs	r1, #1
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	f000 fef5 	bl	8009de8 <__i2b>
 8008ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009000:	2b00      	cmp	r3, #0
 8009002:	4606      	mov	r6, r0
 8009004:	dd7c      	ble.n	8009100 <_dtoa_r+0x8d8>
 8009006:	461a      	mov	r2, r3
 8009008:	4601      	mov	r1, r0
 800900a:	4620      	mov	r0, r4
 800900c:	f000 ffa8 	bl	8009f60 <__pow5mult>
 8009010:	9b05      	ldr	r3, [sp, #20]
 8009012:	2b01      	cmp	r3, #1
 8009014:	4606      	mov	r6, r0
 8009016:	dd76      	ble.n	8009106 <_dtoa_r+0x8de>
 8009018:	2300      	movs	r3, #0
 800901a:	9306      	str	r3, [sp, #24]
 800901c:	6933      	ldr	r3, [r6, #16]
 800901e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009022:	6918      	ldr	r0, [r3, #16]
 8009024:	f000 fe90 	bl	8009d48 <__hi0bits>
 8009028:	f1c0 0020 	rsb	r0, r0, #32
 800902c:	9b04      	ldr	r3, [sp, #16]
 800902e:	4418      	add	r0, r3
 8009030:	f010 001f 	ands.w	r0, r0, #31
 8009034:	f000 8086 	beq.w	8009144 <_dtoa_r+0x91c>
 8009038:	f1c0 0320 	rsb	r3, r0, #32
 800903c:	2b04      	cmp	r3, #4
 800903e:	dd7f      	ble.n	8009140 <_dtoa_r+0x918>
 8009040:	f1c0 001c 	rsb	r0, r0, #28
 8009044:	9b04      	ldr	r3, [sp, #16]
 8009046:	4403      	add	r3, r0
 8009048:	4480      	add	r8, r0
 800904a:	4405      	add	r5, r0
 800904c:	9304      	str	r3, [sp, #16]
 800904e:	f1b8 0f00 	cmp.w	r8, #0
 8009052:	dd05      	ble.n	8009060 <_dtoa_r+0x838>
 8009054:	4659      	mov	r1, fp
 8009056:	4642      	mov	r2, r8
 8009058:	4620      	mov	r0, r4
 800905a:	f000 ffdb 	bl	800a014 <__lshift>
 800905e:	4683      	mov	fp, r0
 8009060:	9b04      	ldr	r3, [sp, #16]
 8009062:	2b00      	cmp	r3, #0
 8009064:	dd05      	ble.n	8009072 <_dtoa_r+0x84a>
 8009066:	4631      	mov	r1, r6
 8009068:	461a      	mov	r2, r3
 800906a:	4620      	mov	r0, r4
 800906c:	f000 ffd2 	bl	800a014 <__lshift>
 8009070:	4606      	mov	r6, r0
 8009072:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009074:	2b00      	cmp	r3, #0
 8009076:	d069      	beq.n	800914c <_dtoa_r+0x924>
 8009078:	4631      	mov	r1, r6
 800907a:	4658      	mov	r0, fp
 800907c:	f001 f836 	bl	800a0ec <__mcmp>
 8009080:	2800      	cmp	r0, #0
 8009082:	da63      	bge.n	800914c <_dtoa_r+0x924>
 8009084:	2300      	movs	r3, #0
 8009086:	4659      	mov	r1, fp
 8009088:	220a      	movs	r2, #10
 800908a:	4620      	mov	r0, r4
 800908c:	f000 fdc8 	bl	8009c20 <__multadd>
 8009090:	9b08      	ldr	r3, [sp, #32]
 8009092:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009096:	4683      	mov	fp, r0
 8009098:	2b00      	cmp	r3, #0
 800909a:	f000 818f 	beq.w	80093bc <_dtoa_r+0xb94>
 800909e:	4639      	mov	r1, r7
 80090a0:	2300      	movs	r3, #0
 80090a2:	220a      	movs	r2, #10
 80090a4:	4620      	mov	r0, r4
 80090a6:	f000 fdbb 	bl	8009c20 <__multadd>
 80090aa:	f1b9 0f00 	cmp.w	r9, #0
 80090ae:	4607      	mov	r7, r0
 80090b0:	f300 808e 	bgt.w	80091d0 <_dtoa_r+0x9a8>
 80090b4:	9b05      	ldr	r3, [sp, #20]
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	dc50      	bgt.n	800915c <_dtoa_r+0x934>
 80090ba:	e089      	b.n	80091d0 <_dtoa_r+0x9a8>
 80090bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80090c2:	e75d      	b.n	8008f80 <_dtoa_r+0x758>
 80090c4:	9b01      	ldr	r3, [sp, #4]
 80090c6:	1e5e      	subs	r6, r3, #1
 80090c8:	9b06      	ldr	r3, [sp, #24]
 80090ca:	42b3      	cmp	r3, r6
 80090cc:	bfbf      	itttt	lt
 80090ce:	9b06      	ldrlt	r3, [sp, #24]
 80090d0:	9606      	strlt	r6, [sp, #24]
 80090d2:	1af2      	sublt	r2, r6, r3
 80090d4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80090d6:	bfb6      	itet	lt
 80090d8:	189b      	addlt	r3, r3, r2
 80090da:	1b9e      	subge	r6, r3, r6
 80090dc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80090de:	9b01      	ldr	r3, [sp, #4]
 80090e0:	bfb8      	it	lt
 80090e2:	2600      	movlt	r6, #0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	bfb5      	itete	lt
 80090e8:	eba8 0503 	sublt.w	r5, r8, r3
 80090ec:	9b01      	ldrge	r3, [sp, #4]
 80090ee:	2300      	movlt	r3, #0
 80090f0:	4645      	movge	r5, r8
 80090f2:	e747      	b.n	8008f84 <_dtoa_r+0x75c>
 80090f4:	9e06      	ldr	r6, [sp, #24]
 80090f6:	9f08      	ldr	r7, [sp, #32]
 80090f8:	4645      	mov	r5, r8
 80090fa:	e74c      	b.n	8008f96 <_dtoa_r+0x76e>
 80090fc:	9a06      	ldr	r2, [sp, #24]
 80090fe:	e775      	b.n	8008fec <_dtoa_r+0x7c4>
 8009100:	9b05      	ldr	r3, [sp, #20]
 8009102:	2b01      	cmp	r3, #1
 8009104:	dc18      	bgt.n	8009138 <_dtoa_r+0x910>
 8009106:	9b02      	ldr	r3, [sp, #8]
 8009108:	b9b3      	cbnz	r3, 8009138 <_dtoa_r+0x910>
 800910a:	9b03      	ldr	r3, [sp, #12]
 800910c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009110:	b9a3      	cbnz	r3, 800913c <_dtoa_r+0x914>
 8009112:	9b03      	ldr	r3, [sp, #12]
 8009114:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009118:	0d1b      	lsrs	r3, r3, #20
 800911a:	051b      	lsls	r3, r3, #20
 800911c:	b12b      	cbz	r3, 800912a <_dtoa_r+0x902>
 800911e:	9b04      	ldr	r3, [sp, #16]
 8009120:	3301      	adds	r3, #1
 8009122:	9304      	str	r3, [sp, #16]
 8009124:	f108 0801 	add.w	r8, r8, #1
 8009128:	2301      	movs	r3, #1
 800912a:	9306      	str	r3, [sp, #24]
 800912c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800912e:	2b00      	cmp	r3, #0
 8009130:	f47f af74 	bne.w	800901c <_dtoa_r+0x7f4>
 8009134:	2001      	movs	r0, #1
 8009136:	e779      	b.n	800902c <_dtoa_r+0x804>
 8009138:	2300      	movs	r3, #0
 800913a:	e7f6      	b.n	800912a <_dtoa_r+0x902>
 800913c:	9b02      	ldr	r3, [sp, #8]
 800913e:	e7f4      	b.n	800912a <_dtoa_r+0x902>
 8009140:	d085      	beq.n	800904e <_dtoa_r+0x826>
 8009142:	4618      	mov	r0, r3
 8009144:	301c      	adds	r0, #28
 8009146:	e77d      	b.n	8009044 <_dtoa_r+0x81c>
 8009148:	40240000 	.word	0x40240000
 800914c:	9b01      	ldr	r3, [sp, #4]
 800914e:	2b00      	cmp	r3, #0
 8009150:	dc38      	bgt.n	80091c4 <_dtoa_r+0x99c>
 8009152:	9b05      	ldr	r3, [sp, #20]
 8009154:	2b02      	cmp	r3, #2
 8009156:	dd35      	ble.n	80091c4 <_dtoa_r+0x99c>
 8009158:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800915c:	f1b9 0f00 	cmp.w	r9, #0
 8009160:	d10d      	bne.n	800917e <_dtoa_r+0x956>
 8009162:	4631      	mov	r1, r6
 8009164:	464b      	mov	r3, r9
 8009166:	2205      	movs	r2, #5
 8009168:	4620      	mov	r0, r4
 800916a:	f000 fd59 	bl	8009c20 <__multadd>
 800916e:	4601      	mov	r1, r0
 8009170:	4606      	mov	r6, r0
 8009172:	4658      	mov	r0, fp
 8009174:	f000 ffba 	bl	800a0ec <__mcmp>
 8009178:	2800      	cmp	r0, #0
 800917a:	f73f adbd 	bgt.w	8008cf8 <_dtoa_r+0x4d0>
 800917e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009180:	9d00      	ldr	r5, [sp, #0]
 8009182:	ea6f 0a03 	mvn.w	sl, r3
 8009186:	f04f 0800 	mov.w	r8, #0
 800918a:	4631      	mov	r1, r6
 800918c:	4620      	mov	r0, r4
 800918e:	f000 fd25 	bl	8009bdc <_Bfree>
 8009192:	2f00      	cmp	r7, #0
 8009194:	f43f aeb4 	beq.w	8008f00 <_dtoa_r+0x6d8>
 8009198:	f1b8 0f00 	cmp.w	r8, #0
 800919c:	d005      	beq.n	80091aa <_dtoa_r+0x982>
 800919e:	45b8      	cmp	r8, r7
 80091a0:	d003      	beq.n	80091aa <_dtoa_r+0x982>
 80091a2:	4641      	mov	r1, r8
 80091a4:	4620      	mov	r0, r4
 80091a6:	f000 fd19 	bl	8009bdc <_Bfree>
 80091aa:	4639      	mov	r1, r7
 80091ac:	4620      	mov	r0, r4
 80091ae:	f000 fd15 	bl	8009bdc <_Bfree>
 80091b2:	e6a5      	b.n	8008f00 <_dtoa_r+0x6d8>
 80091b4:	2600      	movs	r6, #0
 80091b6:	4637      	mov	r7, r6
 80091b8:	e7e1      	b.n	800917e <_dtoa_r+0x956>
 80091ba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80091bc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80091c0:	4637      	mov	r7, r6
 80091c2:	e599      	b.n	8008cf8 <_dtoa_r+0x4d0>
 80091c4:	9b08      	ldr	r3, [sp, #32]
 80091c6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	f000 80fd 	beq.w	80093ca <_dtoa_r+0xba2>
 80091d0:	2d00      	cmp	r5, #0
 80091d2:	dd05      	ble.n	80091e0 <_dtoa_r+0x9b8>
 80091d4:	4639      	mov	r1, r7
 80091d6:	462a      	mov	r2, r5
 80091d8:	4620      	mov	r0, r4
 80091da:	f000 ff1b 	bl	800a014 <__lshift>
 80091de:	4607      	mov	r7, r0
 80091e0:	9b06      	ldr	r3, [sp, #24]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d05c      	beq.n	80092a0 <_dtoa_r+0xa78>
 80091e6:	6879      	ldr	r1, [r7, #4]
 80091e8:	4620      	mov	r0, r4
 80091ea:	f000 fcb7 	bl	8009b5c <_Balloc>
 80091ee:	4605      	mov	r5, r0
 80091f0:	b928      	cbnz	r0, 80091fe <_dtoa_r+0x9d6>
 80091f2:	4b80      	ldr	r3, [pc, #512]	; (80093f4 <_dtoa_r+0xbcc>)
 80091f4:	4602      	mov	r2, r0
 80091f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80091fa:	f7ff bb2e 	b.w	800885a <_dtoa_r+0x32>
 80091fe:	693a      	ldr	r2, [r7, #16]
 8009200:	3202      	adds	r2, #2
 8009202:	0092      	lsls	r2, r2, #2
 8009204:	f107 010c 	add.w	r1, r7, #12
 8009208:	300c      	adds	r0, #12
 800920a:	f000 fc99 	bl	8009b40 <memcpy>
 800920e:	2201      	movs	r2, #1
 8009210:	4629      	mov	r1, r5
 8009212:	4620      	mov	r0, r4
 8009214:	f000 fefe 	bl	800a014 <__lshift>
 8009218:	9b00      	ldr	r3, [sp, #0]
 800921a:	3301      	adds	r3, #1
 800921c:	9301      	str	r3, [sp, #4]
 800921e:	9b00      	ldr	r3, [sp, #0]
 8009220:	444b      	add	r3, r9
 8009222:	9307      	str	r3, [sp, #28]
 8009224:	9b02      	ldr	r3, [sp, #8]
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	46b8      	mov	r8, r7
 800922c:	9306      	str	r3, [sp, #24]
 800922e:	4607      	mov	r7, r0
 8009230:	9b01      	ldr	r3, [sp, #4]
 8009232:	4631      	mov	r1, r6
 8009234:	3b01      	subs	r3, #1
 8009236:	4658      	mov	r0, fp
 8009238:	9302      	str	r3, [sp, #8]
 800923a:	f7ff fa67 	bl	800870c <quorem>
 800923e:	4603      	mov	r3, r0
 8009240:	3330      	adds	r3, #48	; 0x30
 8009242:	9004      	str	r0, [sp, #16]
 8009244:	4641      	mov	r1, r8
 8009246:	4658      	mov	r0, fp
 8009248:	9308      	str	r3, [sp, #32]
 800924a:	f000 ff4f 	bl	800a0ec <__mcmp>
 800924e:	463a      	mov	r2, r7
 8009250:	4681      	mov	r9, r0
 8009252:	4631      	mov	r1, r6
 8009254:	4620      	mov	r0, r4
 8009256:	f000 ff65 	bl	800a124 <__mdiff>
 800925a:	68c2      	ldr	r2, [r0, #12]
 800925c:	9b08      	ldr	r3, [sp, #32]
 800925e:	4605      	mov	r5, r0
 8009260:	bb02      	cbnz	r2, 80092a4 <_dtoa_r+0xa7c>
 8009262:	4601      	mov	r1, r0
 8009264:	4658      	mov	r0, fp
 8009266:	f000 ff41 	bl	800a0ec <__mcmp>
 800926a:	9b08      	ldr	r3, [sp, #32]
 800926c:	4602      	mov	r2, r0
 800926e:	4629      	mov	r1, r5
 8009270:	4620      	mov	r0, r4
 8009272:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009276:	f000 fcb1 	bl	8009bdc <_Bfree>
 800927a:	9b05      	ldr	r3, [sp, #20]
 800927c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800927e:	9d01      	ldr	r5, [sp, #4]
 8009280:	ea43 0102 	orr.w	r1, r3, r2
 8009284:	9b06      	ldr	r3, [sp, #24]
 8009286:	430b      	orrs	r3, r1
 8009288:	9b08      	ldr	r3, [sp, #32]
 800928a:	d10d      	bne.n	80092a8 <_dtoa_r+0xa80>
 800928c:	2b39      	cmp	r3, #57	; 0x39
 800928e:	d029      	beq.n	80092e4 <_dtoa_r+0xabc>
 8009290:	f1b9 0f00 	cmp.w	r9, #0
 8009294:	dd01      	ble.n	800929a <_dtoa_r+0xa72>
 8009296:	9b04      	ldr	r3, [sp, #16]
 8009298:	3331      	adds	r3, #49	; 0x31
 800929a:	9a02      	ldr	r2, [sp, #8]
 800929c:	7013      	strb	r3, [r2, #0]
 800929e:	e774      	b.n	800918a <_dtoa_r+0x962>
 80092a0:	4638      	mov	r0, r7
 80092a2:	e7b9      	b.n	8009218 <_dtoa_r+0x9f0>
 80092a4:	2201      	movs	r2, #1
 80092a6:	e7e2      	b.n	800926e <_dtoa_r+0xa46>
 80092a8:	f1b9 0f00 	cmp.w	r9, #0
 80092ac:	db06      	blt.n	80092bc <_dtoa_r+0xa94>
 80092ae:	9905      	ldr	r1, [sp, #20]
 80092b0:	ea41 0909 	orr.w	r9, r1, r9
 80092b4:	9906      	ldr	r1, [sp, #24]
 80092b6:	ea59 0101 	orrs.w	r1, r9, r1
 80092ba:	d120      	bne.n	80092fe <_dtoa_r+0xad6>
 80092bc:	2a00      	cmp	r2, #0
 80092be:	ddec      	ble.n	800929a <_dtoa_r+0xa72>
 80092c0:	4659      	mov	r1, fp
 80092c2:	2201      	movs	r2, #1
 80092c4:	4620      	mov	r0, r4
 80092c6:	9301      	str	r3, [sp, #4]
 80092c8:	f000 fea4 	bl	800a014 <__lshift>
 80092cc:	4631      	mov	r1, r6
 80092ce:	4683      	mov	fp, r0
 80092d0:	f000 ff0c 	bl	800a0ec <__mcmp>
 80092d4:	2800      	cmp	r0, #0
 80092d6:	9b01      	ldr	r3, [sp, #4]
 80092d8:	dc02      	bgt.n	80092e0 <_dtoa_r+0xab8>
 80092da:	d1de      	bne.n	800929a <_dtoa_r+0xa72>
 80092dc:	07da      	lsls	r2, r3, #31
 80092de:	d5dc      	bpl.n	800929a <_dtoa_r+0xa72>
 80092e0:	2b39      	cmp	r3, #57	; 0x39
 80092e2:	d1d8      	bne.n	8009296 <_dtoa_r+0xa6e>
 80092e4:	9a02      	ldr	r2, [sp, #8]
 80092e6:	2339      	movs	r3, #57	; 0x39
 80092e8:	7013      	strb	r3, [r2, #0]
 80092ea:	462b      	mov	r3, r5
 80092ec:	461d      	mov	r5, r3
 80092ee:	3b01      	subs	r3, #1
 80092f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80092f4:	2a39      	cmp	r2, #57	; 0x39
 80092f6:	d050      	beq.n	800939a <_dtoa_r+0xb72>
 80092f8:	3201      	adds	r2, #1
 80092fa:	701a      	strb	r2, [r3, #0]
 80092fc:	e745      	b.n	800918a <_dtoa_r+0x962>
 80092fe:	2a00      	cmp	r2, #0
 8009300:	dd03      	ble.n	800930a <_dtoa_r+0xae2>
 8009302:	2b39      	cmp	r3, #57	; 0x39
 8009304:	d0ee      	beq.n	80092e4 <_dtoa_r+0xabc>
 8009306:	3301      	adds	r3, #1
 8009308:	e7c7      	b.n	800929a <_dtoa_r+0xa72>
 800930a:	9a01      	ldr	r2, [sp, #4]
 800930c:	9907      	ldr	r1, [sp, #28]
 800930e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009312:	428a      	cmp	r2, r1
 8009314:	d02a      	beq.n	800936c <_dtoa_r+0xb44>
 8009316:	4659      	mov	r1, fp
 8009318:	2300      	movs	r3, #0
 800931a:	220a      	movs	r2, #10
 800931c:	4620      	mov	r0, r4
 800931e:	f000 fc7f 	bl	8009c20 <__multadd>
 8009322:	45b8      	cmp	r8, r7
 8009324:	4683      	mov	fp, r0
 8009326:	f04f 0300 	mov.w	r3, #0
 800932a:	f04f 020a 	mov.w	r2, #10
 800932e:	4641      	mov	r1, r8
 8009330:	4620      	mov	r0, r4
 8009332:	d107      	bne.n	8009344 <_dtoa_r+0xb1c>
 8009334:	f000 fc74 	bl	8009c20 <__multadd>
 8009338:	4680      	mov	r8, r0
 800933a:	4607      	mov	r7, r0
 800933c:	9b01      	ldr	r3, [sp, #4]
 800933e:	3301      	adds	r3, #1
 8009340:	9301      	str	r3, [sp, #4]
 8009342:	e775      	b.n	8009230 <_dtoa_r+0xa08>
 8009344:	f000 fc6c 	bl	8009c20 <__multadd>
 8009348:	4639      	mov	r1, r7
 800934a:	4680      	mov	r8, r0
 800934c:	2300      	movs	r3, #0
 800934e:	220a      	movs	r2, #10
 8009350:	4620      	mov	r0, r4
 8009352:	f000 fc65 	bl	8009c20 <__multadd>
 8009356:	4607      	mov	r7, r0
 8009358:	e7f0      	b.n	800933c <_dtoa_r+0xb14>
 800935a:	f1b9 0f00 	cmp.w	r9, #0
 800935e:	9a00      	ldr	r2, [sp, #0]
 8009360:	bfcc      	ite	gt
 8009362:	464d      	movgt	r5, r9
 8009364:	2501      	movle	r5, #1
 8009366:	4415      	add	r5, r2
 8009368:	f04f 0800 	mov.w	r8, #0
 800936c:	4659      	mov	r1, fp
 800936e:	2201      	movs	r2, #1
 8009370:	4620      	mov	r0, r4
 8009372:	9301      	str	r3, [sp, #4]
 8009374:	f000 fe4e 	bl	800a014 <__lshift>
 8009378:	4631      	mov	r1, r6
 800937a:	4683      	mov	fp, r0
 800937c:	f000 feb6 	bl	800a0ec <__mcmp>
 8009380:	2800      	cmp	r0, #0
 8009382:	dcb2      	bgt.n	80092ea <_dtoa_r+0xac2>
 8009384:	d102      	bne.n	800938c <_dtoa_r+0xb64>
 8009386:	9b01      	ldr	r3, [sp, #4]
 8009388:	07db      	lsls	r3, r3, #31
 800938a:	d4ae      	bmi.n	80092ea <_dtoa_r+0xac2>
 800938c:	462b      	mov	r3, r5
 800938e:	461d      	mov	r5, r3
 8009390:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009394:	2a30      	cmp	r2, #48	; 0x30
 8009396:	d0fa      	beq.n	800938e <_dtoa_r+0xb66>
 8009398:	e6f7      	b.n	800918a <_dtoa_r+0x962>
 800939a:	9a00      	ldr	r2, [sp, #0]
 800939c:	429a      	cmp	r2, r3
 800939e:	d1a5      	bne.n	80092ec <_dtoa_r+0xac4>
 80093a0:	f10a 0a01 	add.w	sl, sl, #1
 80093a4:	2331      	movs	r3, #49	; 0x31
 80093a6:	e779      	b.n	800929c <_dtoa_r+0xa74>
 80093a8:	4b13      	ldr	r3, [pc, #76]	; (80093f8 <_dtoa_r+0xbd0>)
 80093aa:	f7ff baaf 	b.w	800890c <_dtoa_r+0xe4>
 80093ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	f47f aa86 	bne.w	80088c2 <_dtoa_r+0x9a>
 80093b6:	4b11      	ldr	r3, [pc, #68]	; (80093fc <_dtoa_r+0xbd4>)
 80093b8:	f7ff baa8 	b.w	800890c <_dtoa_r+0xe4>
 80093bc:	f1b9 0f00 	cmp.w	r9, #0
 80093c0:	dc03      	bgt.n	80093ca <_dtoa_r+0xba2>
 80093c2:	9b05      	ldr	r3, [sp, #20]
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	f73f aec9 	bgt.w	800915c <_dtoa_r+0x934>
 80093ca:	9d00      	ldr	r5, [sp, #0]
 80093cc:	4631      	mov	r1, r6
 80093ce:	4658      	mov	r0, fp
 80093d0:	f7ff f99c 	bl	800870c <quorem>
 80093d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80093d8:	f805 3b01 	strb.w	r3, [r5], #1
 80093dc:	9a00      	ldr	r2, [sp, #0]
 80093de:	1aaa      	subs	r2, r5, r2
 80093e0:	4591      	cmp	r9, r2
 80093e2:	ddba      	ble.n	800935a <_dtoa_r+0xb32>
 80093e4:	4659      	mov	r1, fp
 80093e6:	2300      	movs	r3, #0
 80093e8:	220a      	movs	r2, #10
 80093ea:	4620      	mov	r0, r4
 80093ec:	f000 fc18 	bl	8009c20 <__multadd>
 80093f0:	4683      	mov	fp, r0
 80093f2:	e7eb      	b.n	80093cc <_dtoa_r+0xba4>
 80093f4:	0801ded1 	.word	0x0801ded1
 80093f8:	0801dc34 	.word	0x0801dc34
 80093fc:	0801de65 	.word	0x0801de65

08009400 <fiprintf>:
 8009400:	b40e      	push	{r1, r2, r3}
 8009402:	b503      	push	{r0, r1, lr}
 8009404:	4601      	mov	r1, r0
 8009406:	ab03      	add	r3, sp, #12
 8009408:	4805      	ldr	r0, [pc, #20]	; (8009420 <fiprintf+0x20>)
 800940a:	f853 2b04 	ldr.w	r2, [r3], #4
 800940e:	6800      	ldr	r0, [r0, #0]
 8009410:	9301      	str	r3, [sp, #4]
 8009412:	f001 fa9d 	bl	800a950 <_vfiprintf_r>
 8009416:	b002      	add	sp, #8
 8009418:	f85d eb04 	ldr.w	lr, [sp], #4
 800941c:	b003      	add	sp, #12
 800941e:	4770      	bx	lr
 8009420:	2000003c 	.word	0x2000003c

08009424 <rshift>:
 8009424:	6903      	ldr	r3, [r0, #16]
 8009426:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800942a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800942e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009432:	f100 0414 	add.w	r4, r0, #20
 8009436:	dd45      	ble.n	80094c4 <rshift+0xa0>
 8009438:	f011 011f 	ands.w	r1, r1, #31
 800943c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009440:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009444:	d10c      	bne.n	8009460 <rshift+0x3c>
 8009446:	f100 0710 	add.w	r7, r0, #16
 800944a:	4629      	mov	r1, r5
 800944c:	42b1      	cmp	r1, r6
 800944e:	d334      	bcc.n	80094ba <rshift+0x96>
 8009450:	1a9b      	subs	r3, r3, r2
 8009452:	009b      	lsls	r3, r3, #2
 8009454:	1eea      	subs	r2, r5, #3
 8009456:	4296      	cmp	r6, r2
 8009458:	bf38      	it	cc
 800945a:	2300      	movcc	r3, #0
 800945c:	4423      	add	r3, r4
 800945e:	e015      	b.n	800948c <rshift+0x68>
 8009460:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009464:	f1c1 0820 	rsb	r8, r1, #32
 8009468:	40cf      	lsrs	r7, r1
 800946a:	f105 0e04 	add.w	lr, r5, #4
 800946e:	46a1      	mov	r9, r4
 8009470:	4576      	cmp	r6, lr
 8009472:	46f4      	mov	ip, lr
 8009474:	d815      	bhi.n	80094a2 <rshift+0x7e>
 8009476:	1a9b      	subs	r3, r3, r2
 8009478:	009a      	lsls	r2, r3, #2
 800947a:	3a04      	subs	r2, #4
 800947c:	3501      	adds	r5, #1
 800947e:	42ae      	cmp	r6, r5
 8009480:	bf38      	it	cc
 8009482:	2200      	movcc	r2, #0
 8009484:	18a3      	adds	r3, r4, r2
 8009486:	50a7      	str	r7, [r4, r2]
 8009488:	b107      	cbz	r7, 800948c <rshift+0x68>
 800948a:	3304      	adds	r3, #4
 800948c:	1b1a      	subs	r2, r3, r4
 800948e:	42a3      	cmp	r3, r4
 8009490:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009494:	bf08      	it	eq
 8009496:	2300      	moveq	r3, #0
 8009498:	6102      	str	r2, [r0, #16]
 800949a:	bf08      	it	eq
 800949c:	6143      	streq	r3, [r0, #20]
 800949e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094a2:	f8dc c000 	ldr.w	ip, [ip]
 80094a6:	fa0c fc08 	lsl.w	ip, ip, r8
 80094aa:	ea4c 0707 	orr.w	r7, ip, r7
 80094ae:	f849 7b04 	str.w	r7, [r9], #4
 80094b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80094b6:	40cf      	lsrs	r7, r1
 80094b8:	e7da      	b.n	8009470 <rshift+0x4c>
 80094ba:	f851 cb04 	ldr.w	ip, [r1], #4
 80094be:	f847 cf04 	str.w	ip, [r7, #4]!
 80094c2:	e7c3      	b.n	800944c <rshift+0x28>
 80094c4:	4623      	mov	r3, r4
 80094c6:	e7e1      	b.n	800948c <rshift+0x68>

080094c8 <__hexdig_fun>:
 80094c8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80094cc:	2b09      	cmp	r3, #9
 80094ce:	d802      	bhi.n	80094d6 <__hexdig_fun+0xe>
 80094d0:	3820      	subs	r0, #32
 80094d2:	b2c0      	uxtb	r0, r0
 80094d4:	4770      	bx	lr
 80094d6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80094da:	2b05      	cmp	r3, #5
 80094dc:	d801      	bhi.n	80094e2 <__hexdig_fun+0x1a>
 80094de:	3847      	subs	r0, #71	; 0x47
 80094e0:	e7f7      	b.n	80094d2 <__hexdig_fun+0xa>
 80094e2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80094e6:	2b05      	cmp	r3, #5
 80094e8:	d801      	bhi.n	80094ee <__hexdig_fun+0x26>
 80094ea:	3827      	subs	r0, #39	; 0x27
 80094ec:	e7f1      	b.n	80094d2 <__hexdig_fun+0xa>
 80094ee:	2000      	movs	r0, #0
 80094f0:	4770      	bx	lr
	...

080094f4 <__gethex>:
 80094f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f8:	ed2d 8b02 	vpush	{d8}
 80094fc:	b089      	sub	sp, #36	; 0x24
 80094fe:	ee08 0a10 	vmov	s16, r0
 8009502:	9304      	str	r3, [sp, #16]
 8009504:	4bbc      	ldr	r3, [pc, #752]	; (80097f8 <__gethex+0x304>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	9301      	str	r3, [sp, #4]
 800950a:	4618      	mov	r0, r3
 800950c:	468b      	mov	fp, r1
 800950e:	4690      	mov	r8, r2
 8009510:	f7f6 fe70 	bl	80001f4 <strlen>
 8009514:	9b01      	ldr	r3, [sp, #4]
 8009516:	f8db 2000 	ldr.w	r2, [fp]
 800951a:	4403      	add	r3, r0
 800951c:	4682      	mov	sl, r0
 800951e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009522:	9305      	str	r3, [sp, #20]
 8009524:	1c93      	adds	r3, r2, #2
 8009526:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800952a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800952e:	32fe      	adds	r2, #254	; 0xfe
 8009530:	18d1      	adds	r1, r2, r3
 8009532:	461f      	mov	r7, r3
 8009534:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009538:	9100      	str	r1, [sp, #0]
 800953a:	2830      	cmp	r0, #48	; 0x30
 800953c:	d0f8      	beq.n	8009530 <__gethex+0x3c>
 800953e:	f7ff ffc3 	bl	80094c8 <__hexdig_fun>
 8009542:	4604      	mov	r4, r0
 8009544:	2800      	cmp	r0, #0
 8009546:	d13a      	bne.n	80095be <__gethex+0xca>
 8009548:	9901      	ldr	r1, [sp, #4]
 800954a:	4652      	mov	r2, sl
 800954c:	4638      	mov	r0, r7
 800954e:	f001 fb47 	bl	800abe0 <strncmp>
 8009552:	4605      	mov	r5, r0
 8009554:	2800      	cmp	r0, #0
 8009556:	d168      	bne.n	800962a <__gethex+0x136>
 8009558:	f817 000a 	ldrb.w	r0, [r7, sl]
 800955c:	eb07 060a 	add.w	r6, r7, sl
 8009560:	f7ff ffb2 	bl	80094c8 <__hexdig_fun>
 8009564:	2800      	cmp	r0, #0
 8009566:	d062      	beq.n	800962e <__gethex+0x13a>
 8009568:	4633      	mov	r3, r6
 800956a:	7818      	ldrb	r0, [r3, #0]
 800956c:	2830      	cmp	r0, #48	; 0x30
 800956e:	461f      	mov	r7, r3
 8009570:	f103 0301 	add.w	r3, r3, #1
 8009574:	d0f9      	beq.n	800956a <__gethex+0x76>
 8009576:	f7ff ffa7 	bl	80094c8 <__hexdig_fun>
 800957a:	2301      	movs	r3, #1
 800957c:	fab0 f480 	clz	r4, r0
 8009580:	0964      	lsrs	r4, r4, #5
 8009582:	4635      	mov	r5, r6
 8009584:	9300      	str	r3, [sp, #0]
 8009586:	463a      	mov	r2, r7
 8009588:	4616      	mov	r6, r2
 800958a:	3201      	adds	r2, #1
 800958c:	7830      	ldrb	r0, [r6, #0]
 800958e:	f7ff ff9b 	bl	80094c8 <__hexdig_fun>
 8009592:	2800      	cmp	r0, #0
 8009594:	d1f8      	bne.n	8009588 <__gethex+0x94>
 8009596:	9901      	ldr	r1, [sp, #4]
 8009598:	4652      	mov	r2, sl
 800959a:	4630      	mov	r0, r6
 800959c:	f001 fb20 	bl	800abe0 <strncmp>
 80095a0:	b980      	cbnz	r0, 80095c4 <__gethex+0xd0>
 80095a2:	b94d      	cbnz	r5, 80095b8 <__gethex+0xc4>
 80095a4:	eb06 050a 	add.w	r5, r6, sl
 80095a8:	462a      	mov	r2, r5
 80095aa:	4616      	mov	r6, r2
 80095ac:	3201      	adds	r2, #1
 80095ae:	7830      	ldrb	r0, [r6, #0]
 80095b0:	f7ff ff8a 	bl	80094c8 <__hexdig_fun>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d1f8      	bne.n	80095aa <__gethex+0xb6>
 80095b8:	1bad      	subs	r5, r5, r6
 80095ba:	00ad      	lsls	r5, r5, #2
 80095bc:	e004      	b.n	80095c8 <__gethex+0xd4>
 80095be:	2400      	movs	r4, #0
 80095c0:	4625      	mov	r5, r4
 80095c2:	e7e0      	b.n	8009586 <__gethex+0x92>
 80095c4:	2d00      	cmp	r5, #0
 80095c6:	d1f7      	bne.n	80095b8 <__gethex+0xc4>
 80095c8:	7833      	ldrb	r3, [r6, #0]
 80095ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80095ce:	2b50      	cmp	r3, #80	; 0x50
 80095d0:	d13b      	bne.n	800964a <__gethex+0x156>
 80095d2:	7873      	ldrb	r3, [r6, #1]
 80095d4:	2b2b      	cmp	r3, #43	; 0x2b
 80095d6:	d02c      	beq.n	8009632 <__gethex+0x13e>
 80095d8:	2b2d      	cmp	r3, #45	; 0x2d
 80095da:	d02e      	beq.n	800963a <__gethex+0x146>
 80095dc:	1c71      	adds	r1, r6, #1
 80095de:	f04f 0900 	mov.w	r9, #0
 80095e2:	7808      	ldrb	r0, [r1, #0]
 80095e4:	f7ff ff70 	bl	80094c8 <__hexdig_fun>
 80095e8:	1e43      	subs	r3, r0, #1
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	2b18      	cmp	r3, #24
 80095ee:	d82c      	bhi.n	800964a <__gethex+0x156>
 80095f0:	f1a0 0210 	sub.w	r2, r0, #16
 80095f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80095f8:	f7ff ff66 	bl	80094c8 <__hexdig_fun>
 80095fc:	1e43      	subs	r3, r0, #1
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	2b18      	cmp	r3, #24
 8009602:	d91d      	bls.n	8009640 <__gethex+0x14c>
 8009604:	f1b9 0f00 	cmp.w	r9, #0
 8009608:	d000      	beq.n	800960c <__gethex+0x118>
 800960a:	4252      	negs	r2, r2
 800960c:	4415      	add	r5, r2
 800960e:	f8cb 1000 	str.w	r1, [fp]
 8009612:	b1e4      	cbz	r4, 800964e <__gethex+0x15a>
 8009614:	9b00      	ldr	r3, [sp, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	bf14      	ite	ne
 800961a:	2700      	movne	r7, #0
 800961c:	2706      	moveq	r7, #6
 800961e:	4638      	mov	r0, r7
 8009620:	b009      	add	sp, #36	; 0x24
 8009622:	ecbd 8b02 	vpop	{d8}
 8009626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800962a:	463e      	mov	r6, r7
 800962c:	4625      	mov	r5, r4
 800962e:	2401      	movs	r4, #1
 8009630:	e7ca      	b.n	80095c8 <__gethex+0xd4>
 8009632:	f04f 0900 	mov.w	r9, #0
 8009636:	1cb1      	adds	r1, r6, #2
 8009638:	e7d3      	b.n	80095e2 <__gethex+0xee>
 800963a:	f04f 0901 	mov.w	r9, #1
 800963e:	e7fa      	b.n	8009636 <__gethex+0x142>
 8009640:	230a      	movs	r3, #10
 8009642:	fb03 0202 	mla	r2, r3, r2, r0
 8009646:	3a10      	subs	r2, #16
 8009648:	e7d4      	b.n	80095f4 <__gethex+0x100>
 800964a:	4631      	mov	r1, r6
 800964c:	e7df      	b.n	800960e <__gethex+0x11a>
 800964e:	1bf3      	subs	r3, r6, r7
 8009650:	3b01      	subs	r3, #1
 8009652:	4621      	mov	r1, r4
 8009654:	2b07      	cmp	r3, #7
 8009656:	dc0b      	bgt.n	8009670 <__gethex+0x17c>
 8009658:	ee18 0a10 	vmov	r0, s16
 800965c:	f000 fa7e 	bl	8009b5c <_Balloc>
 8009660:	4604      	mov	r4, r0
 8009662:	b940      	cbnz	r0, 8009676 <__gethex+0x182>
 8009664:	4b65      	ldr	r3, [pc, #404]	; (80097fc <__gethex+0x308>)
 8009666:	4602      	mov	r2, r0
 8009668:	21de      	movs	r1, #222	; 0xde
 800966a:	4865      	ldr	r0, [pc, #404]	; (8009800 <__gethex+0x30c>)
 800966c:	f7ff f830 	bl	80086d0 <__assert_func>
 8009670:	3101      	adds	r1, #1
 8009672:	105b      	asrs	r3, r3, #1
 8009674:	e7ee      	b.n	8009654 <__gethex+0x160>
 8009676:	f100 0914 	add.w	r9, r0, #20
 800967a:	f04f 0b00 	mov.w	fp, #0
 800967e:	f1ca 0301 	rsb	r3, sl, #1
 8009682:	f8cd 9008 	str.w	r9, [sp, #8]
 8009686:	f8cd b000 	str.w	fp, [sp]
 800968a:	9306      	str	r3, [sp, #24]
 800968c:	42b7      	cmp	r7, r6
 800968e:	d340      	bcc.n	8009712 <__gethex+0x21e>
 8009690:	9802      	ldr	r0, [sp, #8]
 8009692:	9b00      	ldr	r3, [sp, #0]
 8009694:	f840 3b04 	str.w	r3, [r0], #4
 8009698:	eba0 0009 	sub.w	r0, r0, r9
 800969c:	1080      	asrs	r0, r0, #2
 800969e:	0146      	lsls	r6, r0, #5
 80096a0:	6120      	str	r0, [r4, #16]
 80096a2:	4618      	mov	r0, r3
 80096a4:	f000 fb50 	bl	8009d48 <__hi0bits>
 80096a8:	1a30      	subs	r0, r6, r0
 80096aa:	f8d8 6000 	ldr.w	r6, [r8]
 80096ae:	42b0      	cmp	r0, r6
 80096b0:	dd63      	ble.n	800977a <__gethex+0x286>
 80096b2:	1b87      	subs	r7, r0, r6
 80096b4:	4639      	mov	r1, r7
 80096b6:	4620      	mov	r0, r4
 80096b8:	f000 feea 	bl	800a490 <__any_on>
 80096bc:	4682      	mov	sl, r0
 80096be:	b1a8      	cbz	r0, 80096ec <__gethex+0x1f8>
 80096c0:	1e7b      	subs	r3, r7, #1
 80096c2:	1159      	asrs	r1, r3, #5
 80096c4:	f003 021f 	and.w	r2, r3, #31
 80096c8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80096cc:	f04f 0a01 	mov.w	sl, #1
 80096d0:	fa0a f202 	lsl.w	r2, sl, r2
 80096d4:	420a      	tst	r2, r1
 80096d6:	d009      	beq.n	80096ec <__gethex+0x1f8>
 80096d8:	4553      	cmp	r3, sl
 80096da:	dd05      	ble.n	80096e8 <__gethex+0x1f4>
 80096dc:	1eb9      	subs	r1, r7, #2
 80096de:	4620      	mov	r0, r4
 80096e0:	f000 fed6 	bl	800a490 <__any_on>
 80096e4:	2800      	cmp	r0, #0
 80096e6:	d145      	bne.n	8009774 <__gethex+0x280>
 80096e8:	f04f 0a02 	mov.w	sl, #2
 80096ec:	4639      	mov	r1, r7
 80096ee:	4620      	mov	r0, r4
 80096f0:	f7ff fe98 	bl	8009424 <rshift>
 80096f4:	443d      	add	r5, r7
 80096f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096fa:	42ab      	cmp	r3, r5
 80096fc:	da4c      	bge.n	8009798 <__gethex+0x2a4>
 80096fe:	ee18 0a10 	vmov	r0, s16
 8009702:	4621      	mov	r1, r4
 8009704:	f000 fa6a 	bl	8009bdc <_Bfree>
 8009708:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800970a:	2300      	movs	r3, #0
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	27a3      	movs	r7, #163	; 0xa3
 8009710:	e785      	b.n	800961e <__gethex+0x12a>
 8009712:	1e73      	subs	r3, r6, #1
 8009714:	9a05      	ldr	r2, [sp, #20]
 8009716:	9303      	str	r3, [sp, #12]
 8009718:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800971c:	4293      	cmp	r3, r2
 800971e:	d019      	beq.n	8009754 <__gethex+0x260>
 8009720:	f1bb 0f20 	cmp.w	fp, #32
 8009724:	d107      	bne.n	8009736 <__gethex+0x242>
 8009726:	9b02      	ldr	r3, [sp, #8]
 8009728:	9a00      	ldr	r2, [sp, #0]
 800972a:	f843 2b04 	str.w	r2, [r3], #4
 800972e:	9302      	str	r3, [sp, #8]
 8009730:	2300      	movs	r3, #0
 8009732:	9300      	str	r3, [sp, #0]
 8009734:	469b      	mov	fp, r3
 8009736:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800973a:	f7ff fec5 	bl	80094c8 <__hexdig_fun>
 800973e:	9b00      	ldr	r3, [sp, #0]
 8009740:	f000 000f 	and.w	r0, r0, #15
 8009744:	fa00 f00b 	lsl.w	r0, r0, fp
 8009748:	4303      	orrs	r3, r0
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	f10b 0b04 	add.w	fp, fp, #4
 8009750:	9b03      	ldr	r3, [sp, #12]
 8009752:	e00d      	b.n	8009770 <__gethex+0x27c>
 8009754:	9b03      	ldr	r3, [sp, #12]
 8009756:	9a06      	ldr	r2, [sp, #24]
 8009758:	4413      	add	r3, r2
 800975a:	42bb      	cmp	r3, r7
 800975c:	d3e0      	bcc.n	8009720 <__gethex+0x22c>
 800975e:	4618      	mov	r0, r3
 8009760:	9901      	ldr	r1, [sp, #4]
 8009762:	9307      	str	r3, [sp, #28]
 8009764:	4652      	mov	r2, sl
 8009766:	f001 fa3b 	bl	800abe0 <strncmp>
 800976a:	9b07      	ldr	r3, [sp, #28]
 800976c:	2800      	cmp	r0, #0
 800976e:	d1d7      	bne.n	8009720 <__gethex+0x22c>
 8009770:	461e      	mov	r6, r3
 8009772:	e78b      	b.n	800968c <__gethex+0x198>
 8009774:	f04f 0a03 	mov.w	sl, #3
 8009778:	e7b8      	b.n	80096ec <__gethex+0x1f8>
 800977a:	da0a      	bge.n	8009792 <__gethex+0x29e>
 800977c:	1a37      	subs	r7, r6, r0
 800977e:	4621      	mov	r1, r4
 8009780:	ee18 0a10 	vmov	r0, s16
 8009784:	463a      	mov	r2, r7
 8009786:	f000 fc45 	bl	800a014 <__lshift>
 800978a:	1bed      	subs	r5, r5, r7
 800978c:	4604      	mov	r4, r0
 800978e:	f100 0914 	add.w	r9, r0, #20
 8009792:	f04f 0a00 	mov.w	sl, #0
 8009796:	e7ae      	b.n	80096f6 <__gethex+0x202>
 8009798:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800979c:	42a8      	cmp	r0, r5
 800979e:	dd72      	ble.n	8009886 <__gethex+0x392>
 80097a0:	1b45      	subs	r5, r0, r5
 80097a2:	42ae      	cmp	r6, r5
 80097a4:	dc36      	bgt.n	8009814 <__gethex+0x320>
 80097a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097aa:	2b02      	cmp	r3, #2
 80097ac:	d02a      	beq.n	8009804 <__gethex+0x310>
 80097ae:	2b03      	cmp	r3, #3
 80097b0:	d02c      	beq.n	800980c <__gethex+0x318>
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d115      	bne.n	80097e2 <__gethex+0x2ee>
 80097b6:	42ae      	cmp	r6, r5
 80097b8:	d113      	bne.n	80097e2 <__gethex+0x2ee>
 80097ba:	2e01      	cmp	r6, #1
 80097bc:	d10b      	bne.n	80097d6 <__gethex+0x2e2>
 80097be:	9a04      	ldr	r2, [sp, #16]
 80097c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80097c4:	6013      	str	r3, [r2, #0]
 80097c6:	2301      	movs	r3, #1
 80097c8:	6123      	str	r3, [r4, #16]
 80097ca:	f8c9 3000 	str.w	r3, [r9]
 80097ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097d0:	2762      	movs	r7, #98	; 0x62
 80097d2:	601c      	str	r4, [r3, #0]
 80097d4:	e723      	b.n	800961e <__gethex+0x12a>
 80097d6:	1e71      	subs	r1, r6, #1
 80097d8:	4620      	mov	r0, r4
 80097da:	f000 fe59 	bl	800a490 <__any_on>
 80097de:	2800      	cmp	r0, #0
 80097e0:	d1ed      	bne.n	80097be <__gethex+0x2ca>
 80097e2:	ee18 0a10 	vmov	r0, s16
 80097e6:	4621      	mov	r1, r4
 80097e8:	f000 f9f8 	bl	8009bdc <_Bfree>
 80097ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80097ee:	2300      	movs	r3, #0
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	2750      	movs	r7, #80	; 0x50
 80097f4:	e713      	b.n	800961e <__gethex+0x12a>
 80097f6:	bf00      	nop
 80097f8:	0801df4c 	.word	0x0801df4c
 80097fc:	0801ded1 	.word	0x0801ded1
 8009800:	0801dee2 	.word	0x0801dee2
 8009804:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1eb      	bne.n	80097e2 <__gethex+0x2ee>
 800980a:	e7d8      	b.n	80097be <__gethex+0x2ca>
 800980c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1d5      	bne.n	80097be <__gethex+0x2ca>
 8009812:	e7e6      	b.n	80097e2 <__gethex+0x2ee>
 8009814:	1e6f      	subs	r7, r5, #1
 8009816:	f1ba 0f00 	cmp.w	sl, #0
 800981a:	d131      	bne.n	8009880 <__gethex+0x38c>
 800981c:	b127      	cbz	r7, 8009828 <__gethex+0x334>
 800981e:	4639      	mov	r1, r7
 8009820:	4620      	mov	r0, r4
 8009822:	f000 fe35 	bl	800a490 <__any_on>
 8009826:	4682      	mov	sl, r0
 8009828:	117b      	asrs	r3, r7, #5
 800982a:	2101      	movs	r1, #1
 800982c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009830:	f007 071f 	and.w	r7, r7, #31
 8009834:	fa01 f707 	lsl.w	r7, r1, r7
 8009838:	421f      	tst	r7, r3
 800983a:	4629      	mov	r1, r5
 800983c:	4620      	mov	r0, r4
 800983e:	bf18      	it	ne
 8009840:	f04a 0a02 	orrne.w	sl, sl, #2
 8009844:	1b76      	subs	r6, r6, r5
 8009846:	f7ff fded 	bl	8009424 <rshift>
 800984a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800984e:	2702      	movs	r7, #2
 8009850:	f1ba 0f00 	cmp.w	sl, #0
 8009854:	d048      	beq.n	80098e8 <__gethex+0x3f4>
 8009856:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800985a:	2b02      	cmp	r3, #2
 800985c:	d015      	beq.n	800988a <__gethex+0x396>
 800985e:	2b03      	cmp	r3, #3
 8009860:	d017      	beq.n	8009892 <__gethex+0x39e>
 8009862:	2b01      	cmp	r3, #1
 8009864:	d109      	bne.n	800987a <__gethex+0x386>
 8009866:	f01a 0f02 	tst.w	sl, #2
 800986a:	d006      	beq.n	800987a <__gethex+0x386>
 800986c:	f8d9 0000 	ldr.w	r0, [r9]
 8009870:	ea4a 0a00 	orr.w	sl, sl, r0
 8009874:	f01a 0f01 	tst.w	sl, #1
 8009878:	d10e      	bne.n	8009898 <__gethex+0x3a4>
 800987a:	f047 0710 	orr.w	r7, r7, #16
 800987e:	e033      	b.n	80098e8 <__gethex+0x3f4>
 8009880:	f04f 0a01 	mov.w	sl, #1
 8009884:	e7d0      	b.n	8009828 <__gethex+0x334>
 8009886:	2701      	movs	r7, #1
 8009888:	e7e2      	b.n	8009850 <__gethex+0x35c>
 800988a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800988c:	f1c3 0301 	rsb	r3, r3, #1
 8009890:	9315      	str	r3, [sp, #84]	; 0x54
 8009892:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009894:	2b00      	cmp	r3, #0
 8009896:	d0f0      	beq.n	800987a <__gethex+0x386>
 8009898:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800989c:	f104 0314 	add.w	r3, r4, #20
 80098a0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80098a4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80098a8:	f04f 0c00 	mov.w	ip, #0
 80098ac:	4618      	mov	r0, r3
 80098ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80098b2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80098b6:	d01c      	beq.n	80098f2 <__gethex+0x3fe>
 80098b8:	3201      	adds	r2, #1
 80098ba:	6002      	str	r2, [r0, #0]
 80098bc:	2f02      	cmp	r7, #2
 80098be:	f104 0314 	add.w	r3, r4, #20
 80098c2:	d13f      	bne.n	8009944 <__gethex+0x450>
 80098c4:	f8d8 2000 	ldr.w	r2, [r8]
 80098c8:	3a01      	subs	r2, #1
 80098ca:	42b2      	cmp	r2, r6
 80098cc:	d10a      	bne.n	80098e4 <__gethex+0x3f0>
 80098ce:	1171      	asrs	r1, r6, #5
 80098d0:	2201      	movs	r2, #1
 80098d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80098d6:	f006 061f 	and.w	r6, r6, #31
 80098da:	fa02 f606 	lsl.w	r6, r2, r6
 80098de:	421e      	tst	r6, r3
 80098e0:	bf18      	it	ne
 80098e2:	4617      	movne	r7, r2
 80098e4:	f047 0720 	orr.w	r7, r7, #32
 80098e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80098ea:	601c      	str	r4, [r3, #0]
 80098ec:	9b04      	ldr	r3, [sp, #16]
 80098ee:	601d      	str	r5, [r3, #0]
 80098f0:	e695      	b.n	800961e <__gethex+0x12a>
 80098f2:	4299      	cmp	r1, r3
 80098f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80098f8:	d8d8      	bhi.n	80098ac <__gethex+0x3b8>
 80098fa:	68a3      	ldr	r3, [r4, #8]
 80098fc:	459b      	cmp	fp, r3
 80098fe:	db19      	blt.n	8009934 <__gethex+0x440>
 8009900:	6861      	ldr	r1, [r4, #4]
 8009902:	ee18 0a10 	vmov	r0, s16
 8009906:	3101      	adds	r1, #1
 8009908:	f000 f928 	bl	8009b5c <_Balloc>
 800990c:	4681      	mov	r9, r0
 800990e:	b918      	cbnz	r0, 8009918 <__gethex+0x424>
 8009910:	4b1a      	ldr	r3, [pc, #104]	; (800997c <__gethex+0x488>)
 8009912:	4602      	mov	r2, r0
 8009914:	2184      	movs	r1, #132	; 0x84
 8009916:	e6a8      	b.n	800966a <__gethex+0x176>
 8009918:	6922      	ldr	r2, [r4, #16]
 800991a:	3202      	adds	r2, #2
 800991c:	f104 010c 	add.w	r1, r4, #12
 8009920:	0092      	lsls	r2, r2, #2
 8009922:	300c      	adds	r0, #12
 8009924:	f000 f90c 	bl	8009b40 <memcpy>
 8009928:	4621      	mov	r1, r4
 800992a:	ee18 0a10 	vmov	r0, s16
 800992e:	f000 f955 	bl	8009bdc <_Bfree>
 8009932:	464c      	mov	r4, r9
 8009934:	6923      	ldr	r3, [r4, #16]
 8009936:	1c5a      	adds	r2, r3, #1
 8009938:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800993c:	6122      	str	r2, [r4, #16]
 800993e:	2201      	movs	r2, #1
 8009940:	615a      	str	r2, [r3, #20]
 8009942:	e7bb      	b.n	80098bc <__gethex+0x3c8>
 8009944:	6922      	ldr	r2, [r4, #16]
 8009946:	455a      	cmp	r2, fp
 8009948:	dd0b      	ble.n	8009962 <__gethex+0x46e>
 800994a:	2101      	movs	r1, #1
 800994c:	4620      	mov	r0, r4
 800994e:	f7ff fd69 	bl	8009424 <rshift>
 8009952:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009956:	3501      	adds	r5, #1
 8009958:	42ab      	cmp	r3, r5
 800995a:	f6ff aed0 	blt.w	80096fe <__gethex+0x20a>
 800995e:	2701      	movs	r7, #1
 8009960:	e7c0      	b.n	80098e4 <__gethex+0x3f0>
 8009962:	f016 061f 	ands.w	r6, r6, #31
 8009966:	d0fa      	beq.n	800995e <__gethex+0x46a>
 8009968:	449a      	add	sl, r3
 800996a:	f1c6 0620 	rsb	r6, r6, #32
 800996e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009972:	f000 f9e9 	bl	8009d48 <__hi0bits>
 8009976:	42b0      	cmp	r0, r6
 8009978:	dbe7      	blt.n	800994a <__gethex+0x456>
 800997a:	e7f0      	b.n	800995e <__gethex+0x46a>
 800997c:	0801ded1 	.word	0x0801ded1

08009980 <L_shift>:
 8009980:	f1c2 0208 	rsb	r2, r2, #8
 8009984:	0092      	lsls	r2, r2, #2
 8009986:	b570      	push	{r4, r5, r6, lr}
 8009988:	f1c2 0620 	rsb	r6, r2, #32
 800998c:	6843      	ldr	r3, [r0, #4]
 800998e:	6804      	ldr	r4, [r0, #0]
 8009990:	fa03 f506 	lsl.w	r5, r3, r6
 8009994:	432c      	orrs	r4, r5
 8009996:	40d3      	lsrs	r3, r2
 8009998:	6004      	str	r4, [r0, #0]
 800999a:	f840 3f04 	str.w	r3, [r0, #4]!
 800999e:	4288      	cmp	r0, r1
 80099a0:	d3f4      	bcc.n	800998c <L_shift+0xc>
 80099a2:	bd70      	pop	{r4, r5, r6, pc}

080099a4 <__match>:
 80099a4:	b530      	push	{r4, r5, lr}
 80099a6:	6803      	ldr	r3, [r0, #0]
 80099a8:	3301      	adds	r3, #1
 80099aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099ae:	b914      	cbnz	r4, 80099b6 <__match+0x12>
 80099b0:	6003      	str	r3, [r0, #0]
 80099b2:	2001      	movs	r0, #1
 80099b4:	bd30      	pop	{r4, r5, pc}
 80099b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80099be:	2d19      	cmp	r5, #25
 80099c0:	bf98      	it	ls
 80099c2:	3220      	addls	r2, #32
 80099c4:	42a2      	cmp	r2, r4
 80099c6:	d0f0      	beq.n	80099aa <__match+0x6>
 80099c8:	2000      	movs	r0, #0
 80099ca:	e7f3      	b.n	80099b4 <__match+0x10>

080099cc <__hexnan>:
 80099cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d0:	680b      	ldr	r3, [r1, #0]
 80099d2:	6801      	ldr	r1, [r0, #0]
 80099d4:	115e      	asrs	r6, r3, #5
 80099d6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80099da:	f013 031f 	ands.w	r3, r3, #31
 80099de:	b087      	sub	sp, #28
 80099e0:	bf18      	it	ne
 80099e2:	3604      	addne	r6, #4
 80099e4:	2500      	movs	r5, #0
 80099e6:	1f37      	subs	r7, r6, #4
 80099e8:	4682      	mov	sl, r0
 80099ea:	4690      	mov	r8, r2
 80099ec:	9301      	str	r3, [sp, #4]
 80099ee:	f846 5c04 	str.w	r5, [r6, #-4]
 80099f2:	46b9      	mov	r9, r7
 80099f4:	463c      	mov	r4, r7
 80099f6:	9502      	str	r5, [sp, #8]
 80099f8:	46ab      	mov	fp, r5
 80099fa:	784a      	ldrb	r2, [r1, #1]
 80099fc:	1c4b      	adds	r3, r1, #1
 80099fe:	9303      	str	r3, [sp, #12]
 8009a00:	b342      	cbz	r2, 8009a54 <__hexnan+0x88>
 8009a02:	4610      	mov	r0, r2
 8009a04:	9105      	str	r1, [sp, #20]
 8009a06:	9204      	str	r2, [sp, #16]
 8009a08:	f7ff fd5e 	bl	80094c8 <__hexdig_fun>
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	d14f      	bne.n	8009ab0 <__hexnan+0xe4>
 8009a10:	9a04      	ldr	r2, [sp, #16]
 8009a12:	9905      	ldr	r1, [sp, #20]
 8009a14:	2a20      	cmp	r2, #32
 8009a16:	d818      	bhi.n	8009a4a <__hexnan+0x7e>
 8009a18:	9b02      	ldr	r3, [sp, #8]
 8009a1a:	459b      	cmp	fp, r3
 8009a1c:	dd13      	ble.n	8009a46 <__hexnan+0x7a>
 8009a1e:	454c      	cmp	r4, r9
 8009a20:	d206      	bcs.n	8009a30 <__hexnan+0x64>
 8009a22:	2d07      	cmp	r5, #7
 8009a24:	dc04      	bgt.n	8009a30 <__hexnan+0x64>
 8009a26:	462a      	mov	r2, r5
 8009a28:	4649      	mov	r1, r9
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	f7ff ffa8 	bl	8009980 <L_shift>
 8009a30:	4544      	cmp	r4, r8
 8009a32:	d950      	bls.n	8009ad6 <__hexnan+0x10a>
 8009a34:	2300      	movs	r3, #0
 8009a36:	f1a4 0904 	sub.w	r9, r4, #4
 8009a3a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a3e:	f8cd b008 	str.w	fp, [sp, #8]
 8009a42:	464c      	mov	r4, r9
 8009a44:	461d      	mov	r5, r3
 8009a46:	9903      	ldr	r1, [sp, #12]
 8009a48:	e7d7      	b.n	80099fa <__hexnan+0x2e>
 8009a4a:	2a29      	cmp	r2, #41	; 0x29
 8009a4c:	d156      	bne.n	8009afc <__hexnan+0x130>
 8009a4e:	3102      	adds	r1, #2
 8009a50:	f8ca 1000 	str.w	r1, [sl]
 8009a54:	f1bb 0f00 	cmp.w	fp, #0
 8009a58:	d050      	beq.n	8009afc <__hexnan+0x130>
 8009a5a:	454c      	cmp	r4, r9
 8009a5c:	d206      	bcs.n	8009a6c <__hexnan+0xa0>
 8009a5e:	2d07      	cmp	r5, #7
 8009a60:	dc04      	bgt.n	8009a6c <__hexnan+0xa0>
 8009a62:	462a      	mov	r2, r5
 8009a64:	4649      	mov	r1, r9
 8009a66:	4620      	mov	r0, r4
 8009a68:	f7ff ff8a 	bl	8009980 <L_shift>
 8009a6c:	4544      	cmp	r4, r8
 8009a6e:	d934      	bls.n	8009ada <__hexnan+0x10e>
 8009a70:	f1a8 0204 	sub.w	r2, r8, #4
 8009a74:	4623      	mov	r3, r4
 8009a76:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a7a:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a7e:	429f      	cmp	r7, r3
 8009a80:	d2f9      	bcs.n	8009a76 <__hexnan+0xaa>
 8009a82:	1b3b      	subs	r3, r7, r4
 8009a84:	f023 0303 	bic.w	r3, r3, #3
 8009a88:	3304      	adds	r3, #4
 8009a8a:	3401      	adds	r4, #1
 8009a8c:	3e03      	subs	r6, #3
 8009a8e:	42b4      	cmp	r4, r6
 8009a90:	bf88      	it	hi
 8009a92:	2304      	movhi	r3, #4
 8009a94:	4443      	add	r3, r8
 8009a96:	2200      	movs	r2, #0
 8009a98:	f843 2b04 	str.w	r2, [r3], #4
 8009a9c:	429f      	cmp	r7, r3
 8009a9e:	d2fb      	bcs.n	8009a98 <__hexnan+0xcc>
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	b91b      	cbnz	r3, 8009aac <__hexnan+0xe0>
 8009aa4:	4547      	cmp	r7, r8
 8009aa6:	d127      	bne.n	8009af8 <__hexnan+0x12c>
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	603b      	str	r3, [r7, #0]
 8009aac:	2005      	movs	r0, #5
 8009aae:	e026      	b.n	8009afe <__hexnan+0x132>
 8009ab0:	3501      	adds	r5, #1
 8009ab2:	2d08      	cmp	r5, #8
 8009ab4:	f10b 0b01 	add.w	fp, fp, #1
 8009ab8:	dd06      	ble.n	8009ac8 <__hexnan+0xfc>
 8009aba:	4544      	cmp	r4, r8
 8009abc:	d9c3      	bls.n	8009a46 <__hexnan+0x7a>
 8009abe:	2300      	movs	r3, #0
 8009ac0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ac4:	2501      	movs	r5, #1
 8009ac6:	3c04      	subs	r4, #4
 8009ac8:	6822      	ldr	r2, [r4, #0]
 8009aca:	f000 000f 	and.w	r0, r0, #15
 8009ace:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009ad2:	6022      	str	r2, [r4, #0]
 8009ad4:	e7b7      	b.n	8009a46 <__hexnan+0x7a>
 8009ad6:	2508      	movs	r5, #8
 8009ad8:	e7b5      	b.n	8009a46 <__hexnan+0x7a>
 8009ada:	9b01      	ldr	r3, [sp, #4]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d0df      	beq.n	8009aa0 <__hexnan+0xd4>
 8009ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae4:	f1c3 0320 	rsb	r3, r3, #32
 8009ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8009aec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009af0:	401a      	ands	r2, r3
 8009af2:	f846 2c04 	str.w	r2, [r6, #-4]
 8009af6:	e7d3      	b.n	8009aa0 <__hexnan+0xd4>
 8009af8:	3f04      	subs	r7, #4
 8009afa:	e7d1      	b.n	8009aa0 <__hexnan+0xd4>
 8009afc:	2004      	movs	r0, #4
 8009afe:	b007      	add	sp, #28
 8009b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b04 <_localeconv_r>:
 8009b04:	4800      	ldr	r0, [pc, #0]	; (8009b08 <_localeconv_r+0x4>)
 8009b06:	4770      	bx	lr
 8009b08:	20000194 	.word	0x20000194

08009b0c <malloc>:
 8009b0c:	4b02      	ldr	r3, [pc, #8]	; (8009b18 <malloc+0xc>)
 8009b0e:	4601      	mov	r1, r0
 8009b10:	6818      	ldr	r0, [r3, #0]
 8009b12:	f000 bd3d 	b.w	800a590 <_malloc_r>
 8009b16:	bf00      	nop
 8009b18:	2000003c 	.word	0x2000003c

08009b1c <__ascii_mbtowc>:
 8009b1c:	b082      	sub	sp, #8
 8009b1e:	b901      	cbnz	r1, 8009b22 <__ascii_mbtowc+0x6>
 8009b20:	a901      	add	r1, sp, #4
 8009b22:	b142      	cbz	r2, 8009b36 <__ascii_mbtowc+0x1a>
 8009b24:	b14b      	cbz	r3, 8009b3a <__ascii_mbtowc+0x1e>
 8009b26:	7813      	ldrb	r3, [r2, #0]
 8009b28:	600b      	str	r3, [r1, #0]
 8009b2a:	7812      	ldrb	r2, [r2, #0]
 8009b2c:	1e10      	subs	r0, r2, #0
 8009b2e:	bf18      	it	ne
 8009b30:	2001      	movne	r0, #1
 8009b32:	b002      	add	sp, #8
 8009b34:	4770      	bx	lr
 8009b36:	4610      	mov	r0, r2
 8009b38:	e7fb      	b.n	8009b32 <__ascii_mbtowc+0x16>
 8009b3a:	f06f 0001 	mvn.w	r0, #1
 8009b3e:	e7f8      	b.n	8009b32 <__ascii_mbtowc+0x16>

08009b40 <memcpy>:
 8009b40:	440a      	add	r2, r1
 8009b42:	4291      	cmp	r1, r2
 8009b44:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b48:	d100      	bne.n	8009b4c <memcpy+0xc>
 8009b4a:	4770      	bx	lr
 8009b4c:	b510      	push	{r4, lr}
 8009b4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b56:	4291      	cmp	r1, r2
 8009b58:	d1f9      	bne.n	8009b4e <memcpy+0xe>
 8009b5a:	bd10      	pop	{r4, pc}

08009b5c <_Balloc>:
 8009b5c:	b570      	push	{r4, r5, r6, lr}
 8009b5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b60:	4604      	mov	r4, r0
 8009b62:	460d      	mov	r5, r1
 8009b64:	b976      	cbnz	r6, 8009b84 <_Balloc+0x28>
 8009b66:	2010      	movs	r0, #16
 8009b68:	f7ff ffd0 	bl	8009b0c <malloc>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	6260      	str	r0, [r4, #36]	; 0x24
 8009b70:	b920      	cbnz	r0, 8009b7c <_Balloc+0x20>
 8009b72:	4b18      	ldr	r3, [pc, #96]	; (8009bd4 <_Balloc+0x78>)
 8009b74:	4818      	ldr	r0, [pc, #96]	; (8009bd8 <_Balloc+0x7c>)
 8009b76:	2166      	movs	r1, #102	; 0x66
 8009b78:	f7fe fdaa 	bl	80086d0 <__assert_func>
 8009b7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b80:	6006      	str	r6, [r0, #0]
 8009b82:	60c6      	str	r6, [r0, #12]
 8009b84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009b86:	68f3      	ldr	r3, [r6, #12]
 8009b88:	b183      	cbz	r3, 8009bac <_Balloc+0x50>
 8009b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b8c:	68db      	ldr	r3, [r3, #12]
 8009b8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b92:	b9b8      	cbnz	r0, 8009bc4 <_Balloc+0x68>
 8009b94:	2101      	movs	r1, #1
 8009b96:	fa01 f605 	lsl.w	r6, r1, r5
 8009b9a:	1d72      	adds	r2, r6, #5
 8009b9c:	0092      	lsls	r2, r2, #2
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f000 fc97 	bl	800a4d2 <_calloc_r>
 8009ba4:	b160      	cbz	r0, 8009bc0 <_Balloc+0x64>
 8009ba6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009baa:	e00e      	b.n	8009bca <_Balloc+0x6e>
 8009bac:	2221      	movs	r2, #33	; 0x21
 8009bae:	2104      	movs	r1, #4
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f000 fc8e 	bl	800a4d2 <_calloc_r>
 8009bb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bb8:	60f0      	str	r0, [r6, #12]
 8009bba:	68db      	ldr	r3, [r3, #12]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1e4      	bne.n	8009b8a <_Balloc+0x2e>
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	bd70      	pop	{r4, r5, r6, pc}
 8009bc4:	6802      	ldr	r2, [r0, #0]
 8009bc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009bca:	2300      	movs	r3, #0
 8009bcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009bd0:	e7f7      	b.n	8009bc2 <_Balloc+0x66>
 8009bd2:	bf00      	nop
 8009bd4:	0801dcb0 	.word	0x0801dcb0
 8009bd8:	0801df60 	.word	0x0801df60

08009bdc <_Bfree>:
 8009bdc:	b570      	push	{r4, r5, r6, lr}
 8009bde:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009be0:	4605      	mov	r5, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	b976      	cbnz	r6, 8009c04 <_Bfree+0x28>
 8009be6:	2010      	movs	r0, #16
 8009be8:	f7ff ff90 	bl	8009b0c <malloc>
 8009bec:	4602      	mov	r2, r0
 8009bee:	6268      	str	r0, [r5, #36]	; 0x24
 8009bf0:	b920      	cbnz	r0, 8009bfc <_Bfree+0x20>
 8009bf2:	4b09      	ldr	r3, [pc, #36]	; (8009c18 <_Bfree+0x3c>)
 8009bf4:	4809      	ldr	r0, [pc, #36]	; (8009c1c <_Bfree+0x40>)
 8009bf6:	218a      	movs	r1, #138	; 0x8a
 8009bf8:	f7fe fd6a 	bl	80086d0 <__assert_func>
 8009bfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c00:	6006      	str	r6, [r0, #0]
 8009c02:	60c6      	str	r6, [r0, #12]
 8009c04:	b13c      	cbz	r4, 8009c16 <_Bfree+0x3a>
 8009c06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c08:	6862      	ldr	r2, [r4, #4]
 8009c0a:	68db      	ldr	r3, [r3, #12]
 8009c0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c10:	6021      	str	r1, [r4, #0]
 8009c12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c16:	bd70      	pop	{r4, r5, r6, pc}
 8009c18:	0801dcb0 	.word	0x0801dcb0
 8009c1c:	0801df60 	.word	0x0801df60

08009c20 <__multadd>:
 8009c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c24:	690e      	ldr	r6, [r1, #16]
 8009c26:	4607      	mov	r7, r0
 8009c28:	4698      	mov	r8, r3
 8009c2a:	460c      	mov	r4, r1
 8009c2c:	f101 0014 	add.w	r0, r1, #20
 8009c30:	2300      	movs	r3, #0
 8009c32:	6805      	ldr	r5, [r0, #0]
 8009c34:	b2a9      	uxth	r1, r5
 8009c36:	fb02 8101 	mla	r1, r2, r1, r8
 8009c3a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009c3e:	0c2d      	lsrs	r5, r5, #16
 8009c40:	fb02 c505 	mla	r5, r2, r5, ip
 8009c44:	b289      	uxth	r1, r1
 8009c46:	3301      	adds	r3, #1
 8009c48:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009c4c:	429e      	cmp	r6, r3
 8009c4e:	f840 1b04 	str.w	r1, [r0], #4
 8009c52:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009c56:	dcec      	bgt.n	8009c32 <__multadd+0x12>
 8009c58:	f1b8 0f00 	cmp.w	r8, #0
 8009c5c:	d022      	beq.n	8009ca4 <__multadd+0x84>
 8009c5e:	68a3      	ldr	r3, [r4, #8]
 8009c60:	42b3      	cmp	r3, r6
 8009c62:	dc19      	bgt.n	8009c98 <__multadd+0x78>
 8009c64:	6861      	ldr	r1, [r4, #4]
 8009c66:	4638      	mov	r0, r7
 8009c68:	3101      	adds	r1, #1
 8009c6a:	f7ff ff77 	bl	8009b5c <_Balloc>
 8009c6e:	4605      	mov	r5, r0
 8009c70:	b928      	cbnz	r0, 8009c7e <__multadd+0x5e>
 8009c72:	4602      	mov	r2, r0
 8009c74:	4b0d      	ldr	r3, [pc, #52]	; (8009cac <__multadd+0x8c>)
 8009c76:	480e      	ldr	r0, [pc, #56]	; (8009cb0 <__multadd+0x90>)
 8009c78:	21b5      	movs	r1, #181	; 0xb5
 8009c7a:	f7fe fd29 	bl	80086d0 <__assert_func>
 8009c7e:	6922      	ldr	r2, [r4, #16]
 8009c80:	3202      	adds	r2, #2
 8009c82:	f104 010c 	add.w	r1, r4, #12
 8009c86:	0092      	lsls	r2, r2, #2
 8009c88:	300c      	adds	r0, #12
 8009c8a:	f7ff ff59 	bl	8009b40 <memcpy>
 8009c8e:	4621      	mov	r1, r4
 8009c90:	4638      	mov	r0, r7
 8009c92:	f7ff ffa3 	bl	8009bdc <_Bfree>
 8009c96:	462c      	mov	r4, r5
 8009c98:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009c9c:	3601      	adds	r6, #1
 8009c9e:	f8c3 8014 	str.w	r8, [r3, #20]
 8009ca2:	6126      	str	r6, [r4, #16]
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009caa:	bf00      	nop
 8009cac:	0801ded1 	.word	0x0801ded1
 8009cb0:	0801df60 	.word	0x0801df60

08009cb4 <__s2b>:
 8009cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cb8:	460c      	mov	r4, r1
 8009cba:	4615      	mov	r5, r2
 8009cbc:	461f      	mov	r7, r3
 8009cbe:	2209      	movs	r2, #9
 8009cc0:	3308      	adds	r3, #8
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009cc8:	2100      	movs	r1, #0
 8009cca:	2201      	movs	r2, #1
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	db09      	blt.n	8009ce4 <__s2b+0x30>
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	f7ff ff43 	bl	8009b5c <_Balloc>
 8009cd6:	b940      	cbnz	r0, 8009cea <__s2b+0x36>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	4b19      	ldr	r3, [pc, #100]	; (8009d40 <__s2b+0x8c>)
 8009cdc:	4819      	ldr	r0, [pc, #100]	; (8009d44 <__s2b+0x90>)
 8009cde:	21ce      	movs	r1, #206	; 0xce
 8009ce0:	f7fe fcf6 	bl	80086d0 <__assert_func>
 8009ce4:	0052      	lsls	r2, r2, #1
 8009ce6:	3101      	adds	r1, #1
 8009ce8:	e7f0      	b.n	8009ccc <__s2b+0x18>
 8009cea:	9b08      	ldr	r3, [sp, #32]
 8009cec:	6143      	str	r3, [r0, #20]
 8009cee:	2d09      	cmp	r5, #9
 8009cf0:	f04f 0301 	mov.w	r3, #1
 8009cf4:	6103      	str	r3, [r0, #16]
 8009cf6:	dd16      	ble.n	8009d26 <__s2b+0x72>
 8009cf8:	f104 0909 	add.w	r9, r4, #9
 8009cfc:	46c8      	mov	r8, r9
 8009cfe:	442c      	add	r4, r5
 8009d00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d04:	4601      	mov	r1, r0
 8009d06:	3b30      	subs	r3, #48	; 0x30
 8009d08:	220a      	movs	r2, #10
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	f7ff ff88 	bl	8009c20 <__multadd>
 8009d10:	45a0      	cmp	r8, r4
 8009d12:	d1f5      	bne.n	8009d00 <__s2b+0x4c>
 8009d14:	f1a5 0408 	sub.w	r4, r5, #8
 8009d18:	444c      	add	r4, r9
 8009d1a:	1b2d      	subs	r5, r5, r4
 8009d1c:	1963      	adds	r3, r4, r5
 8009d1e:	42bb      	cmp	r3, r7
 8009d20:	db04      	blt.n	8009d2c <__s2b+0x78>
 8009d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d26:	340a      	adds	r4, #10
 8009d28:	2509      	movs	r5, #9
 8009d2a:	e7f6      	b.n	8009d1a <__s2b+0x66>
 8009d2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009d30:	4601      	mov	r1, r0
 8009d32:	3b30      	subs	r3, #48	; 0x30
 8009d34:	220a      	movs	r2, #10
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff ff72 	bl	8009c20 <__multadd>
 8009d3c:	e7ee      	b.n	8009d1c <__s2b+0x68>
 8009d3e:	bf00      	nop
 8009d40:	0801ded1 	.word	0x0801ded1
 8009d44:	0801df60 	.word	0x0801df60

08009d48 <__hi0bits>:
 8009d48:	0c03      	lsrs	r3, r0, #16
 8009d4a:	041b      	lsls	r3, r3, #16
 8009d4c:	b9d3      	cbnz	r3, 8009d84 <__hi0bits+0x3c>
 8009d4e:	0400      	lsls	r0, r0, #16
 8009d50:	2310      	movs	r3, #16
 8009d52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009d56:	bf04      	itt	eq
 8009d58:	0200      	lsleq	r0, r0, #8
 8009d5a:	3308      	addeq	r3, #8
 8009d5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009d60:	bf04      	itt	eq
 8009d62:	0100      	lsleq	r0, r0, #4
 8009d64:	3304      	addeq	r3, #4
 8009d66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009d6a:	bf04      	itt	eq
 8009d6c:	0080      	lsleq	r0, r0, #2
 8009d6e:	3302      	addeq	r3, #2
 8009d70:	2800      	cmp	r0, #0
 8009d72:	db05      	blt.n	8009d80 <__hi0bits+0x38>
 8009d74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009d78:	f103 0301 	add.w	r3, r3, #1
 8009d7c:	bf08      	it	eq
 8009d7e:	2320      	moveq	r3, #32
 8009d80:	4618      	mov	r0, r3
 8009d82:	4770      	bx	lr
 8009d84:	2300      	movs	r3, #0
 8009d86:	e7e4      	b.n	8009d52 <__hi0bits+0xa>

08009d88 <__lo0bits>:
 8009d88:	6803      	ldr	r3, [r0, #0]
 8009d8a:	f013 0207 	ands.w	r2, r3, #7
 8009d8e:	4601      	mov	r1, r0
 8009d90:	d00b      	beq.n	8009daa <__lo0bits+0x22>
 8009d92:	07da      	lsls	r2, r3, #31
 8009d94:	d424      	bmi.n	8009de0 <__lo0bits+0x58>
 8009d96:	0798      	lsls	r0, r3, #30
 8009d98:	bf49      	itett	mi
 8009d9a:	085b      	lsrmi	r3, r3, #1
 8009d9c:	089b      	lsrpl	r3, r3, #2
 8009d9e:	2001      	movmi	r0, #1
 8009da0:	600b      	strmi	r3, [r1, #0]
 8009da2:	bf5c      	itt	pl
 8009da4:	600b      	strpl	r3, [r1, #0]
 8009da6:	2002      	movpl	r0, #2
 8009da8:	4770      	bx	lr
 8009daa:	b298      	uxth	r0, r3
 8009dac:	b9b0      	cbnz	r0, 8009ddc <__lo0bits+0x54>
 8009dae:	0c1b      	lsrs	r3, r3, #16
 8009db0:	2010      	movs	r0, #16
 8009db2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009db6:	bf04      	itt	eq
 8009db8:	0a1b      	lsreq	r3, r3, #8
 8009dba:	3008      	addeq	r0, #8
 8009dbc:	071a      	lsls	r2, r3, #28
 8009dbe:	bf04      	itt	eq
 8009dc0:	091b      	lsreq	r3, r3, #4
 8009dc2:	3004      	addeq	r0, #4
 8009dc4:	079a      	lsls	r2, r3, #30
 8009dc6:	bf04      	itt	eq
 8009dc8:	089b      	lsreq	r3, r3, #2
 8009dca:	3002      	addeq	r0, #2
 8009dcc:	07da      	lsls	r2, r3, #31
 8009dce:	d403      	bmi.n	8009dd8 <__lo0bits+0x50>
 8009dd0:	085b      	lsrs	r3, r3, #1
 8009dd2:	f100 0001 	add.w	r0, r0, #1
 8009dd6:	d005      	beq.n	8009de4 <__lo0bits+0x5c>
 8009dd8:	600b      	str	r3, [r1, #0]
 8009dda:	4770      	bx	lr
 8009ddc:	4610      	mov	r0, r2
 8009dde:	e7e8      	b.n	8009db2 <__lo0bits+0x2a>
 8009de0:	2000      	movs	r0, #0
 8009de2:	4770      	bx	lr
 8009de4:	2020      	movs	r0, #32
 8009de6:	4770      	bx	lr

08009de8 <__i2b>:
 8009de8:	b510      	push	{r4, lr}
 8009dea:	460c      	mov	r4, r1
 8009dec:	2101      	movs	r1, #1
 8009dee:	f7ff feb5 	bl	8009b5c <_Balloc>
 8009df2:	4602      	mov	r2, r0
 8009df4:	b928      	cbnz	r0, 8009e02 <__i2b+0x1a>
 8009df6:	4b05      	ldr	r3, [pc, #20]	; (8009e0c <__i2b+0x24>)
 8009df8:	4805      	ldr	r0, [pc, #20]	; (8009e10 <__i2b+0x28>)
 8009dfa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009dfe:	f7fe fc67 	bl	80086d0 <__assert_func>
 8009e02:	2301      	movs	r3, #1
 8009e04:	6144      	str	r4, [r0, #20]
 8009e06:	6103      	str	r3, [r0, #16]
 8009e08:	bd10      	pop	{r4, pc}
 8009e0a:	bf00      	nop
 8009e0c:	0801ded1 	.word	0x0801ded1
 8009e10:	0801df60 	.word	0x0801df60

08009e14 <__multiply>:
 8009e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e18:	4614      	mov	r4, r2
 8009e1a:	690a      	ldr	r2, [r1, #16]
 8009e1c:	6923      	ldr	r3, [r4, #16]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	bfb8      	it	lt
 8009e22:	460b      	movlt	r3, r1
 8009e24:	460d      	mov	r5, r1
 8009e26:	bfbc      	itt	lt
 8009e28:	4625      	movlt	r5, r4
 8009e2a:	461c      	movlt	r4, r3
 8009e2c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009e30:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009e34:	68ab      	ldr	r3, [r5, #8]
 8009e36:	6869      	ldr	r1, [r5, #4]
 8009e38:	eb0a 0709 	add.w	r7, sl, r9
 8009e3c:	42bb      	cmp	r3, r7
 8009e3e:	b085      	sub	sp, #20
 8009e40:	bfb8      	it	lt
 8009e42:	3101      	addlt	r1, #1
 8009e44:	f7ff fe8a 	bl	8009b5c <_Balloc>
 8009e48:	b930      	cbnz	r0, 8009e58 <__multiply+0x44>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	4b42      	ldr	r3, [pc, #264]	; (8009f58 <__multiply+0x144>)
 8009e4e:	4843      	ldr	r0, [pc, #268]	; (8009f5c <__multiply+0x148>)
 8009e50:	f240 115d 	movw	r1, #349	; 0x15d
 8009e54:	f7fe fc3c 	bl	80086d0 <__assert_func>
 8009e58:	f100 0614 	add.w	r6, r0, #20
 8009e5c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009e60:	4633      	mov	r3, r6
 8009e62:	2200      	movs	r2, #0
 8009e64:	4543      	cmp	r3, r8
 8009e66:	d31e      	bcc.n	8009ea6 <__multiply+0x92>
 8009e68:	f105 0c14 	add.w	ip, r5, #20
 8009e6c:	f104 0314 	add.w	r3, r4, #20
 8009e70:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009e74:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009e78:	9202      	str	r2, [sp, #8]
 8009e7a:	ebac 0205 	sub.w	r2, ip, r5
 8009e7e:	3a15      	subs	r2, #21
 8009e80:	f022 0203 	bic.w	r2, r2, #3
 8009e84:	3204      	adds	r2, #4
 8009e86:	f105 0115 	add.w	r1, r5, #21
 8009e8a:	458c      	cmp	ip, r1
 8009e8c:	bf38      	it	cc
 8009e8e:	2204      	movcc	r2, #4
 8009e90:	9201      	str	r2, [sp, #4]
 8009e92:	9a02      	ldr	r2, [sp, #8]
 8009e94:	9303      	str	r3, [sp, #12]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d808      	bhi.n	8009eac <__multiply+0x98>
 8009e9a:	2f00      	cmp	r7, #0
 8009e9c:	dc55      	bgt.n	8009f4a <__multiply+0x136>
 8009e9e:	6107      	str	r7, [r0, #16]
 8009ea0:	b005      	add	sp, #20
 8009ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ea6:	f843 2b04 	str.w	r2, [r3], #4
 8009eaa:	e7db      	b.n	8009e64 <__multiply+0x50>
 8009eac:	f8b3 a000 	ldrh.w	sl, [r3]
 8009eb0:	f1ba 0f00 	cmp.w	sl, #0
 8009eb4:	d020      	beq.n	8009ef8 <__multiply+0xe4>
 8009eb6:	f105 0e14 	add.w	lr, r5, #20
 8009eba:	46b1      	mov	r9, r6
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009ec2:	f8d9 b000 	ldr.w	fp, [r9]
 8009ec6:	b2a1      	uxth	r1, r4
 8009ec8:	fa1f fb8b 	uxth.w	fp, fp
 8009ecc:	fb0a b101 	mla	r1, sl, r1, fp
 8009ed0:	4411      	add	r1, r2
 8009ed2:	f8d9 2000 	ldr.w	r2, [r9]
 8009ed6:	0c24      	lsrs	r4, r4, #16
 8009ed8:	0c12      	lsrs	r2, r2, #16
 8009eda:	fb0a 2404 	mla	r4, sl, r4, r2
 8009ede:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009ee2:	b289      	uxth	r1, r1
 8009ee4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009ee8:	45f4      	cmp	ip, lr
 8009eea:	f849 1b04 	str.w	r1, [r9], #4
 8009eee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009ef2:	d8e4      	bhi.n	8009ebe <__multiply+0xaa>
 8009ef4:	9901      	ldr	r1, [sp, #4]
 8009ef6:	5072      	str	r2, [r6, r1]
 8009ef8:	9a03      	ldr	r2, [sp, #12]
 8009efa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009efe:	3304      	adds	r3, #4
 8009f00:	f1b9 0f00 	cmp.w	r9, #0
 8009f04:	d01f      	beq.n	8009f46 <__multiply+0x132>
 8009f06:	6834      	ldr	r4, [r6, #0]
 8009f08:	f105 0114 	add.w	r1, r5, #20
 8009f0c:	46b6      	mov	lr, r6
 8009f0e:	f04f 0a00 	mov.w	sl, #0
 8009f12:	880a      	ldrh	r2, [r1, #0]
 8009f14:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009f18:	fb09 b202 	mla	r2, r9, r2, fp
 8009f1c:	4492      	add	sl, r2
 8009f1e:	b2a4      	uxth	r4, r4
 8009f20:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009f24:	f84e 4b04 	str.w	r4, [lr], #4
 8009f28:	f851 4b04 	ldr.w	r4, [r1], #4
 8009f2c:	f8be 2000 	ldrh.w	r2, [lr]
 8009f30:	0c24      	lsrs	r4, r4, #16
 8009f32:	fb09 2404 	mla	r4, r9, r4, r2
 8009f36:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009f3a:	458c      	cmp	ip, r1
 8009f3c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009f40:	d8e7      	bhi.n	8009f12 <__multiply+0xfe>
 8009f42:	9a01      	ldr	r2, [sp, #4]
 8009f44:	50b4      	str	r4, [r6, r2]
 8009f46:	3604      	adds	r6, #4
 8009f48:	e7a3      	b.n	8009e92 <__multiply+0x7e>
 8009f4a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d1a5      	bne.n	8009e9e <__multiply+0x8a>
 8009f52:	3f01      	subs	r7, #1
 8009f54:	e7a1      	b.n	8009e9a <__multiply+0x86>
 8009f56:	bf00      	nop
 8009f58:	0801ded1 	.word	0x0801ded1
 8009f5c:	0801df60 	.word	0x0801df60

08009f60 <__pow5mult>:
 8009f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f64:	4615      	mov	r5, r2
 8009f66:	f012 0203 	ands.w	r2, r2, #3
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	460f      	mov	r7, r1
 8009f6e:	d007      	beq.n	8009f80 <__pow5mult+0x20>
 8009f70:	4c25      	ldr	r4, [pc, #148]	; (800a008 <__pow5mult+0xa8>)
 8009f72:	3a01      	subs	r2, #1
 8009f74:	2300      	movs	r3, #0
 8009f76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f7a:	f7ff fe51 	bl	8009c20 <__multadd>
 8009f7e:	4607      	mov	r7, r0
 8009f80:	10ad      	asrs	r5, r5, #2
 8009f82:	d03d      	beq.n	800a000 <__pow5mult+0xa0>
 8009f84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009f86:	b97c      	cbnz	r4, 8009fa8 <__pow5mult+0x48>
 8009f88:	2010      	movs	r0, #16
 8009f8a:	f7ff fdbf 	bl	8009b0c <malloc>
 8009f8e:	4602      	mov	r2, r0
 8009f90:	6270      	str	r0, [r6, #36]	; 0x24
 8009f92:	b928      	cbnz	r0, 8009fa0 <__pow5mult+0x40>
 8009f94:	4b1d      	ldr	r3, [pc, #116]	; (800a00c <__pow5mult+0xac>)
 8009f96:	481e      	ldr	r0, [pc, #120]	; (800a010 <__pow5mult+0xb0>)
 8009f98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009f9c:	f7fe fb98 	bl	80086d0 <__assert_func>
 8009fa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fa4:	6004      	str	r4, [r0, #0]
 8009fa6:	60c4      	str	r4, [r0, #12]
 8009fa8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009fac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009fb0:	b94c      	cbnz	r4, 8009fc6 <__pow5mult+0x66>
 8009fb2:	f240 2171 	movw	r1, #625	; 0x271
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	f7ff ff16 	bl	8009de8 <__i2b>
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	6003      	str	r3, [r0, #0]
 8009fc6:	f04f 0900 	mov.w	r9, #0
 8009fca:	07eb      	lsls	r3, r5, #31
 8009fcc:	d50a      	bpl.n	8009fe4 <__pow5mult+0x84>
 8009fce:	4639      	mov	r1, r7
 8009fd0:	4622      	mov	r2, r4
 8009fd2:	4630      	mov	r0, r6
 8009fd4:	f7ff ff1e 	bl	8009e14 <__multiply>
 8009fd8:	4639      	mov	r1, r7
 8009fda:	4680      	mov	r8, r0
 8009fdc:	4630      	mov	r0, r6
 8009fde:	f7ff fdfd 	bl	8009bdc <_Bfree>
 8009fe2:	4647      	mov	r7, r8
 8009fe4:	106d      	asrs	r5, r5, #1
 8009fe6:	d00b      	beq.n	800a000 <__pow5mult+0xa0>
 8009fe8:	6820      	ldr	r0, [r4, #0]
 8009fea:	b938      	cbnz	r0, 8009ffc <__pow5mult+0x9c>
 8009fec:	4622      	mov	r2, r4
 8009fee:	4621      	mov	r1, r4
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f7ff ff0f 	bl	8009e14 <__multiply>
 8009ff6:	6020      	str	r0, [r4, #0]
 8009ff8:	f8c0 9000 	str.w	r9, [r0]
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	e7e4      	b.n	8009fca <__pow5mult+0x6a>
 800a000:	4638      	mov	r0, r7
 800a002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a006:	bf00      	nop
 800a008:	0801e0b0 	.word	0x0801e0b0
 800a00c:	0801dcb0 	.word	0x0801dcb0
 800a010:	0801df60 	.word	0x0801df60

0800a014 <__lshift>:
 800a014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a018:	460c      	mov	r4, r1
 800a01a:	6849      	ldr	r1, [r1, #4]
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a022:	68a3      	ldr	r3, [r4, #8]
 800a024:	4607      	mov	r7, r0
 800a026:	4691      	mov	r9, r2
 800a028:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a02c:	f108 0601 	add.w	r6, r8, #1
 800a030:	42b3      	cmp	r3, r6
 800a032:	db0b      	blt.n	800a04c <__lshift+0x38>
 800a034:	4638      	mov	r0, r7
 800a036:	f7ff fd91 	bl	8009b5c <_Balloc>
 800a03a:	4605      	mov	r5, r0
 800a03c:	b948      	cbnz	r0, 800a052 <__lshift+0x3e>
 800a03e:	4602      	mov	r2, r0
 800a040:	4b28      	ldr	r3, [pc, #160]	; (800a0e4 <__lshift+0xd0>)
 800a042:	4829      	ldr	r0, [pc, #164]	; (800a0e8 <__lshift+0xd4>)
 800a044:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a048:	f7fe fb42 	bl	80086d0 <__assert_func>
 800a04c:	3101      	adds	r1, #1
 800a04e:	005b      	lsls	r3, r3, #1
 800a050:	e7ee      	b.n	800a030 <__lshift+0x1c>
 800a052:	2300      	movs	r3, #0
 800a054:	f100 0114 	add.w	r1, r0, #20
 800a058:	f100 0210 	add.w	r2, r0, #16
 800a05c:	4618      	mov	r0, r3
 800a05e:	4553      	cmp	r3, sl
 800a060:	db33      	blt.n	800a0ca <__lshift+0xb6>
 800a062:	6920      	ldr	r0, [r4, #16]
 800a064:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a068:	f104 0314 	add.w	r3, r4, #20
 800a06c:	f019 091f 	ands.w	r9, r9, #31
 800a070:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a074:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a078:	d02b      	beq.n	800a0d2 <__lshift+0xbe>
 800a07a:	f1c9 0e20 	rsb	lr, r9, #32
 800a07e:	468a      	mov	sl, r1
 800a080:	2200      	movs	r2, #0
 800a082:	6818      	ldr	r0, [r3, #0]
 800a084:	fa00 f009 	lsl.w	r0, r0, r9
 800a088:	4302      	orrs	r2, r0
 800a08a:	f84a 2b04 	str.w	r2, [sl], #4
 800a08e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a092:	459c      	cmp	ip, r3
 800a094:	fa22 f20e 	lsr.w	r2, r2, lr
 800a098:	d8f3      	bhi.n	800a082 <__lshift+0x6e>
 800a09a:	ebac 0304 	sub.w	r3, ip, r4
 800a09e:	3b15      	subs	r3, #21
 800a0a0:	f023 0303 	bic.w	r3, r3, #3
 800a0a4:	3304      	adds	r3, #4
 800a0a6:	f104 0015 	add.w	r0, r4, #21
 800a0aa:	4584      	cmp	ip, r0
 800a0ac:	bf38      	it	cc
 800a0ae:	2304      	movcc	r3, #4
 800a0b0:	50ca      	str	r2, [r1, r3]
 800a0b2:	b10a      	cbz	r2, 800a0b8 <__lshift+0xa4>
 800a0b4:	f108 0602 	add.w	r6, r8, #2
 800a0b8:	3e01      	subs	r6, #1
 800a0ba:	4638      	mov	r0, r7
 800a0bc:	612e      	str	r6, [r5, #16]
 800a0be:	4621      	mov	r1, r4
 800a0c0:	f7ff fd8c 	bl	8009bdc <_Bfree>
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	e7c5      	b.n	800a05e <__lshift+0x4a>
 800a0d2:	3904      	subs	r1, #4
 800a0d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a0dc:	459c      	cmp	ip, r3
 800a0de:	d8f9      	bhi.n	800a0d4 <__lshift+0xc0>
 800a0e0:	e7ea      	b.n	800a0b8 <__lshift+0xa4>
 800a0e2:	bf00      	nop
 800a0e4:	0801ded1 	.word	0x0801ded1
 800a0e8:	0801df60 	.word	0x0801df60

0800a0ec <__mcmp>:
 800a0ec:	b530      	push	{r4, r5, lr}
 800a0ee:	6902      	ldr	r2, [r0, #16]
 800a0f0:	690c      	ldr	r4, [r1, #16]
 800a0f2:	1b12      	subs	r2, r2, r4
 800a0f4:	d10e      	bne.n	800a114 <__mcmp+0x28>
 800a0f6:	f100 0314 	add.w	r3, r0, #20
 800a0fa:	3114      	adds	r1, #20
 800a0fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a100:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a104:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a108:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a10c:	42a5      	cmp	r5, r4
 800a10e:	d003      	beq.n	800a118 <__mcmp+0x2c>
 800a110:	d305      	bcc.n	800a11e <__mcmp+0x32>
 800a112:	2201      	movs	r2, #1
 800a114:	4610      	mov	r0, r2
 800a116:	bd30      	pop	{r4, r5, pc}
 800a118:	4283      	cmp	r3, r0
 800a11a:	d3f3      	bcc.n	800a104 <__mcmp+0x18>
 800a11c:	e7fa      	b.n	800a114 <__mcmp+0x28>
 800a11e:	f04f 32ff 	mov.w	r2, #4294967295
 800a122:	e7f7      	b.n	800a114 <__mcmp+0x28>

0800a124 <__mdiff>:
 800a124:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a128:	460c      	mov	r4, r1
 800a12a:	4606      	mov	r6, r0
 800a12c:	4611      	mov	r1, r2
 800a12e:	4620      	mov	r0, r4
 800a130:	4617      	mov	r7, r2
 800a132:	f7ff ffdb 	bl	800a0ec <__mcmp>
 800a136:	1e05      	subs	r5, r0, #0
 800a138:	d110      	bne.n	800a15c <__mdiff+0x38>
 800a13a:	4629      	mov	r1, r5
 800a13c:	4630      	mov	r0, r6
 800a13e:	f7ff fd0d 	bl	8009b5c <_Balloc>
 800a142:	b930      	cbnz	r0, 800a152 <__mdiff+0x2e>
 800a144:	4b39      	ldr	r3, [pc, #228]	; (800a22c <__mdiff+0x108>)
 800a146:	4602      	mov	r2, r0
 800a148:	f240 2132 	movw	r1, #562	; 0x232
 800a14c:	4838      	ldr	r0, [pc, #224]	; (800a230 <__mdiff+0x10c>)
 800a14e:	f7fe fabf 	bl	80086d0 <__assert_func>
 800a152:	2301      	movs	r3, #1
 800a154:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a15c:	bfa4      	itt	ge
 800a15e:	463b      	movge	r3, r7
 800a160:	4627      	movge	r7, r4
 800a162:	4630      	mov	r0, r6
 800a164:	6879      	ldr	r1, [r7, #4]
 800a166:	bfa6      	itte	ge
 800a168:	461c      	movge	r4, r3
 800a16a:	2500      	movge	r5, #0
 800a16c:	2501      	movlt	r5, #1
 800a16e:	f7ff fcf5 	bl	8009b5c <_Balloc>
 800a172:	b920      	cbnz	r0, 800a17e <__mdiff+0x5a>
 800a174:	4b2d      	ldr	r3, [pc, #180]	; (800a22c <__mdiff+0x108>)
 800a176:	4602      	mov	r2, r0
 800a178:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a17c:	e7e6      	b.n	800a14c <__mdiff+0x28>
 800a17e:	693e      	ldr	r6, [r7, #16]
 800a180:	60c5      	str	r5, [r0, #12]
 800a182:	6925      	ldr	r5, [r4, #16]
 800a184:	f107 0114 	add.w	r1, r7, #20
 800a188:	f104 0914 	add.w	r9, r4, #20
 800a18c:	f100 0e14 	add.w	lr, r0, #20
 800a190:	f107 0210 	add.w	r2, r7, #16
 800a194:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a198:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a19c:	46f2      	mov	sl, lr
 800a19e:	2700      	movs	r7, #0
 800a1a0:	f859 3b04 	ldr.w	r3, [r9], #4
 800a1a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a1a8:	fa1f f883 	uxth.w	r8, r3
 800a1ac:	fa17 f78b 	uxtah	r7, r7, fp
 800a1b0:	0c1b      	lsrs	r3, r3, #16
 800a1b2:	eba7 0808 	sub.w	r8, r7, r8
 800a1b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a1ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a1be:	fa1f f888 	uxth.w	r8, r8
 800a1c2:	141f      	asrs	r7, r3, #16
 800a1c4:	454d      	cmp	r5, r9
 800a1c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a1ca:	f84a 3b04 	str.w	r3, [sl], #4
 800a1ce:	d8e7      	bhi.n	800a1a0 <__mdiff+0x7c>
 800a1d0:	1b2b      	subs	r3, r5, r4
 800a1d2:	3b15      	subs	r3, #21
 800a1d4:	f023 0303 	bic.w	r3, r3, #3
 800a1d8:	3304      	adds	r3, #4
 800a1da:	3415      	adds	r4, #21
 800a1dc:	42a5      	cmp	r5, r4
 800a1de:	bf38      	it	cc
 800a1e0:	2304      	movcc	r3, #4
 800a1e2:	4419      	add	r1, r3
 800a1e4:	4473      	add	r3, lr
 800a1e6:	469e      	mov	lr, r3
 800a1e8:	460d      	mov	r5, r1
 800a1ea:	4565      	cmp	r5, ip
 800a1ec:	d30e      	bcc.n	800a20c <__mdiff+0xe8>
 800a1ee:	f10c 0203 	add.w	r2, ip, #3
 800a1f2:	1a52      	subs	r2, r2, r1
 800a1f4:	f022 0203 	bic.w	r2, r2, #3
 800a1f8:	3903      	subs	r1, #3
 800a1fa:	458c      	cmp	ip, r1
 800a1fc:	bf38      	it	cc
 800a1fe:	2200      	movcc	r2, #0
 800a200:	441a      	add	r2, r3
 800a202:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a206:	b17b      	cbz	r3, 800a228 <__mdiff+0x104>
 800a208:	6106      	str	r6, [r0, #16]
 800a20a:	e7a5      	b.n	800a158 <__mdiff+0x34>
 800a20c:	f855 8b04 	ldr.w	r8, [r5], #4
 800a210:	fa17 f488 	uxtah	r4, r7, r8
 800a214:	1422      	asrs	r2, r4, #16
 800a216:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a21a:	b2a4      	uxth	r4, r4
 800a21c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a220:	f84e 4b04 	str.w	r4, [lr], #4
 800a224:	1417      	asrs	r7, r2, #16
 800a226:	e7e0      	b.n	800a1ea <__mdiff+0xc6>
 800a228:	3e01      	subs	r6, #1
 800a22a:	e7ea      	b.n	800a202 <__mdiff+0xde>
 800a22c:	0801ded1 	.word	0x0801ded1
 800a230:	0801df60 	.word	0x0801df60

0800a234 <__ulp>:
 800a234:	b082      	sub	sp, #8
 800a236:	ed8d 0b00 	vstr	d0, [sp]
 800a23a:	9b01      	ldr	r3, [sp, #4]
 800a23c:	4912      	ldr	r1, [pc, #72]	; (800a288 <__ulp+0x54>)
 800a23e:	4019      	ands	r1, r3
 800a240:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a244:	2900      	cmp	r1, #0
 800a246:	dd05      	ble.n	800a254 <__ulp+0x20>
 800a248:	2200      	movs	r2, #0
 800a24a:	460b      	mov	r3, r1
 800a24c:	ec43 2b10 	vmov	d0, r2, r3
 800a250:	b002      	add	sp, #8
 800a252:	4770      	bx	lr
 800a254:	4249      	negs	r1, r1
 800a256:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a25a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a25e:	f04f 0200 	mov.w	r2, #0
 800a262:	f04f 0300 	mov.w	r3, #0
 800a266:	da04      	bge.n	800a272 <__ulp+0x3e>
 800a268:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a26c:	fa41 f300 	asr.w	r3, r1, r0
 800a270:	e7ec      	b.n	800a24c <__ulp+0x18>
 800a272:	f1a0 0114 	sub.w	r1, r0, #20
 800a276:	291e      	cmp	r1, #30
 800a278:	bfda      	itte	le
 800a27a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a27e:	fa20 f101 	lsrle.w	r1, r0, r1
 800a282:	2101      	movgt	r1, #1
 800a284:	460a      	mov	r2, r1
 800a286:	e7e1      	b.n	800a24c <__ulp+0x18>
 800a288:	7ff00000 	.word	0x7ff00000

0800a28c <__b2d>:
 800a28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a28e:	6905      	ldr	r5, [r0, #16]
 800a290:	f100 0714 	add.w	r7, r0, #20
 800a294:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a298:	1f2e      	subs	r6, r5, #4
 800a29a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a29e:	4620      	mov	r0, r4
 800a2a0:	f7ff fd52 	bl	8009d48 <__hi0bits>
 800a2a4:	f1c0 0320 	rsb	r3, r0, #32
 800a2a8:	280a      	cmp	r0, #10
 800a2aa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a328 <__b2d+0x9c>
 800a2ae:	600b      	str	r3, [r1, #0]
 800a2b0:	dc14      	bgt.n	800a2dc <__b2d+0x50>
 800a2b2:	f1c0 0e0b 	rsb	lr, r0, #11
 800a2b6:	fa24 f10e 	lsr.w	r1, r4, lr
 800a2ba:	42b7      	cmp	r7, r6
 800a2bc:	ea41 030c 	orr.w	r3, r1, ip
 800a2c0:	bf34      	ite	cc
 800a2c2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a2c6:	2100      	movcs	r1, #0
 800a2c8:	3015      	adds	r0, #21
 800a2ca:	fa04 f000 	lsl.w	r0, r4, r0
 800a2ce:	fa21 f10e 	lsr.w	r1, r1, lr
 800a2d2:	ea40 0201 	orr.w	r2, r0, r1
 800a2d6:	ec43 2b10 	vmov	d0, r2, r3
 800a2da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2dc:	42b7      	cmp	r7, r6
 800a2de:	bf3a      	itte	cc
 800a2e0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a2e4:	f1a5 0608 	subcc.w	r6, r5, #8
 800a2e8:	2100      	movcs	r1, #0
 800a2ea:	380b      	subs	r0, #11
 800a2ec:	d017      	beq.n	800a31e <__b2d+0x92>
 800a2ee:	f1c0 0c20 	rsb	ip, r0, #32
 800a2f2:	fa04 f500 	lsl.w	r5, r4, r0
 800a2f6:	42be      	cmp	r6, r7
 800a2f8:	fa21 f40c 	lsr.w	r4, r1, ip
 800a2fc:	ea45 0504 	orr.w	r5, r5, r4
 800a300:	bf8c      	ite	hi
 800a302:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a306:	2400      	movls	r4, #0
 800a308:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a30c:	fa01 f000 	lsl.w	r0, r1, r0
 800a310:	fa24 f40c 	lsr.w	r4, r4, ip
 800a314:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a318:	ea40 0204 	orr.w	r2, r0, r4
 800a31c:	e7db      	b.n	800a2d6 <__b2d+0x4a>
 800a31e:	ea44 030c 	orr.w	r3, r4, ip
 800a322:	460a      	mov	r2, r1
 800a324:	e7d7      	b.n	800a2d6 <__b2d+0x4a>
 800a326:	bf00      	nop
 800a328:	3ff00000 	.word	0x3ff00000

0800a32c <__d2b>:
 800a32c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a330:	4689      	mov	r9, r1
 800a332:	2101      	movs	r1, #1
 800a334:	ec57 6b10 	vmov	r6, r7, d0
 800a338:	4690      	mov	r8, r2
 800a33a:	f7ff fc0f 	bl	8009b5c <_Balloc>
 800a33e:	4604      	mov	r4, r0
 800a340:	b930      	cbnz	r0, 800a350 <__d2b+0x24>
 800a342:	4602      	mov	r2, r0
 800a344:	4b25      	ldr	r3, [pc, #148]	; (800a3dc <__d2b+0xb0>)
 800a346:	4826      	ldr	r0, [pc, #152]	; (800a3e0 <__d2b+0xb4>)
 800a348:	f240 310a 	movw	r1, #778	; 0x30a
 800a34c:	f7fe f9c0 	bl	80086d0 <__assert_func>
 800a350:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a354:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a358:	bb35      	cbnz	r5, 800a3a8 <__d2b+0x7c>
 800a35a:	2e00      	cmp	r6, #0
 800a35c:	9301      	str	r3, [sp, #4]
 800a35e:	d028      	beq.n	800a3b2 <__d2b+0x86>
 800a360:	4668      	mov	r0, sp
 800a362:	9600      	str	r6, [sp, #0]
 800a364:	f7ff fd10 	bl	8009d88 <__lo0bits>
 800a368:	9900      	ldr	r1, [sp, #0]
 800a36a:	b300      	cbz	r0, 800a3ae <__d2b+0x82>
 800a36c:	9a01      	ldr	r2, [sp, #4]
 800a36e:	f1c0 0320 	rsb	r3, r0, #32
 800a372:	fa02 f303 	lsl.w	r3, r2, r3
 800a376:	430b      	orrs	r3, r1
 800a378:	40c2      	lsrs	r2, r0
 800a37a:	6163      	str	r3, [r4, #20]
 800a37c:	9201      	str	r2, [sp, #4]
 800a37e:	9b01      	ldr	r3, [sp, #4]
 800a380:	61a3      	str	r3, [r4, #24]
 800a382:	2b00      	cmp	r3, #0
 800a384:	bf14      	ite	ne
 800a386:	2202      	movne	r2, #2
 800a388:	2201      	moveq	r2, #1
 800a38a:	6122      	str	r2, [r4, #16]
 800a38c:	b1d5      	cbz	r5, 800a3c4 <__d2b+0x98>
 800a38e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a392:	4405      	add	r5, r0
 800a394:	f8c9 5000 	str.w	r5, [r9]
 800a398:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a39c:	f8c8 0000 	str.w	r0, [r8]
 800a3a0:	4620      	mov	r0, r4
 800a3a2:	b003      	add	sp, #12
 800a3a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a3ac:	e7d5      	b.n	800a35a <__d2b+0x2e>
 800a3ae:	6161      	str	r1, [r4, #20]
 800a3b0:	e7e5      	b.n	800a37e <__d2b+0x52>
 800a3b2:	a801      	add	r0, sp, #4
 800a3b4:	f7ff fce8 	bl	8009d88 <__lo0bits>
 800a3b8:	9b01      	ldr	r3, [sp, #4]
 800a3ba:	6163      	str	r3, [r4, #20]
 800a3bc:	2201      	movs	r2, #1
 800a3be:	6122      	str	r2, [r4, #16]
 800a3c0:	3020      	adds	r0, #32
 800a3c2:	e7e3      	b.n	800a38c <__d2b+0x60>
 800a3c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a3cc:	f8c9 0000 	str.w	r0, [r9]
 800a3d0:	6918      	ldr	r0, [r3, #16]
 800a3d2:	f7ff fcb9 	bl	8009d48 <__hi0bits>
 800a3d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a3da:	e7df      	b.n	800a39c <__d2b+0x70>
 800a3dc:	0801ded1 	.word	0x0801ded1
 800a3e0:	0801df60 	.word	0x0801df60

0800a3e4 <__ratio>:
 800a3e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e8:	4688      	mov	r8, r1
 800a3ea:	4669      	mov	r1, sp
 800a3ec:	4681      	mov	r9, r0
 800a3ee:	f7ff ff4d 	bl	800a28c <__b2d>
 800a3f2:	a901      	add	r1, sp, #4
 800a3f4:	4640      	mov	r0, r8
 800a3f6:	ec55 4b10 	vmov	r4, r5, d0
 800a3fa:	f7ff ff47 	bl	800a28c <__b2d>
 800a3fe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a402:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a406:	eba3 0c02 	sub.w	ip, r3, r2
 800a40a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a40e:	1a9b      	subs	r3, r3, r2
 800a410:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a414:	ec51 0b10 	vmov	r0, r1, d0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	bfd6      	itet	le
 800a41c:	460a      	movle	r2, r1
 800a41e:	462a      	movgt	r2, r5
 800a420:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a424:	468b      	mov	fp, r1
 800a426:	462f      	mov	r7, r5
 800a428:	bfd4      	ite	le
 800a42a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a42e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a432:	4620      	mov	r0, r4
 800a434:	ee10 2a10 	vmov	r2, s0
 800a438:	465b      	mov	r3, fp
 800a43a:	4639      	mov	r1, r7
 800a43c:	f7f6 fa1e 	bl	800087c <__aeabi_ddiv>
 800a440:	ec41 0b10 	vmov	d0, r0, r1
 800a444:	b003      	add	sp, #12
 800a446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a44a <__copybits>:
 800a44a:	3901      	subs	r1, #1
 800a44c:	b570      	push	{r4, r5, r6, lr}
 800a44e:	1149      	asrs	r1, r1, #5
 800a450:	6914      	ldr	r4, [r2, #16]
 800a452:	3101      	adds	r1, #1
 800a454:	f102 0314 	add.w	r3, r2, #20
 800a458:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a45c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a460:	1f05      	subs	r5, r0, #4
 800a462:	42a3      	cmp	r3, r4
 800a464:	d30c      	bcc.n	800a480 <__copybits+0x36>
 800a466:	1aa3      	subs	r3, r4, r2
 800a468:	3b11      	subs	r3, #17
 800a46a:	f023 0303 	bic.w	r3, r3, #3
 800a46e:	3211      	adds	r2, #17
 800a470:	42a2      	cmp	r2, r4
 800a472:	bf88      	it	hi
 800a474:	2300      	movhi	r3, #0
 800a476:	4418      	add	r0, r3
 800a478:	2300      	movs	r3, #0
 800a47a:	4288      	cmp	r0, r1
 800a47c:	d305      	bcc.n	800a48a <__copybits+0x40>
 800a47e:	bd70      	pop	{r4, r5, r6, pc}
 800a480:	f853 6b04 	ldr.w	r6, [r3], #4
 800a484:	f845 6f04 	str.w	r6, [r5, #4]!
 800a488:	e7eb      	b.n	800a462 <__copybits+0x18>
 800a48a:	f840 3b04 	str.w	r3, [r0], #4
 800a48e:	e7f4      	b.n	800a47a <__copybits+0x30>

0800a490 <__any_on>:
 800a490:	f100 0214 	add.w	r2, r0, #20
 800a494:	6900      	ldr	r0, [r0, #16]
 800a496:	114b      	asrs	r3, r1, #5
 800a498:	4298      	cmp	r0, r3
 800a49a:	b510      	push	{r4, lr}
 800a49c:	db11      	blt.n	800a4c2 <__any_on+0x32>
 800a49e:	dd0a      	ble.n	800a4b6 <__any_on+0x26>
 800a4a0:	f011 011f 	ands.w	r1, r1, #31
 800a4a4:	d007      	beq.n	800a4b6 <__any_on+0x26>
 800a4a6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a4aa:	fa24 f001 	lsr.w	r0, r4, r1
 800a4ae:	fa00 f101 	lsl.w	r1, r0, r1
 800a4b2:	428c      	cmp	r4, r1
 800a4b4:	d10b      	bne.n	800a4ce <__any_on+0x3e>
 800a4b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d803      	bhi.n	800a4c6 <__any_on+0x36>
 800a4be:	2000      	movs	r0, #0
 800a4c0:	bd10      	pop	{r4, pc}
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	e7f7      	b.n	800a4b6 <__any_on+0x26>
 800a4c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4ca:	2900      	cmp	r1, #0
 800a4cc:	d0f5      	beq.n	800a4ba <__any_on+0x2a>
 800a4ce:	2001      	movs	r0, #1
 800a4d0:	e7f6      	b.n	800a4c0 <__any_on+0x30>

0800a4d2 <_calloc_r>:
 800a4d2:	b513      	push	{r0, r1, r4, lr}
 800a4d4:	434a      	muls	r2, r1
 800a4d6:	4611      	mov	r1, r2
 800a4d8:	9201      	str	r2, [sp, #4]
 800a4da:	f000 f859 	bl	800a590 <_malloc_r>
 800a4de:	4604      	mov	r4, r0
 800a4e0:	b118      	cbz	r0, 800a4ea <_calloc_r+0x18>
 800a4e2:	9a01      	ldr	r2, [sp, #4]
 800a4e4:	2100      	movs	r1, #0
 800a4e6:	f7fc fb25 	bl	8006b34 <memset>
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	b002      	add	sp, #8
 800a4ee:	bd10      	pop	{r4, pc}

0800a4f0 <_free_r>:
 800a4f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4f2:	2900      	cmp	r1, #0
 800a4f4:	d048      	beq.n	800a588 <_free_r+0x98>
 800a4f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4fa:	9001      	str	r0, [sp, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	f1a1 0404 	sub.w	r4, r1, #4
 800a502:	bfb8      	it	lt
 800a504:	18e4      	addlt	r4, r4, r3
 800a506:	f000 fe8b 	bl	800b220 <__malloc_lock>
 800a50a:	4a20      	ldr	r2, [pc, #128]	; (800a58c <_free_r+0x9c>)
 800a50c:	9801      	ldr	r0, [sp, #4]
 800a50e:	6813      	ldr	r3, [r2, #0]
 800a510:	4615      	mov	r5, r2
 800a512:	b933      	cbnz	r3, 800a522 <_free_r+0x32>
 800a514:	6063      	str	r3, [r4, #4]
 800a516:	6014      	str	r4, [r2, #0]
 800a518:	b003      	add	sp, #12
 800a51a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a51e:	f000 be85 	b.w	800b22c <__malloc_unlock>
 800a522:	42a3      	cmp	r3, r4
 800a524:	d90b      	bls.n	800a53e <_free_r+0x4e>
 800a526:	6821      	ldr	r1, [r4, #0]
 800a528:	1862      	adds	r2, r4, r1
 800a52a:	4293      	cmp	r3, r2
 800a52c:	bf04      	itt	eq
 800a52e:	681a      	ldreq	r2, [r3, #0]
 800a530:	685b      	ldreq	r3, [r3, #4]
 800a532:	6063      	str	r3, [r4, #4]
 800a534:	bf04      	itt	eq
 800a536:	1852      	addeq	r2, r2, r1
 800a538:	6022      	streq	r2, [r4, #0]
 800a53a:	602c      	str	r4, [r5, #0]
 800a53c:	e7ec      	b.n	800a518 <_free_r+0x28>
 800a53e:	461a      	mov	r2, r3
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	b10b      	cbz	r3, 800a548 <_free_r+0x58>
 800a544:	42a3      	cmp	r3, r4
 800a546:	d9fa      	bls.n	800a53e <_free_r+0x4e>
 800a548:	6811      	ldr	r1, [r2, #0]
 800a54a:	1855      	adds	r5, r2, r1
 800a54c:	42a5      	cmp	r5, r4
 800a54e:	d10b      	bne.n	800a568 <_free_r+0x78>
 800a550:	6824      	ldr	r4, [r4, #0]
 800a552:	4421      	add	r1, r4
 800a554:	1854      	adds	r4, r2, r1
 800a556:	42a3      	cmp	r3, r4
 800a558:	6011      	str	r1, [r2, #0]
 800a55a:	d1dd      	bne.n	800a518 <_free_r+0x28>
 800a55c:	681c      	ldr	r4, [r3, #0]
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	6053      	str	r3, [r2, #4]
 800a562:	4421      	add	r1, r4
 800a564:	6011      	str	r1, [r2, #0]
 800a566:	e7d7      	b.n	800a518 <_free_r+0x28>
 800a568:	d902      	bls.n	800a570 <_free_r+0x80>
 800a56a:	230c      	movs	r3, #12
 800a56c:	6003      	str	r3, [r0, #0]
 800a56e:	e7d3      	b.n	800a518 <_free_r+0x28>
 800a570:	6825      	ldr	r5, [r4, #0]
 800a572:	1961      	adds	r1, r4, r5
 800a574:	428b      	cmp	r3, r1
 800a576:	bf04      	itt	eq
 800a578:	6819      	ldreq	r1, [r3, #0]
 800a57a:	685b      	ldreq	r3, [r3, #4]
 800a57c:	6063      	str	r3, [r4, #4]
 800a57e:	bf04      	itt	eq
 800a580:	1949      	addeq	r1, r1, r5
 800a582:	6021      	streq	r1, [r4, #0]
 800a584:	6054      	str	r4, [r2, #4]
 800a586:	e7c7      	b.n	800a518 <_free_r+0x28>
 800a588:	b003      	add	sp, #12
 800a58a:	bd30      	pop	{r4, r5, pc}
 800a58c:	20000250 	.word	0x20000250

0800a590 <_malloc_r>:
 800a590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a592:	1ccd      	adds	r5, r1, #3
 800a594:	f025 0503 	bic.w	r5, r5, #3
 800a598:	3508      	adds	r5, #8
 800a59a:	2d0c      	cmp	r5, #12
 800a59c:	bf38      	it	cc
 800a59e:	250c      	movcc	r5, #12
 800a5a0:	2d00      	cmp	r5, #0
 800a5a2:	4606      	mov	r6, r0
 800a5a4:	db01      	blt.n	800a5aa <_malloc_r+0x1a>
 800a5a6:	42a9      	cmp	r1, r5
 800a5a8:	d903      	bls.n	800a5b2 <_malloc_r+0x22>
 800a5aa:	230c      	movs	r3, #12
 800a5ac:	6033      	str	r3, [r6, #0]
 800a5ae:	2000      	movs	r0, #0
 800a5b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5b2:	f000 fe35 	bl	800b220 <__malloc_lock>
 800a5b6:	4921      	ldr	r1, [pc, #132]	; (800a63c <_malloc_r+0xac>)
 800a5b8:	680a      	ldr	r2, [r1, #0]
 800a5ba:	4614      	mov	r4, r2
 800a5bc:	b99c      	cbnz	r4, 800a5e6 <_malloc_r+0x56>
 800a5be:	4f20      	ldr	r7, [pc, #128]	; (800a640 <_malloc_r+0xb0>)
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	b923      	cbnz	r3, 800a5ce <_malloc_r+0x3e>
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	f000 fafa 	bl	800abc0 <_sbrk_r>
 800a5cc:	6038      	str	r0, [r7, #0]
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f000 faf5 	bl	800abc0 <_sbrk_r>
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	d123      	bne.n	800a622 <_malloc_r+0x92>
 800a5da:	230c      	movs	r3, #12
 800a5dc:	6033      	str	r3, [r6, #0]
 800a5de:	4630      	mov	r0, r6
 800a5e0:	f000 fe24 	bl	800b22c <__malloc_unlock>
 800a5e4:	e7e3      	b.n	800a5ae <_malloc_r+0x1e>
 800a5e6:	6823      	ldr	r3, [r4, #0]
 800a5e8:	1b5b      	subs	r3, r3, r5
 800a5ea:	d417      	bmi.n	800a61c <_malloc_r+0x8c>
 800a5ec:	2b0b      	cmp	r3, #11
 800a5ee:	d903      	bls.n	800a5f8 <_malloc_r+0x68>
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	441c      	add	r4, r3
 800a5f4:	6025      	str	r5, [r4, #0]
 800a5f6:	e004      	b.n	800a602 <_malloc_r+0x72>
 800a5f8:	6863      	ldr	r3, [r4, #4]
 800a5fa:	42a2      	cmp	r2, r4
 800a5fc:	bf0c      	ite	eq
 800a5fe:	600b      	streq	r3, [r1, #0]
 800a600:	6053      	strne	r3, [r2, #4]
 800a602:	4630      	mov	r0, r6
 800a604:	f000 fe12 	bl	800b22c <__malloc_unlock>
 800a608:	f104 000b 	add.w	r0, r4, #11
 800a60c:	1d23      	adds	r3, r4, #4
 800a60e:	f020 0007 	bic.w	r0, r0, #7
 800a612:	1ac2      	subs	r2, r0, r3
 800a614:	d0cc      	beq.n	800a5b0 <_malloc_r+0x20>
 800a616:	1a1b      	subs	r3, r3, r0
 800a618:	50a3      	str	r3, [r4, r2]
 800a61a:	e7c9      	b.n	800a5b0 <_malloc_r+0x20>
 800a61c:	4622      	mov	r2, r4
 800a61e:	6864      	ldr	r4, [r4, #4]
 800a620:	e7cc      	b.n	800a5bc <_malloc_r+0x2c>
 800a622:	1cc4      	adds	r4, r0, #3
 800a624:	f024 0403 	bic.w	r4, r4, #3
 800a628:	42a0      	cmp	r0, r4
 800a62a:	d0e3      	beq.n	800a5f4 <_malloc_r+0x64>
 800a62c:	1a21      	subs	r1, r4, r0
 800a62e:	4630      	mov	r0, r6
 800a630:	f000 fac6 	bl	800abc0 <_sbrk_r>
 800a634:	3001      	adds	r0, #1
 800a636:	d1dd      	bne.n	800a5f4 <_malloc_r+0x64>
 800a638:	e7cf      	b.n	800a5da <_malloc_r+0x4a>
 800a63a:	bf00      	nop
 800a63c:	20000250 	.word	0x20000250
 800a640:	20000254 	.word	0x20000254

0800a644 <__ssputs_r>:
 800a644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a648:	688e      	ldr	r6, [r1, #8]
 800a64a:	429e      	cmp	r6, r3
 800a64c:	4682      	mov	sl, r0
 800a64e:	460c      	mov	r4, r1
 800a650:	4690      	mov	r8, r2
 800a652:	461f      	mov	r7, r3
 800a654:	d838      	bhi.n	800a6c8 <__ssputs_r+0x84>
 800a656:	898a      	ldrh	r2, [r1, #12]
 800a658:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a65c:	d032      	beq.n	800a6c4 <__ssputs_r+0x80>
 800a65e:	6825      	ldr	r5, [r4, #0]
 800a660:	6909      	ldr	r1, [r1, #16]
 800a662:	eba5 0901 	sub.w	r9, r5, r1
 800a666:	6965      	ldr	r5, [r4, #20]
 800a668:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a66c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a670:	3301      	adds	r3, #1
 800a672:	444b      	add	r3, r9
 800a674:	106d      	asrs	r5, r5, #1
 800a676:	429d      	cmp	r5, r3
 800a678:	bf38      	it	cc
 800a67a:	461d      	movcc	r5, r3
 800a67c:	0553      	lsls	r3, r2, #21
 800a67e:	d531      	bpl.n	800a6e4 <__ssputs_r+0xa0>
 800a680:	4629      	mov	r1, r5
 800a682:	f7ff ff85 	bl	800a590 <_malloc_r>
 800a686:	4606      	mov	r6, r0
 800a688:	b950      	cbnz	r0, 800a6a0 <__ssputs_r+0x5c>
 800a68a:	230c      	movs	r3, #12
 800a68c:	f8ca 3000 	str.w	r3, [sl]
 800a690:	89a3      	ldrh	r3, [r4, #12]
 800a692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a696:	81a3      	strh	r3, [r4, #12]
 800a698:	f04f 30ff 	mov.w	r0, #4294967295
 800a69c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6a0:	6921      	ldr	r1, [r4, #16]
 800a6a2:	464a      	mov	r2, r9
 800a6a4:	f7ff fa4c 	bl	8009b40 <memcpy>
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a6ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6b2:	81a3      	strh	r3, [r4, #12]
 800a6b4:	6126      	str	r6, [r4, #16]
 800a6b6:	6165      	str	r5, [r4, #20]
 800a6b8:	444e      	add	r6, r9
 800a6ba:	eba5 0509 	sub.w	r5, r5, r9
 800a6be:	6026      	str	r6, [r4, #0]
 800a6c0:	60a5      	str	r5, [r4, #8]
 800a6c2:	463e      	mov	r6, r7
 800a6c4:	42be      	cmp	r6, r7
 800a6c6:	d900      	bls.n	800a6ca <__ssputs_r+0x86>
 800a6c8:	463e      	mov	r6, r7
 800a6ca:	4632      	mov	r2, r6
 800a6cc:	6820      	ldr	r0, [r4, #0]
 800a6ce:	4641      	mov	r1, r8
 800a6d0:	f000 fd8c 	bl	800b1ec <memmove>
 800a6d4:	68a3      	ldr	r3, [r4, #8]
 800a6d6:	6822      	ldr	r2, [r4, #0]
 800a6d8:	1b9b      	subs	r3, r3, r6
 800a6da:	4432      	add	r2, r6
 800a6dc:	60a3      	str	r3, [r4, #8]
 800a6de:	6022      	str	r2, [r4, #0]
 800a6e0:	2000      	movs	r0, #0
 800a6e2:	e7db      	b.n	800a69c <__ssputs_r+0x58>
 800a6e4:	462a      	mov	r2, r5
 800a6e6:	f000 fda7 	bl	800b238 <_realloc_r>
 800a6ea:	4606      	mov	r6, r0
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d1e1      	bne.n	800a6b4 <__ssputs_r+0x70>
 800a6f0:	6921      	ldr	r1, [r4, #16]
 800a6f2:	4650      	mov	r0, sl
 800a6f4:	f7ff fefc 	bl	800a4f0 <_free_r>
 800a6f8:	e7c7      	b.n	800a68a <__ssputs_r+0x46>
	...

0800a6fc <_svfiprintf_r>:
 800a6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a700:	4698      	mov	r8, r3
 800a702:	898b      	ldrh	r3, [r1, #12]
 800a704:	061b      	lsls	r3, r3, #24
 800a706:	b09d      	sub	sp, #116	; 0x74
 800a708:	4607      	mov	r7, r0
 800a70a:	460d      	mov	r5, r1
 800a70c:	4614      	mov	r4, r2
 800a70e:	d50e      	bpl.n	800a72e <_svfiprintf_r+0x32>
 800a710:	690b      	ldr	r3, [r1, #16]
 800a712:	b963      	cbnz	r3, 800a72e <_svfiprintf_r+0x32>
 800a714:	2140      	movs	r1, #64	; 0x40
 800a716:	f7ff ff3b 	bl	800a590 <_malloc_r>
 800a71a:	6028      	str	r0, [r5, #0]
 800a71c:	6128      	str	r0, [r5, #16]
 800a71e:	b920      	cbnz	r0, 800a72a <_svfiprintf_r+0x2e>
 800a720:	230c      	movs	r3, #12
 800a722:	603b      	str	r3, [r7, #0]
 800a724:	f04f 30ff 	mov.w	r0, #4294967295
 800a728:	e0d1      	b.n	800a8ce <_svfiprintf_r+0x1d2>
 800a72a:	2340      	movs	r3, #64	; 0x40
 800a72c:	616b      	str	r3, [r5, #20]
 800a72e:	2300      	movs	r3, #0
 800a730:	9309      	str	r3, [sp, #36]	; 0x24
 800a732:	2320      	movs	r3, #32
 800a734:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a738:	f8cd 800c 	str.w	r8, [sp, #12]
 800a73c:	2330      	movs	r3, #48	; 0x30
 800a73e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a8e8 <_svfiprintf_r+0x1ec>
 800a742:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a746:	f04f 0901 	mov.w	r9, #1
 800a74a:	4623      	mov	r3, r4
 800a74c:	469a      	mov	sl, r3
 800a74e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a752:	b10a      	cbz	r2, 800a758 <_svfiprintf_r+0x5c>
 800a754:	2a25      	cmp	r2, #37	; 0x25
 800a756:	d1f9      	bne.n	800a74c <_svfiprintf_r+0x50>
 800a758:	ebba 0b04 	subs.w	fp, sl, r4
 800a75c:	d00b      	beq.n	800a776 <_svfiprintf_r+0x7a>
 800a75e:	465b      	mov	r3, fp
 800a760:	4622      	mov	r2, r4
 800a762:	4629      	mov	r1, r5
 800a764:	4638      	mov	r0, r7
 800a766:	f7ff ff6d 	bl	800a644 <__ssputs_r>
 800a76a:	3001      	adds	r0, #1
 800a76c:	f000 80aa 	beq.w	800a8c4 <_svfiprintf_r+0x1c8>
 800a770:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a772:	445a      	add	r2, fp
 800a774:	9209      	str	r2, [sp, #36]	; 0x24
 800a776:	f89a 3000 	ldrb.w	r3, [sl]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f000 80a2 	beq.w	800a8c4 <_svfiprintf_r+0x1c8>
 800a780:	2300      	movs	r3, #0
 800a782:	f04f 32ff 	mov.w	r2, #4294967295
 800a786:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a78a:	f10a 0a01 	add.w	sl, sl, #1
 800a78e:	9304      	str	r3, [sp, #16]
 800a790:	9307      	str	r3, [sp, #28]
 800a792:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a796:	931a      	str	r3, [sp, #104]	; 0x68
 800a798:	4654      	mov	r4, sl
 800a79a:	2205      	movs	r2, #5
 800a79c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a0:	4851      	ldr	r0, [pc, #324]	; (800a8e8 <_svfiprintf_r+0x1ec>)
 800a7a2:	f7f5 fd35 	bl	8000210 <memchr>
 800a7a6:	9a04      	ldr	r2, [sp, #16]
 800a7a8:	b9d8      	cbnz	r0, 800a7e2 <_svfiprintf_r+0xe6>
 800a7aa:	06d0      	lsls	r0, r2, #27
 800a7ac:	bf44      	itt	mi
 800a7ae:	2320      	movmi	r3, #32
 800a7b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7b4:	0711      	lsls	r1, r2, #28
 800a7b6:	bf44      	itt	mi
 800a7b8:	232b      	movmi	r3, #43	; 0x2b
 800a7ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7be:	f89a 3000 	ldrb.w	r3, [sl]
 800a7c2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7c4:	d015      	beq.n	800a7f2 <_svfiprintf_r+0xf6>
 800a7c6:	9a07      	ldr	r2, [sp, #28]
 800a7c8:	4654      	mov	r4, sl
 800a7ca:	2000      	movs	r0, #0
 800a7cc:	f04f 0c0a 	mov.w	ip, #10
 800a7d0:	4621      	mov	r1, r4
 800a7d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7d6:	3b30      	subs	r3, #48	; 0x30
 800a7d8:	2b09      	cmp	r3, #9
 800a7da:	d94e      	bls.n	800a87a <_svfiprintf_r+0x17e>
 800a7dc:	b1b0      	cbz	r0, 800a80c <_svfiprintf_r+0x110>
 800a7de:	9207      	str	r2, [sp, #28]
 800a7e0:	e014      	b.n	800a80c <_svfiprintf_r+0x110>
 800a7e2:	eba0 0308 	sub.w	r3, r0, r8
 800a7e6:	fa09 f303 	lsl.w	r3, r9, r3
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	9304      	str	r3, [sp, #16]
 800a7ee:	46a2      	mov	sl, r4
 800a7f0:	e7d2      	b.n	800a798 <_svfiprintf_r+0x9c>
 800a7f2:	9b03      	ldr	r3, [sp, #12]
 800a7f4:	1d19      	adds	r1, r3, #4
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	9103      	str	r1, [sp, #12]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	bfbb      	ittet	lt
 800a7fe:	425b      	neglt	r3, r3
 800a800:	f042 0202 	orrlt.w	r2, r2, #2
 800a804:	9307      	strge	r3, [sp, #28]
 800a806:	9307      	strlt	r3, [sp, #28]
 800a808:	bfb8      	it	lt
 800a80a:	9204      	strlt	r2, [sp, #16]
 800a80c:	7823      	ldrb	r3, [r4, #0]
 800a80e:	2b2e      	cmp	r3, #46	; 0x2e
 800a810:	d10c      	bne.n	800a82c <_svfiprintf_r+0x130>
 800a812:	7863      	ldrb	r3, [r4, #1]
 800a814:	2b2a      	cmp	r3, #42	; 0x2a
 800a816:	d135      	bne.n	800a884 <_svfiprintf_r+0x188>
 800a818:	9b03      	ldr	r3, [sp, #12]
 800a81a:	1d1a      	adds	r2, r3, #4
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	9203      	str	r2, [sp, #12]
 800a820:	2b00      	cmp	r3, #0
 800a822:	bfb8      	it	lt
 800a824:	f04f 33ff 	movlt.w	r3, #4294967295
 800a828:	3402      	adds	r4, #2
 800a82a:	9305      	str	r3, [sp, #20]
 800a82c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a8f8 <_svfiprintf_r+0x1fc>
 800a830:	7821      	ldrb	r1, [r4, #0]
 800a832:	2203      	movs	r2, #3
 800a834:	4650      	mov	r0, sl
 800a836:	f7f5 fceb 	bl	8000210 <memchr>
 800a83a:	b140      	cbz	r0, 800a84e <_svfiprintf_r+0x152>
 800a83c:	2340      	movs	r3, #64	; 0x40
 800a83e:	eba0 000a 	sub.w	r0, r0, sl
 800a842:	fa03 f000 	lsl.w	r0, r3, r0
 800a846:	9b04      	ldr	r3, [sp, #16]
 800a848:	4303      	orrs	r3, r0
 800a84a:	3401      	adds	r4, #1
 800a84c:	9304      	str	r3, [sp, #16]
 800a84e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a852:	4826      	ldr	r0, [pc, #152]	; (800a8ec <_svfiprintf_r+0x1f0>)
 800a854:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a858:	2206      	movs	r2, #6
 800a85a:	f7f5 fcd9 	bl	8000210 <memchr>
 800a85e:	2800      	cmp	r0, #0
 800a860:	d038      	beq.n	800a8d4 <_svfiprintf_r+0x1d8>
 800a862:	4b23      	ldr	r3, [pc, #140]	; (800a8f0 <_svfiprintf_r+0x1f4>)
 800a864:	bb1b      	cbnz	r3, 800a8ae <_svfiprintf_r+0x1b2>
 800a866:	9b03      	ldr	r3, [sp, #12]
 800a868:	3307      	adds	r3, #7
 800a86a:	f023 0307 	bic.w	r3, r3, #7
 800a86e:	3308      	adds	r3, #8
 800a870:	9303      	str	r3, [sp, #12]
 800a872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a874:	4433      	add	r3, r6
 800a876:	9309      	str	r3, [sp, #36]	; 0x24
 800a878:	e767      	b.n	800a74a <_svfiprintf_r+0x4e>
 800a87a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a87e:	460c      	mov	r4, r1
 800a880:	2001      	movs	r0, #1
 800a882:	e7a5      	b.n	800a7d0 <_svfiprintf_r+0xd4>
 800a884:	2300      	movs	r3, #0
 800a886:	3401      	adds	r4, #1
 800a888:	9305      	str	r3, [sp, #20]
 800a88a:	4619      	mov	r1, r3
 800a88c:	f04f 0c0a 	mov.w	ip, #10
 800a890:	4620      	mov	r0, r4
 800a892:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a896:	3a30      	subs	r2, #48	; 0x30
 800a898:	2a09      	cmp	r2, #9
 800a89a:	d903      	bls.n	800a8a4 <_svfiprintf_r+0x1a8>
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d0c5      	beq.n	800a82c <_svfiprintf_r+0x130>
 800a8a0:	9105      	str	r1, [sp, #20]
 800a8a2:	e7c3      	b.n	800a82c <_svfiprintf_r+0x130>
 800a8a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8a8:	4604      	mov	r4, r0
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	e7f0      	b.n	800a890 <_svfiprintf_r+0x194>
 800a8ae:	ab03      	add	r3, sp, #12
 800a8b0:	9300      	str	r3, [sp, #0]
 800a8b2:	462a      	mov	r2, r5
 800a8b4:	4b0f      	ldr	r3, [pc, #60]	; (800a8f4 <_svfiprintf_r+0x1f8>)
 800a8b6:	a904      	add	r1, sp, #16
 800a8b8:	4638      	mov	r0, r7
 800a8ba:	f7fc f9e3 	bl	8006c84 <_printf_float>
 800a8be:	1c42      	adds	r2, r0, #1
 800a8c0:	4606      	mov	r6, r0
 800a8c2:	d1d6      	bne.n	800a872 <_svfiprintf_r+0x176>
 800a8c4:	89ab      	ldrh	r3, [r5, #12]
 800a8c6:	065b      	lsls	r3, r3, #25
 800a8c8:	f53f af2c 	bmi.w	800a724 <_svfiprintf_r+0x28>
 800a8cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8ce:	b01d      	add	sp, #116	; 0x74
 800a8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8d4:	ab03      	add	r3, sp, #12
 800a8d6:	9300      	str	r3, [sp, #0]
 800a8d8:	462a      	mov	r2, r5
 800a8da:	4b06      	ldr	r3, [pc, #24]	; (800a8f4 <_svfiprintf_r+0x1f8>)
 800a8dc:	a904      	add	r1, sp, #16
 800a8de:	4638      	mov	r0, r7
 800a8e0:	f7fc fc74 	bl	80071cc <_printf_i>
 800a8e4:	e7eb      	b.n	800a8be <_svfiprintf_r+0x1c2>
 800a8e6:	bf00      	nop
 800a8e8:	0801e0bc 	.word	0x0801e0bc
 800a8ec:	0801e0c6 	.word	0x0801e0c6
 800a8f0:	08006c85 	.word	0x08006c85
 800a8f4:	0800a645 	.word	0x0800a645
 800a8f8:	0801e0c2 	.word	0x0801e0c2

0800a8fc <__sfputc_r>:
 800a8fc:	6893      	ldr	r3, [r2, #8]
 800a8fe:	3b01      	subs	r3, #1
 800a900:	2b00      	cmp	r3, #0
 800a902:	b410      	push	{r4}
 800a904:	6093      	str	r3, [r2, #8]
 800a906:	da08      	bge.n	800a91a <__sfputc_r+0x1e>
 800a908:	6994      	ldr	r4, [r2, #24]
 800a90a:	42a3      	cmp	r3, r4
 800a90c:	db01      	blt.n	800a912 <__sfputc_r+0x16>
 800a90e:	290a      	cmp	r1, #10
 800a910:	d103      	bne.n	800a91a <__sfputc_r+0x1e>
 800a912:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a916:	f000 b975 	b.w	800ac04 <__swbuf_r>
 800a91a:	6813      	ldr	r3, [r2, #0]
 800a91c:	1c58      	adds	r0, r3, #1
 800a91e:	6010      	str	r0, [r2, #0]
 800a920:	7019      	strb	r1, [r3, #0]
 800a922:	4608      	mov	r0, r1
 800a924:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <__sfputs_r>:
 800a92a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a92c:	4606      	mov	r6, r0
 800a92e:	460f      	mov	r7, r1
 800a930:	4614      	mov	r4, r2
 800a932:	18d5      	adds	r5, r2, r3
 800a934:	42ac      	cmp	r4, r5
 800a936:	d101      	bne.n	800a93c <__sfputs_r+0x12>
 800a938:	2000      	movs	r0, #0
 800a93a:	e007      	b.n	800a94c <__sfputs_r+0x22>
 800a93c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a940:	463a      	mov	r2, r7
 800a942:	4630      	mov	r0, r6
 800a944:	f7ff ffda 	bl	800a8fc <__sfputc_r>
 800a948:	1c43      	adds	r3, r0, #1
 800a94a:	d1f3      	bne.n	800a934 <__sfputs_r+0xa>
 800a94c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a950 <_vfiprintf_r>:
 800a950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a954:	460d      	mov	r5, r1
 800a956:	b09d      	sub	sp, #116	; 0x74
 800a958:	4614      	mov	r4, r2
 800a95a:	4698      	mov	r8, r3
 800a95c:	4606      	mov	r6, r0
 800a95e:	b118      	cbz	r0, 800a968 <_vfiprintf_r+0x18>
 800a960:	6983      	ldr	r3, [r0, #24]
 800a962:	b90b      	cbnz	r3, 800a968 <_vfiprintf_r+0x18>
 800a964:	f000 fb3e 	bl	800afe4 <__sinit>
 800a968:	4b89      	ldr	r3, [pc, #548]	; (800ab90 <_vfiprintf_r+0x240>)
 800a96a:	429d      	cmp	r5, r3
 800a96c:	d11b      	bne.n	800a9a6 <_vfiprintf_r+0x56>
 800a96e:	6875      	ldr	r5, [r6, #4]
 800a970:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a972:	07d9      	lsls	r1, r3, #31
 800a974:	d405      	bmi.n	800a982 <_vfiprintf_r+0x32>
 800a976:	89ab      	ldrh	r3, [r5, #12]
 800a978:	059a      	lsls	r2, r3, #22
 800a97a:	d402      	bmi.n	800a982 <_vfiprintf_r+0x32>
 800a97c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a97e:	f000 fbcf 	bl	800b120 <__retarget_lock_acquire_recursive>
 800a982:	89ab      	ldrh	r3, [r5, #12]
 800a984:	071b      	lsls	r3, r3, #28
 800a986:	d501      	bpl.n	800a98c <_vfiprintf_r+0x3c>
 800a988:	692b      	ldr	r3, [r5, #16]
 800a98a:	b9eb      	cbnz	r3, 800a9c8 <_vfiprintf_r+0x78>
 800a98c:	4629      	mov	r1, r5
 800a98e:	4630      	mov	r0, r6
 800a990:	f000 f998 	bl	800acc4 <__swsetup_r>
 800a994:	b1c0      	cbz	r0, 800a9c8 <_vfiprintf_r+0x78>
 800a996:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a998:	07dc      	lsls	r4, r3, #31
 800a99a:	d50e      	bpl.n	800a9ba <_vfiprintf_r+0x6a>
 800a99c:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a0:	b01d      	add	sp, #116	; 0x74
 800a9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a6:	4b7b      	ldr	r3, [pc, #492]	; (800ab94 <_vfiprintf_r+0x244>)
 800a9a8:	429d      	cmp	r5, r3
 800a9aa:	d101      	bne.n	800a9b0 <_vfiprintf_r+0x60>
 800a9ac:	68b5      	ldr	r5, [r6, #8]
 800a9ae:	e7df      	b.n	800a970 <_vfiprintf_r+0x20>
 800a9b0:	4b79      	ldr	r3, [pc, #484]	; (800ab98 <_vfiprintf_r+0x248>)
 800a9b2:	429d      	cmp	r5, r3
 800a9b4:	bf08      	it	eq
 800a9b6:	68f5      	ldreq	r5, [r6, #12]
 800a9b8:	e7da      	b.n	800a970 <_vfiprintf_r+0x20>
 800a9ba:	89ab      	ldrh	r3, [r5, #12]
 800a9bc:	0598      	lsls	r0, r3, #22
 800a9be:	d4ed      	bmi.n	800a99c <_vfiprintf_r+0x4c>
 800a9c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9c2:	f000 fbae 	bl	800b122 <__retarget_lock_release_recursive>
 800a9c6:	e7e9      	b.n	800a99c <_vfiprintf_r+0x4c>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a9cc:	2320      	movs	r3, #32
 800a9ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9d6:	2330      	movs	r3, #48	; 0x30
 800a9d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab9c <_vfiprintf_r+0x24c>
 800a9dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9e0:	f04f 0901 	mov.w	r9, #1
 800a9e4:	4623      	mov	r3, r4
 800a9e6:	469a      	mov	sl, r3
 800a9e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9ec:	b10a      	cbz	r2, 800a9f2 <_vfiprintf_r+0xa2>
 800a9ee:	2a25      	cmp	r2, #37	; 0x25
 800a9f0:	d1f9      	bne.n	800a9e6 <_vfiprintf_r+0x96>
 800a9f2:	ebba 0b04 	subs.w	fp, sl, r4
 800a9f6:	d00b      	beq.n	800aa10 <_vfiprintf_r+0xc0>
 800a9f8:	465b      	mov	r3, fp
 800a9fa:	4622      	mov	r2, r4
 800a9fc:	4629      	mov	r1, r5
 800a9fe:	4630      	mov	r0, r6
 800aa00:	f7ff ff93 	bl	800a92a <__sfputs_r>
 800aa04:	3001      	adds	r0, #1
 800aa06:	f000 80aa 	beq.w	800ab5e <_vfiprintf_r+0x20e>
 800aa0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa0c:	445a      	add	r2, fp
 800aa0e:	9209      	str	r2, [sp, #36]	; 0x24
 800aa10:	f89a 3000 	ldrb.w	r3, [sl]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	f000 80a2 	beq.w	800ab5e <_vfiprintf_r+0x20e>
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa24:	f10a 0a01 	add.w	sl, sl, #1
 800aa28:	9304      	str	r3, [sp, #16]
 800aa2a:	9307      	str	r3, [sp, #28]
 800aa2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa30:	931a      	str	r3, [sp, #104]	; 0x68
 800aa32:	4654      	mov	r4, sl
 800aa34:	2205      	movs	r2, #5
 800aa36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa3a:	4858      	ldr	r0, [pc, #352]	; (800ab9c <_vfiprintf_r+0x24c>)
 800aa3c:	f7f5 fbe8 	bl	8000210 <memchr>
 800aa40:	9a04      	ldr	r2, [sp, #16]
 800aa42:	b9d8      	cbnz	r0, 800aa7c <_vfiprintf_r+0x12c>
 800aa44:	06d1      	lsls	r1, r2, #27
 800aa46:	bf44      	itt	mi
 800aa48:	2320      	movmi	r3, #32
 800aa4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa4e:	0713      	lsls	r3, r2, #28
 800aa50:	bf44      	itt	mi
 800aa52:	232b      	movmi	r3, #43	; 0x2b
 800aa54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa58:	f89a 3000 	ldrb.w	r3, [sl]
 800aa5c:	2b2a      	cmp	r3, #42	; 0x2a
 800aa5e:	d015      	beq.n	800aa8c <_vfiprintf_r+0x13c>
 800aa60:	9a07      	ldr	r2, [sp, #28]
 800aa62:	4654      	mov	r4, sl
 800aa64:	2000      	movs	r0, #0
 800aa66:	f04f 0c0a 	mov.w	ip, #10
 800aa6a:	4621      	mov	r1, r4
 800aa6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa70:	3b30      	subs	r3, #48	; 0x30
 800aa72:	2b09      	cmp	r3, #9
 800aa74:	d94e      	bls.n	800ab14 <_vfiprintf_r+0x1c4>
 800aa76:	b1b0      	cbz	r0, 800aaa6 <_vfiprintf_r+0x156>
 800aa78:	9207      	str	r2, [sp, #28]
 800aa7a:	e014      	b.n	800aaa6 <_vfiprintf_r+0x156>
 800aa7c:	eba0 0308 	sub.w	r3, r0, r8
 800aa80:	fa09 f303 	lsl.w	r3, r9, r3
 800aa84:	4313      	orrs	r3, r2
 800aa86:	9304      	str	r3, [sp, #16]
 800aa88:	46a2      	mov	sl, r4
 800aa8a:	e7d2      	b.n	800aa32 <_vfiprintf_r+0xe2>
 800aa8c:	9b03      	ldr	r3, [sp, #12]
 800aa8e:	1d19      	adds	r1, r3, #4
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	9103      	str	r1, [sp, #12]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	bfbb      	ittet	lt
 800aa98:	425b      	neglt	r3, r3
 800aa9a:	f042 0202 	orrlt.w	r2, r2, #2
 800aa9e:	9307      	strge	r3, [sp, #28]
 800aaa0:	9307      	strlt	r3, [sp, #28]
 800aaa2:	bfb8      	it	lt
 800aaa4:	9204      	strlt	r2, [sp, #16]
 800aaa6:	7823      	ldrb	r3, [r4, #0]
 800aaa8:	2b2e      	cmp	r3, #46	; 0x2e
 800aaaa:	d10c      	bne.n	800aac6 <_vfiprintf_r+0x176>
 800aaac:	7863      	ldrb	r3, [r4, #1]
 800aaae:	2b2a      	cmp	r3, #42	; 0x2a
 800aab0:	d135      	bne.n	800ab1e <_vfiprintf_r+0x1ce>
 800aab2:	9b03      	ldr	r3, [sp, #12]
 800aab4:	1d1a      	adds	r2, r3, #4
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	9203      	str	r2, [sp, #12]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	bfb8      	it	lt
 800aabe:	f04f 33ff 	movlt.w	r3, #4294967295
 800aac2:	3402      	adds	r4, #2
 800aac4:	9305      	str	r3, [sp, #20]
 800aac6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800abac <_vfiprintf_r+0x25c>
 800aaca:	7821      	ldrb	r1, [r4, #0]
 800aacc:	2203      	movs	r2, #3
 800aace:	4650      	mov	r0, sl
 800aad0:	f7f5 fb9e 	bl	8000210 <memchr>
 800aad4:	b140      	cbz	r0, 800aae8 <_vfiprintf_r+0x198>
 800aad6:	2340      	movs	r3, #64	; 0x40
 800aad8:	eba0 000a 	sub.w	r0, r0, sl
 800aadc:	fa03 f000 	lsl.w	r0, r3, r0
 800aae0:	9b04      	ldr	r3, [sp, #16]
 800aae2:	4303      	orrs	r3, r0
 800aae4:	3401      	adds	r4, #1
 800aae6:	9304      	str	r3, [sp, #16]
 800aae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaec:	482c      	ldr	r0, [pc, #176]	; (800aba0 <_vfiprintf_r+0x250>)
 800aaee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aaf2:	2206      	movs	r2, #6
 800aaf4:	f7f5 fb8c 	bl	8000210 <memchr>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	d03f      	beq.n	800ab7c <_vfiprintf_r+0x22c>
 800aafc:	4b29      	ldr	r3, [pc, #164]	; (800aba4 <_vfiprintf_r+0x254>)
 800aafe:	bb1b      	cbnz	r3, 800ab48 <_vfiprintf_r+0x1f8>
 800ab00:	9b03      	ldr	r3, [sp, #12]
 800ab02:	3307      	adds	r3, #7
 800ab04:	f023 0307 	bic.w	r3, r3, #7
 800ab08:	3308      	adds	r3, #8
 800ab0a:	9303      	str	r3, [sp, #12]
 800ab0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab0e:	443b      	add	r3, r7
 800ab10:	9309      	str	r3, [sp, #36]	; 0x24
 800ab12:	e767      	b.n	800a9e4 <_vfiprintf_r+0x94>
 800ab14:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab18:	460c      	mov	r4, r1
 800ab1a:	2001      	movs	r0, #1
 800ab1c:	e7a5      	b.n	800aa6a <_vfiprintf_r+0x11a>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	3401      	adds	r4, #1
 800ab22:	9305      	str	r3, [sp, #20]
 800ab24:	4619      	mov	r1, r3
 800ab26:	f04f 0c0a 	mov.w	ip, #10
 800ab2a:	4620      	mov	r0, r4
 800ab2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab30:	3a30      	subs	r2, #48	; 0x30
 800ab32:	2a09      	cmp	r2, #9
 800ab34:	d903      	bls.n	800ab3e <_vfiprintf_r+0x1ee>
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d0c5      	beq.n	800aac6 <_vfiprintf_r+0x176>
 800ab3a:	9105      	str	r1, [sp, #20]
 800ab3c:	e7c3      	b.n	800aac6 <_vfiprintf_r+0x176>
 800ab3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab42:	4604      	mov	r4, r0
 800ab44:	2301      	movs	r3, #1
 800ab46:	e7f0      	b.n	800ab2a <_vfiprintf_r+0x1da>
 800ab48:	ab03      	add	r3, sp, #12
 800ab4a:	9300      	str	r3, [sp, #0]
 800ab4c:	462a      	mov	r2, r5
 800ab4e:	4b16      	ldr	r3, [pc, #88]	; (800aba8 <_vfiprintf_r+0x258>)
 800ab50:	a904      	add	r1, sp, #16
 800ab52:	4630      	mov	r0, r6
 800ab54:	f7fc f896 	bl	8006c84 <_printf_float>
 800ab58:	4607      	mov	r7, r0
 800ab5a:	1c78      	adds	r0, r7, #1
 800ab5c:	d1d6      	bne.n	800ab0c <_vfiprintf_r+0x1bc>
 800ab5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab60:	07d9      	lsls	r1, r3, #31
 800ab62:	d405      	bmi.n	800ab70 <_vfiprintf_r+0x220>
 800ab64:	89ab      	ldrh	r3, [r5, #12]
 800ab66:	059a      	lsls	r2, r3, #22
 800ab68:	d402      	bmi.n	800ab70 <_vfiprintf_r+0x220>
 800ab6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab6c:	f000 fad9 	bl	800b122 <__retarget_lock_release_recursive>
 800ab70:	89ab      	ldrh	r3, [r5, #12]
 800ab72:	065b      	lsls	r3, r3, #25
 800ab74:	f53f af12 	bmi.w	800a99c <_vfiprintf_r+0x4c>
 800ab78:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab7a:	e711      	b.n	800a9a0 <_vfiprintf_r+0x50>
 800ab7c:	ab03      	add	r3, sp, #12
 800ab7e:	9300      	str	r3, [sp, #0]
 800ab80:	462a      	mov	r2, r5
 800ab82:	4b09      	ldr	r3, [pc, #36]	; (800aba8 <_vfiprintf_r+0x258>)
 800ab84:	a904      	add	r1, sp, #16
 800ab86:	4630      	mov	r0, r6
 800ab88:	f7fc fb20 	bl	80071cc <_printf_i>
 800ab8c:	e7e4      	b.n	800ab58 <_vfiprintf_r+0x208>
 800ab8e:	bf00      	nop
 800ab90:	0801e0f0 	.word	0x0801e0f0
 800ab94:	0801e110 	.word	0x0801e110
 800ab98:	0801e0d0 	.word	0x0801e0d0
 800ab9c:	0801e0bc 	.word	0x0801e0bc
 800aba0:	0801e0c6 	.word	0x0801e0c6
 800aba4:	08006c85 	.word	0x08006c85
 800aba8:	0800a92b 	.word	0x0800a92b
 800abac:	0801e0c2 	.word	0x0801e0c2

0800abb0 <nan>:
 800abb0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800abb8 <nan+0x8>
 800abb4:	4770      	bx	lr
 800abb6:	bf00      	nop
 800abb8:	00000000 	.word	0x00000000
 800abbc:	7ff80000 	.word	0x7ff80000

0800abc0 <_sbrk_r>:
 800abc0:	b538      	push	{r3, r4, r5, lr}
 800abc2:	4d06      	ldr	r5, [pc, #24]	; (800abdc <_sbrk_r+0x1c>)
 800abc4:	2300      	movs	r3, #0
 800abc6:	4604      	mov	r4, r0
 800abc8:	4608      	mov	r0, r1
 800abca:	602b      	str	r3, [r5, #0]
 800abcc:	f7f8 faee 	bl	80031ac <_sbrk>
 800abd0:	1c43      	adds	r3, r0, #1
 800abd2:	d102      	bne.n	800abda <_sbrk_r+0x1a>
 800abd4:	682b      	ldr	r3, [r5, #0]
 800abd6:	b103      	cbz	r3, 800abda <_sbrk_r+0x1a>
 800abd8:	6023      	str	r3, [r4, #0]
 800abda:	bd38      	pop	{r3, r4, r5, pc}
 800abdc:	200005c8 	.word	0x200005c8

0800abe0 <strncmp>:
 800abe0:	b510      	push	{r4, lr}
 800abe2:	b16a      	cbz	r2, 800ac00 <strncmp+0x20>
 800abe4:	3901      	subs	r1, #1
 800abe6:	1884      	adds	r4, r0, r2
 800abe8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800abec:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d103      	bne.n	800abfc <strncmp+0x1c>
 800abf4:	42a0      	cmp	r0, r4
 800abf6:	d001      	beq.n	800abfc <strncmp+0x1c>
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d1f5      	bne.n	800abe8 <strncmp+0x8>
 800abfc:	1a98      	subs	r0, r3, r2
 800abfe:	bd10      	pop	{r4, pc}
 800ac00:	4610      	mov	r0, r2
 800ac02:	e7fc      	b.n	800abfe <strncmp+0x1e>

0800ac04 <__swbuf_r>:
 800ac04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac06:	460e      	mov	r6, r1
 800ac08:	4614      	mov	r4, r2
 800ac0a:	4605      	mov	r5, r0
 800ac0c:	b118      	cbz	r0, 800ac16 <__swbuf_r+0x12>
 800ac0e:	6983      	ldr	r3, [r0, #24]
 800ac10:	b90b      	cbnz	r3, 800ac16 <__swbuf_r+0x12>
 800ac12:	f000 f9e7 	bl	800afe4 <__sinit>
 800ac16:	4b21      	ldr	r3, [pc, #132]	; (800ac9c <__swbuf_r+0x98>)
 800ac18:	429c      	cmp	r4, r3
 800ac1a:	d12b      	bne.n	800ac74 <__swbuf_r+0x70>
 800ac1c:	686c      	ldr	r4, [r5, #4]
 800ac1e:	69a3      	ldr	r3, [r4, #24]
 800ac20:	60a3      	str	r3, [r4, #8]
 800ac22:	89a3      	ldrh	r3, [r4, #12]
 800ac24:	071a      	lsls	r2, r3, #28
 800ac26:	d52f      	bpl.n	800ac88 <__swbuf_r+0x84>
 800ac28:	6923      	ldr	r3, [r4, #16]
 800ac2a:	b36b      	cbz	r3, 800ac88 <__swbuf_r+0x84>
 800ac2c:	6923      	ldr	r3, [r4, #16]
 800ac2e:	6820      	ldr	r0, [r4, #0]
 800ac30:	1ac0      	subs	r0, r0, r3
 800ac32:	6963      	ldr	r3, [r4, #20]
 800ac34:	b2f6      	uxtb	r6, r6
 800ac36:	4283      	cmp	r3, r0
 800ac38:	4637      	mov	r7, r6
 800ac3a:	dc04      	bgt.n	800ac46 <__swbuf_r+0x42>
 800ac3c:	4621      	mov	r1, r4
 800ac3e:	4628      	mov	r0, r5
 800ac40:	f000 f93c 	bl	800aebc <_fflush_r>
 800ac44:	bb30      	cbnz	r0, 800ac94 <__swbuf_r+0x90>
 800ac46:	68a3      	ldr	r3, [r4, #8]
 800ac48:	3b01      	subs	r3, #1
 800ac4a:	60a3      	str	r3, [r4, #8]
 800ac4c:	6823      	ldr	r3, [r4, #0]
 800ac4e:	1c5a      	adds	r2, r3, #1
 800ac50:	6022      	str	r2, [r4, #0]
 800ac52:	701e      	strb	r6, [r3, #0]
 800ac54:	6963      	ldr	r3, [r4, #20]
 800ac56:	3001      	adds	r0, #1
 800ac58:	4283      	cmp	r3, r0
 800ac5a:	d004      	beq.n	800ac66 <__swbuf_r+0x62>
 800ac5c:	89a3      	ldrh	r3, [r4, #12]
 800ac5e:	07db      	lsls	r3, r3, #31
 800ac60:	d506      	bpl.n	800ac70 <__swbuf_r+0x6c>
 800ac62:	2e0a      	cmp	r6, #10
 800ac64:	d104      	bne.n	800ac70 <__swbuf_r+0x6c>
 800ac66:	4621      	mov	r1, r4
 800ac68:	4628      	mov	r0, r5
 800ac6a:	f000 f927 	bl	800aebc <_fflush_r>
 800ac6e:	b988      	cbnz	r0, 800ac94 <__swbuf_r+0x90>
 800ac70:	4638      	mov	r0, r7
 800ac72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac74:	4b0a      	ldr	r3, [pc, #40]	; (800aca0 <__swbuf_r+0x9c>)
 800ac76:	429c      	cmp	r4, r3
 800ac78:	d101      	bne.n	800ac7e <__swbuf_r+0x7a>
 800ac7a:	68ac      	ldr	r4, [r5, #8]
 800ac7c:	e7cf      	b.n	800ac1e <__swbuf_r+0x1a>
 800ac7e:	4b09      	ldr	r3, [pc, #36]	; (800aca4 <__swbuf_r+0xa0>)
 800ac80:	429c      	cmp	r4, r3
 800ac82:	bf08      	it	eq
 800ac84:	68ec      	ldreq	r4, [r5, #12]
 800ac86:	e7ca      	b.n	800ac1e <__swbuf_r+0x1a>
 800ac88:	4621      	mov	r1, r4
 800ac8a:	4628      	mov	r0, r5
 800ac8c:	f000 f81a 	bl	800acc4 <__swsetup_r>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	d0cb      	beq.n	800ac2c <__swbuf_r+0x28>
 800ac94:	f04f 37ff 	mov.w	r7, #4294967295
 800ac98:	e7ea      	b.n	800ac70 <__swbuf_r+0x6c>
 800ac9a:	bf00      	nop
 800ac9c:	0801e0f0 	.word	0x0801e0f0
 800aca0:	0801e110 	.word	0x0801e110
 800aca4:	0801e0d0 	.word	0x0801e0d0

0800aca8 <__ascii_wctomb>:
 800aca8:	b149      	cbz	r1, 800acbe <__ascii_wctomb+0x16>
 800acaa:	2aff      	cmp	r2, #255	; 0xff
 800acac:	bf85      	ittet	hi
 800acae:	238a      	movhi	r3, #138	; 0x8a
 800acb0:	6003      	strhi	r3, [r0, #0]
 800acb2:	700a      	strbls	r2, [r1, #0]
 800acb4:	f04f 30ff 	movhi.w	r0, #4294967295
 800acb8:	bf98      	it	ls
 800acba:	2001      	movls	r0, #1
 800acbc:	4770      	bx	lr
 800acbe:	4608      	mov	r0, r1
 800acc0:	4770      	bx	lr
	...

0800acc4 <__swsetup_r>:
 800acc4:	4b32      	ldr	r3, [pc, #200]	; (800ad90 <__swsetup_r+0xcc>)
 800acc6:	b570      	push	{r4, r5, r6, lr}
 800acc8:	681d      	ldr	r5, [r3, #0]
 800acca:	4606      	mov	r6, r0
 800accc:	460c      	mov	r4, r1
 800acce:	b125      	cbz	r5, 800acda <__swsetup_r+0x16>
 800acd0:	69ab      	ldr	r3, [r5, #24]
 800acd2:	b913      	cbnz	r3, 800acda <__swsetup_r+0x16>
 800acd4:	4628      	mov	r0, r5
 800acd6:	f000 f985 	bl	800afe4 <__sinit>
 800acda:	4b2e      	ldr	r3, [pc, #184]	; (800ad94 <__swsetup_r+0xd0>)
 800acdc:	429c      	cmp	r4, r3
 800acde:	d10f      	bne.n	800ad00 <__swsetup_r+0x3c>
 800ace0:	686c      	ldr	r4, [r5, #4]
 800ace2:	89a3      	ldrh	r3, [r4, #12]
 800ace4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ace8:	0719      	lsls	r1, r3, #28
 800acea:	d42c      	bmi.n	800ad46 <__swsetup_r+0x82>
 800acec:	06dd      	lsls	r5, r3, #27
 800acee:	d411      	bmi.n	800ad14 <__swsetup_r+0x50>
 800acf0:	2309      	movs	r3, #9
 800acf2:	6033      	str	r3, [r6, #0]
 800acf4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800acf8:	81a3      	strh	r3, [r4, #12]
 800acfa:	f04f 30ff 	mov.w	r0, #4294967295
 800acfe:	e03e      	b.n	800ad7e <__swsetup_r+0xba>
 800ad00:	4b25      	ldr	r3, [pc, #148]	; (800ad98 <__swsetup_r+0xd4>)
 800ad02:	429c      	cmp	r4, r3
 800ad04:	d101      	bne.n	800ad0a <__swsetup_r+0x46>
 800ad06:	68ac      	ldr	r4, [r5, #8]
 800ad08:	e7eb      	b.n	800ace2 <__swsetup_r+0x1e>
 800ad0a:	4b24      	ldr	r3, [pc, #144]	; (800ad9c <__swsetup_r+0xd8>)
 800ad0c:	429c      	cmp	r4, r3
 800ad0e:	bf08      	it	eq
 800ad10:	68ec      	ldreq	r4, [r5, #12]
 800ad12:	e7e6      	b.n	800ace2 <__swsetup_r+0x1e>
 800ad14:	0758      	lsls	r0, r3, #29
 800ad16:	d512      	bpl.n	800ad3e <__swsetup_r+0x7a>
 800ad18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad1a:	b141      	cbz	r1, 800ad2e <__swsetup_r+0x6a>
 800ad1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad20:	4299      	cmp	r1, r3
 800ad22:	d002      	beq.n	800ad2a <__swsetup_r+0x66>
 800ad24:	4630      	mov	r0, r6
 800ad26:	f7ff fbe3 	bl	800a4f0 <_free_r>
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	6363      	str	r3, [r4, #52]	; 0x34
 800ad2e:	89a3      	ldrh	r3, [r4, #12]
 800ad30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad34:	81a3      	strh	r3, [r4, #12]
 800ad36:	2300      	movs	r3, #0
 800ad38:	6063      	str	r3, [r4, #4]
 800ad3a:	6923      	ldr	r3, [r4, #16]
 800ad3c:	6023      	str	r3, [r4, #0]
 800ad3e:	89a3      	ldrh	r3, [r4, #12]
 800ad40:	f043 0308 	orr.w	r3, r3, #8
 800ad44:	81a3      	strh	r3, [r4, #12]
 800ad46:	6923      	ldr	r3, [r4, #16]
 800ad48:	b94b      	cbnz	r3, 800ad5e <__swsetup_r+0x9a>
 800ad4a:	89a3      	ldrh	r3, [r4, #12]
 800ad4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad54:	d003      	beq.n	800ad5e <__swsetup_r+0x9a>
 800ad56:	4621      	mov	r1, r4
 800ad58:	4630      	mov	r0, r6
 800ad5a:	f000 fa07 	bl	800b16c <__smakebuf_r>
 800ad5e:	89a0      	ldrh	r0, [r4, #12]
 800ad60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad64:	f010 0301 	ands.w	r3, r0, #1
 800ad68:	d00a      	beq.n	800ad80 <__swsetup_r+0xbc>
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	60a3      	str	r3, [r4, #8]
 800ad6e:	6963      	ldr	r3, [r4, #20]
 800ad70:	425b      	negs	r3, r3
 800ad72:	61a3      	str	r3, [r4, #24]
 800ad74:	6923      	ldr	r3, [r4, #16]
 800ad76:	b943      	cbnz	r3, 800ad8a <__swsetup_r+0xc6>
 800ad78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ad7c:	d1ba      	bne.n	800acf4 <__swsetup_r+0x30>
 800ad7e:	bd70      	pop	{r4, r5, r6, pc}
 800ad80:	0781      	lsls	r1, r0, #30
 800ad82:	bf58      	it	pl
 800ad84:	6963      	ldrpl	r3, [r4, #20]
 800ad86:	60a3      	str	r3, [r4, #8]
 800ad88:	e7f4      	b.n	800ad74 <__swsetup_r+0xb0>
 800ad8a:	2000      	movs	r0, #0
 800ad8c:	e7f7      	b.n	800ad7e <__swsetup_r+0xba>
 800ad8e:	bf00      	nop
 800ad90:	2000003c 	.word	0x2000003c
 800ad94:	0801e0f0 	.word	0x0801e0f0
 800ad98:	0801e110 	.word	0x0801e110
 800ad9c:	0801e0d0 	.word	0x0801e0d0

0800ada0 <abort>:
 800ada0:	b508      	push	{r3, lr}
 800ada2:	2006      	movs	r0, #6
 800ada4:	f000 fa96 	bl	800b2d4 <raise>
 800ada8:	2001      	movs	r0, #1
 800adaa:	f7f8 f987 	bl	80030bc <_exit>
	...

0800adb0 <__sflush_r>:
 800adb0:	898a      	ldrh	r2, [r1, #12]
 800adb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adb6:	4605      	mov	r5, r0
 800adb8:	0710      	lsls	r0, r2, #28
 800adba:	460c      	mov	r4, r1
 800adbc:	d458      	bmi.n	800ae70 <__sflush_r+0xc0>
 800adbe:	684b      	ldr	r3, [r1, #4]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	dc05      	bgt.n	800add0 <__sflush_r+0x20>
 800adc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	dc02      	bgt.n	800add0 <__sflush_r+0x20>
 800adca:	2000      	movs	r0, #0
 800adcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800add2:	2e00      	cmp	r6, #0
 800add4:	d0f9      	beq.n	800adca <__sflush_r+0x1a>
 800add6:	2300      	movs	r3, #0
 800add8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800addc:	682f      	ldr	r7, [r5, #0]
 800adde:	602b      	str	r3, [r5, #0]
 800ade0:	d032      	beq.n	800ae48 <__sflush_r+0x98>
 800ade2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ade4:	89a3      	ldrh	r3, [r4, #12]
 800ade6:	075a      	lsls	r2, r3, #29
 800ade8:	d505      	bpl.n	800adf6 <__sflush_r+0x46>
 800adea:	6863      	ldr	r3, [r4, #4]
 800adec:	1ac0      	subs	r0, r0, r3
 800adee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800adf0:	b10b      	cbz	r3, 800adf6 <__sflush_r+0x46>
 800adf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800adf4:	1ac0      	subs	r0, r0, r3
 800adf6:	2300      	movs	r3, #0
 800adf8:	4602      	mov	r2, r0
 800adfa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800adfc:	6a21      	ldr	r1, [r4, #32]
 800adfe:	4628      	mov	r0, r5
 800ae00:	47b0      	blx	r6
 800ae02:	1c43      	adds	r3, r0, #1
 800ae04:	89a3      	ldrh	r3, [r4, #12]
 800ae06:	d106      	bne.n	800ae16 <__sflush_r+0x66>
 800ae08:	6829      	ldr	r1, [r5, #0]
 800ae0a:	291d      	cmp	r1, #29
 800ae0c:	d82c      	bhi.n	800ae68 <__sflush_r+0xb8>
 800ae0e:	4a2a      	ldr	r2, [pc, #168]	; (800aeb8 <__sflush_r+0x108>)
 800ae10:	40ca      	lsrs	r2, r1
 800ae12:	07d6      	lsls	r6, r2, #31
 800ae14:	d528      	bpl.n	800ae68 <__sflush_r+0xb8>
 800ae16:	2200      	movs	r2, #0
 800ae18:	6062      	str	r2, [r4, #4]
 800ae1a:	04d9      	lsls	r1, r3, #19
 800ae1c:	6922      	ldr	r2, [r4, #16]
 800ae1e:	6022      	str	r2, [r4, #0]
 800ae20:	d504      	bpl.n	800ae2c <__sflush_r+0x7c>
 800ae22:	1c42      	adds	r2, r0, #1
 800ae24:	d101      	bne.n	800ae2a <__sflush_r+0x7a>
 800ae26:	682b      	ldr	r3, [r5, #0]
 800ae28:	b903      	cbnz	r3, 800ae2c <__sflush_r+0x7c>
 800ae2a:	6560      	str	r0, [r4, #84]	; 0x54
 800ae2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae2e:	602f      	str	r7, [r5, #0]
 800ae30:	2900      	cmp	r1, #0
 800ae32:	d0ca      	beq.n	800adca <__sflush_r+0x1a>
 800ae34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae38:	4299      	cmp	r1, r3
 800ae3a:	d002      	beq.n	800ae42 <__sflush_r+0x92>
 800ae3c:	4628      	mov	r0, r5
 800ae3e:	f7ff fb57 	bl	800a4f0 <_free_r>
 800ae42:	2000      	movs	r0, #0
 800ae44:	6360      	str	r0, [r4, #52]	; 0x34
 800ae46:	e7c1      	b.n	800adcc <__sflush_r+0x1c>
 800ae48:	6a21      	ldr	r1, [r4, #32]
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	4628      	mov	r0, r5
 800ae4e:	47b0      	blx	r6
 800ae50:	1c41      	adds	r1, r0, #1
 800ae52:	d1c7      	bne.n	800ade4 <__sflush_r+0x34>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d0c4      	beq.n	800ade4 <__sflush_r+0x34>
 800ae5a:	2b1d      	cmp	r3, #29
 800ae5c:	d001      	beq.n	800ae62 <__sflush_r+0xb2>
 800ae5e:	2b16      	cmp	r3, #22
 800ae60:	d101      	bne.n	800ae66 <__sflush_r+0xb6>
 800ae62:	602f      	str	r7, [r5, #0]
 800ae64:	e7b1      	b.n	800adca <__sflush_r+0x1a>
 800ae66:	89a3      	ldrh	r3, [r4, #12]
 800ae68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae6c:	81a3      	strh	r3, [r4, #12]
 800ae6e:	e7ad      	b.n	800adcc <__sflush_r+0x1c>
 800ae70:	690f      	ldr	r7, [r1, #16]
 800ae72:	2f00      	cmp	r7, #0
 800ae74:	d0a9      	beq.n	800adca <__sflush_r+0x1a>
 800ae76:	0793      	lsls	r3, r2, #30
 800ae78:	680e      	ldr	r6, [r1, #0]
 800ae7a:	bf08      	it	eq
 800ae7c:	694b      	ldreq	r3, [r1, #20]
 800ae7e:	600f      	str	r7, [r1, #0]
 800ae80:	bf18      	it	ne
 800ae82:	2300      	movne	r3, #0
 800ae84:	eba6 0807 	sub.w	r8, r6, r7
 800ae88:	608b      	str	r3, [r1, #8]
 800ae8a:	f1b8 0f00 	cmp.w	r8, #0
 800ae8e:	dd9c      	ble.n	800adca <__sflush_r+0x1a>
 800ae90:	6a21      	ldr	r1, [r4, #32]
 800ae92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae94:	4643      	mov	r3, r8
 800ae96:	463a      	mov	r2, r7
 800ae98:	4628      	mov	r0, r5
 800ae9a:	47b0      	blx	r6
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	dc06      	bgt.n	800aeae <__sflush_r+0xfe>
 800aea0:	89a3      	ldrh	r3, [r4, #12]
 800aea2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aea6:	81a3      	strh	r3, [r4, #12]
 800aea8:	f04f 30ff 	mov.w	r0, #4294967295
 800aeac:	e78e      	b.n	800adcc <__sflush_r+0x1c>
 800aeae:	4407      	add	r7, r0
 800aeb0:	eba8 0800 	sub.w	r8, r8, r0
 800aeb4:	e7e9      	b.n	800ae8a <__sflush_r+0xda>
 800aeb6:	bf00      	nop
 800aeb8:	20400001 	.word	0x20400001

0800aebc <_fflush_r>:
 800aebc:	b538      	push	{r3, r4, r5, lr}
 800aebe:	690b      	ldr	r3, [r1, #16]
 800aec0:	4605      	mov	r5, r0
 800aec2:	460c      	mov	r4, r1
 800aec4:	b913      	cbnz	r3, 800aecc <_fflush_r+0x10>
 800aec6:	2500      	movs	r5, #0
 800aec8:	4628      	mov	r0, r5
 800aeca:	bd38      	pop	{r3, r4, r5, pc}
 800aecc:	b118      	cbz	r0, 800aed6 <_fflush_r+0x1a>
 800aece:	6983      	ldr	r3, [r0, #24]
 800aed0:	b90b      	cbnz	r3, 800aed6 <_fflush_r+0x1a>
 800aed2:	f000 f887 	bl	800afe4 <__sinit>
 800aed6:	4b14      	ldr	r3, [pc, #80]	; (800af28 <_fflush_r+0x6c>)
 800aed8:	429c      	cmp	r4, r3
 800aeda:	d11b      	bne.n	800af14 <_fflush_r+0x58>
 800aedc:	686c      	ldr	r4, [r5, #4]
 800aede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d0ef      	beq.n	800aec6 <_fflush_r+0xa>
 800aee6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aee8:	07d0      	lsls	r0, r2, #31
 800aeea:	d404      	bmi.n	800aef6 <_fflush_r+0x3a>
 800aeec:	0599      	lsls	r1, r3, #22
 800aeee:	d402      	bmi.n	800aef6 <_fflush_r+0x3a>
 800aef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aef2:	f000 f915 	bl	800b120 <__retarget_lock_acquire_recursive>
 800aef6:	4628      	mov	r0, r5
 800aef8:	4621      	mov	r1, r4
 800aefa:	f7ff ff59 	bl	800adb0 <__sflush_r>
 800aefe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af00:	07da      	lsls	r2, r3, #31
 800af02:	4605      	mov	r5, r0
 800af04:	d4e0      	bmi.n	800aec8 <_fflush_r+0xc>
 800af06:	89a3      	ldrh	r3, [r4, #12]
 800af08:	059b      	lsls	r3, r3, #22
 800af0a:	d4dd      	bmi.n	800aec8 <_fflush_r+0xc>
 800af0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af0e:	f000 f908 	bl	800b122 <__retarget_lock_release_recursive>
 800af12:	e7d9      	b.n	800aec8 <_fflush_r+0xc>
 800af14:	4b05      	ldr	r3, [pc, #20]	; (800af2c <_fflush_r+0x70>)
 800af16:	429c      	cmp	r4, r3
 800af18:	d101      	bne.n	800af1e <_fflush_r+0x62>
 800af1a:	68ac      	ldr	r4, [r5, #8]
 800af1c:	e7df      	b.n	800aede <_fflush_r+0x22>
 800af1e:	4b04      	ldr	r3, [pc, #16]	; (800af30 <_fflush_r+0x74>)
 800af20:	429c      	cmp	r4, r3
 800af22:	bf08      	it	eq
 800af24:	68ec      	ldreq	r4, [r5, #12]
 800af26:	e7da      	b.n	800aede <_fflush_r+0x22>
 800af28:	0801e0f0 	.word	0x0801e0f0
 800af2c:	0801e110 	.word	0x0801e110
 800af30:	0801e0d0 	.word	0x0801e0d0

0800af34 <std>:
 800af34:	2300      	movs	r3, #0
 800af36:	b510      	push	{r4, lr}
 800af38:	4604      	mov	r4, r0
 800af3a:	e9c0 3300 	strd	r3, r3, [r0]
 800af3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af42:	6083      	str	r3, [r0, #8]
 800af44:	8181      	strh	r1, [r0, #12]
 800af46:	6643      	str	r3, [r0, #100]	; 0x64
 800af48:	81c2      	strh	r2, [r0, #14]
 800af4a:	6183      	str	r3, [r0, #24]
 800af4c:	4619      	mov	r1, r3
 800af4e:	2208      	movs	r2, #8
 800af50:	305c      	adds	r0, #92	; 0x5c
 800af52:	f7fb fdef 	bl	8006b34 <memset>
 800af56:	4b05      	ldr	r3, [pc, #20]	; (800af6c <std+0x38>)
 800af58:	6263      	str	r3, [r4, #36]	; 0x24
 800af5a:	4b05      	ldr	r3, [pc, #20]	; (800af70 <std+0x3c>)
 800af5c:	62a3      	str	r3, [r4, #40]	; 0x28
 800af5e:	4b05      	ldr	r3, [pc, #20]	; (800af74 <std+0x40>)
 800af60:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af62:	4b05      	ldr	r3, [pc, #20]	; (800af78 <std+0x44>)
 800af64:	6224      	str	r4, [r4, #32]
 800af66:	6323      	str	r3, [r4, #48]	; 0x30
 800af68:	bd10      	pop	{r4, pc}
 800af6a:	bf00      	nop
 800af6c:	0800b30d 	.word	0x0800b30d
 800af70:	0800b32f 	.word	0x0800b32f
 800af74:	0800b367 	.word	0x0800b367
 800af78:	0800b38b 	.word	0x0800b38b

0800af7c <_cleanup_r>:
 800af7c:	4901      	ldr	r1, [pc, #4]	; (800af84 <_cleanup_r+0x8>)
 800af7e:	f000 b8af 	b.w	800b0e0 <_fwalk_reent>
 800af82:	bf00      	nop
 800af84:	0800aebd 	.word	0x0800aebd

0800af88 <__sfmoreglue>:
 800af88:	b570      	push	{r4, r5, r6, lr}
 800af8a:	1e4a      	subs	r2, r1, #1
 800af8c:	2568      	movs	r5, #104	; 0x68
 800af8e:	4355      	muls	r5, r2
 800af90:	460e      	mov	r6, r1
 800af92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800af96:	f7ff fafb 	bl	800a590 <_malloc_r>
 800af9a:	4604      	mov	r4, r0
 800af9c:	b140      	cbz	r0, 800afb0 <__sfmoreglue+0x28>
 800af9e:	2100      	movs	r1, #0
 800afa0:	e9c0 1600 	strd	r1, r6, [r0]
 800afa4:	300c      	adds	r0, #12
 800afa6:	60a0      	str	r0, [r4, #8]
 800afa8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800afac:	f7fb fdc2 	bl	8006b34 <memset>
 800afb0:	4620      	mov	r0, r4
 800afb2:	bd70      	pop	{r4, r5, r6, pc}

0800afb4 <__sfp_lock_acquire>:
 800afb4:	4801      	ldr	r0, [pc, #4]	; (800afbc <__sfp_lock_acquire+0x8>)
 800afb6:	f000 b8b3 	b.w	800b120 <__retarget_lock_acquire_recursive>
 800afba:	bf00      	nop
 800afbc:	200005c4 	.word	0x200005c4

0800afc0 <__sfp_lock_release>:
 800afc0:	4801      	ldr	r0, [pc, #4]	; (800afc8 <__sfp_lock_release+0x8>)
 800afc2:	f000 b8ae 	b.w	800b122 <__retarget_lock_release_recursive>
 800afc6:	bf00      	nop
 800afc8:	200005c4 	.word	0x200005c4

0800afcc <__sinit_lock_acquire>:
 800afcc:	4801      	ldr	r0, [pc, #4]	; (800afd4 <__sinit_lock_acquire+0x8>)
 800afce:	f000 b8a7 	b.w	800b120 <__retarget_lock_acquire_recursive>
 800afd2:	bf00      	nop
 800afd4:	200005bf 	.word	0x200005bf

0800afd8 <__sinit_lock_release>:
 800afd8:	4801      	ldr	r0, [pc, #4]	; (800afe0 <__sinit_lock_release+0x8>)
 800afda:	f000 b8a2 	b.w	800b122 <__retarget_lock_release_recursive>
 800afde:	bf00      	nop
 800afe0:	200005bf 	.word	0x200005bf

0800afe4 <__sinit>:
 800afe4:	b510      	push	{r4, lr}
 800afe6:	4604      	mov	r4, r0
 800afe8:	f7ff fff0 	bl	800afcc <__sinit_lock_acquire>
 800afec:	69a3      	ldr	r3, [r4, #24]
 800afee:	b11b      	cbz	r3, 800aff8 <__sinit+0x14>
 800aff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aff4:	f7ff bff0 	b.w	800afd8 <__sinit_lock_release>
 800aff8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800affc:	6523      	str	r3, [r4, #80]	; 0x50
 800affe:	4b13      	ldr	r3, [pc, #76]	; (800b04c <__sinit+0x68>)
 800b000:	4a13      	ldr	r2, [pc, #76]	; (800b050 <__sinit+0x6c>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	62a2      	str	r2, [r4, #40]	; 0x28
 800b006:	42a3      	cmp	r3, r4
 800b008:	bf04      	itt	eq
 800b00a:	2301      	moveq	r3, #1
 800b00c:	61a3      	streq	r3, [r4, #24]
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 f820 	bl	800b054 <__sfp>
 800b014:	6060      	str	r0, [r4, #4]
 800b016:	4620      	mov	r0, r4
 800b018:	f000 f81c 	bl	800b054 <__sfp>
 800b01c:	60a0      	str	r0, [r4, #8]
 800b01e:	4620      	mov	r0, r4
 800b020:	f000 f818 	bl	800b054 <__sfp>
 800b024:	2200      	movs	r2, #0
 800b026:	60e0      	str	r0, [r4, #12]
 800b028:	2104      	movs	r1, #4
 800b02a:	6860      	ldr	r0, [r4, #4]
 800b02c:	f7ff ff82 	bl	800af34 <std>
 800b030:	68a0      	ldr	r0, [r4, #8]
 800b032:	2201      	movs	r2, #1
 800b034:	2109      	movs	r1, #9
 800b036:	f7ff ff7d 	bl	800af34 <std>
 800b03a:	68e0      	ldr	r0, [r4, #12]
 800b03c:	2202      	movs	r2, #2
 800b03e:	2112      	movs	r1, #18
 800b040:	f7ff ff78 	bl	800af34 <std>
 800b044:	2301      	movs	r3, #1
 800b046:	61a3      	str	r3, [r4, #24]
 800b048:	e7d2      	b.n	800aff0 <__sinit+0xc>
 800b04a:	bf00      	nop
 800b04c:	0801dc20 	.word	0x0801dc20
 800b050:	0800af7d 	.word	0x0800af7d

0800b054 <__sfp>:
 800b054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b056:	4607      	mov	r7, r0
 800b058:	f7ff ffac 	bl	800afb4 <__sfp_lock_acquire>
 800b05c:	4b1e      	ldr	r3, [pc, #120]	; (800b0d8 <__sfp+0x84>)
 800b05e:	681e      	ldr	r6, [r3, #0]
 800b060:	69b3      	ldr	r3, [r6, #24]
 800b062:	b913      	cbnz	r3, 800b06a <__sfp+0x16>
 800b064:	4630      	mov	r0, r6
 800b066:	f7ff ffbd 	bl	800afe4 <__sinit>
 800b06a:	3648      	adds	r6, #72	; 0x48
 800b06c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b070:	3b01      	subs	r3, #1
 800b072:	d503      	bpl.n	800b07c <__sfp+0x28>
 800b074:	6833      	ldr	r3, [r6, #0]
 800b076:	b30b      	cbz	r3, 800b0bc <__sfp+0x68>
 800b078:	6836      	ldr	r6, [r6, #0]
 800b07a:	e7f7      	b.n	800b06c <__sfp+0x18>
 800b07c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b080:	b9d5      	cbnz	r5, 800b0b8 <__sfp+0x64>
 800b082:	4b16      	ldr	r3, [pc, #88]	; (800b0dc <__sfp+0x88>)
 800b084:	60e3      	str	r3, [r4, #12]
 800b086:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b08a:	6665      	str	r5, [r4, #100]	; 0x64
 800b08c:	f000 f847 	bl	800b11e <__retarget_lock_init_recursive>
 800b090:	f7ff ff96 	bl	800afc0 <__sfp_lock_release>
 800b094:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b098:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b09c:	6025      	str	r5, [r4, #0]
 800b09e:	61a5      	str	r5, [r4, #24]
 800b0a0:	2208      	movs	r2, #8
 800b0a2:	4629      	mov	r1, r5
 800b0a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b0a8:	f7fb fd44 	bl	8006b34 <memset>
 800b0ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b0b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0b8:	3468      	adds	r4, #104	; 0x68
 800b0ba:	e7d9      	b.n	800b070 <__sfp+0x1c>
 800b0bc:	2104      	movs	r1, #4
 800b0be:	4638      	mov	r0, r7
 800b0c0:	f7ff ff62 	bl	800af88 <__sfmoreglue>
 800b0c4:	4604      	mov	r4, r0
 800b0c6:	6030      	str	r0, [r6, #0]
 800b0c8:	2800      	cmp	r0, #0
 800b0ca:	d1d5      	bne.n	800b078 <__sfp+0x24>
 800b0cc:	f7ff ff78 	bl	800afc0 <__sfp_lock_release>
 800b0d0:	230c      	movs	r3, #12
 800b0d2:	603b      	str	r3, [r7, #0]
 800b0d4:	e7ee      	b.n	800b0b4 <__sfp+0x60>
 800b0d6:	bf00      	nop
 800b0d8:	0801dc20 	.word	0x0801dc20
 800b0dc:	ffff0001 	.word	0xffff0001

0800b0e0 <_fwalk_reent>:
 800b0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0e4:	4606      	mov	r6, r0
 800b0e6:	4688      	mov	r8, r1
 800b0e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b0ec:	2700      	movs	r7, #0
 800b0ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b0f2:	f1b9 0901 	subs.w	r9, r9, #1
 800b0f6:	d505      	bpl.n	800b104 <_fwalk_reent+0x24>
 800b0f8:	6824      	ldr	r4, [r4, #0]
 800b0fa:	2c00      	cmp	r4, #0
 800b0fc:	d1f7      	bne.n	800b0ee <_fwalk_reent+0xe>
 800b0fe:	4638      	mov	r0, r7
 800b100:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b104:	89ab      	ldrh	r3, [r5, #12]
 800b106:	2b01      	cmp	r3, #1
 800b108:	d907      	bls.n	800b11a <_fwalk_reent+0x3a>
 800b10a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b10e:	3301      	adds	r3, #1
 800b110:	d003      	beq.n	800b11a <_fwalk_reent+0x3a>
 800b112:	4629      	mov	r1, r5
 800b114:	4630      	mov	r0, r6
 800b116:	47c0      	blx	r8
 800b118:	4307      	orrs	r7, r0
 800b11a:	3568      	adds	r5, #104	; 0x68
 800b11c:	e7e9      	b.n	800b0f2 <_fwalk_reent+0x12>

0800b11e <__retarget_lock_init_recursive>:
 800b11e:	4770      	bx	lr

0800b120 <__retarget_lock_acquire_recursive>:
 800b120:	4770      	bx	lr

0800b122 <__retarget_lock_release_recursive>:
 800b122:	4770      	bx	lr

0800b124 <__swhatbuf_r>:
 800b124:	b570      	push	{r4, r5, r6, lr}
 800b126:	460e      	mov	r6, r1
 800b128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b12c:	2900      	cmp	r1, #0
 800b12e:	b096      	sub	sp, #88	; 0x58
 800b130:	4614      	mov	r4, r2
 800b132:	461d      	mov	r5, r3
 800b134:	da07      	bge.n	800b146 <__swhatbuf_r+0x22>
 800b136:	2300      	movs	r3, #0
 800b138:	602b      	str	r3, [r5, #0]
 800b13a:	89b3      	ldrh	r3, [r6, #12]
 800b13c:	061a      	lsls	r2, r3, #24
 800b13e:	d410      	bmi.n	800b162 <__swhatbuf_r+0x3e>
 800b140:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b144:	e00e      	b.n	800b164 <__swhatbuf_r+0x40>
 800b146:	466a      	mov	r2, sp
 800b148:	f000 f946 	bl	800b3d8 <_fstat_r>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	dbf2      	blt.n	800b136 <__swhatbuf_r+0x12>
 800b150:	9a01      	ldr	r2, [sp, #4]
 800b152:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b156:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b15a:	425a      	negs	r2, r3
 800b15c:	415a      	adcs	r2, r3
 800b15e:	602a      	str	r2, [r5, #0]
 800b160:	e7ee      	b.n	800b140 <__swhatbuf_r+0x1c>
 800b162:	2340      	movs	r3, #64	; 0x40
 800b164:	2000      	movs	r0, #0
 800b166:	6023      	str	r3, [r4, #0]
 800b168:	b016      	add	sp, #88	; 0x58
 800b16a:	bd70      	pop	{r4, r5, r6, pc}

0800b16c <__smakebuf_r>:
 800b16c:	898b      	ldrh	r3, [r1, #12]
 800b16e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b170:	079d      	lsls	r5, r3, #30
 800b172:	4606      	mov	r6, r0
 800b174:	460c      	mov	r4, r1
 800b176:	d507      	bpl.n	800b188 <__smakebuf_r+0x1c>
 800b178:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b17c:	6023      	str	r3, [r4, #0]
 800b17e:	6123      	str	r3, [r4, #16]
 800b180:	2301      	movs	r3, #1
 800b182:	6163      	str	r3, [r4, #20]
 800b184:	b002      	add	sp, #8
 800b186:	bd70      	pop	{r4, r5, r6, pc}
 800b188:	ab01      	add	r3, sp, #4
 800b18a:	466a      	mov	r2, sp
 800b18c:	f7ff ffca 	bl	800b124 <__swhatbuf_r>
 800b190:	9900      	ldr	r1, [sp, #0]
 800b192:	4605      	mov	r5, r0
 800b194:	4630      	mov	r0, r6
 800b196:	f7ff f9fb 	bl	800a590 <_malloc_r>
 800b19a:	b948      	cbnz	r0, 800b1b0 <__smakebuf_r+0x44>
 800b19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1a0:	059a      	lsls	r2, r3, #22
 800b1a2:	d4ef      	bmi.n	800b184 <__smakebuf_r+0x18>
 800b1a4:	f023 0303 	bic.w	r3, r3, #3
 800b1a8:	f043 0302 	orr.w	r3, r3, #2
 800b1ac:	81a3      	strh	r3, [r4, #12]
 800b1ae:	e7e3      	b.n	800b178 <__smakebuf_r+0xc>
 800b1b0:	4b0d      	ldr	r3, [pc, #52]	; (800b1e8 <__smakebuf_r+0x7c>)
 800b1b2:	62b3      	str	r3, [r6, #40]	; 0x28
 800b1b4:	89a3      	ldrh	r3, [r4, #12]
 800b1b6:	6020      	str	r0, [r4, #0]
 800b1b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1bc:	81a3      	strh	r3, [r4, #12]
 800b1be:	9b00      	ldr	r3, [sp, #0]
 800b1c0:	6163      	str	r3, [r4, #20]
 800b1c2:	9b01      	ldr	r3, [sp, #4]
 800b1c4:	6120      	str	r0, [r4, #16]
 800b1c6:	b15b      	cbz	r3, 800b1e0 <__smakebuf_r+0x74>
 800b1c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	f000 f915 	bl	800b3fc <_isatty_r>
 800b1d2:	b128      	cbz	r0, 800b1e0 <__smakebuf_r+0x74>
 800b1d4:	89a3      	ldrh	r3, [r4, #12]
 800b1d6:	f023 0303 	bic.w	r3, r3, #3
 800b1da:	f043 0301 	orr.w	r3, r3, #1
 800b1de:	81a3      	strh	r3, [r4, #12]
 800b1e0:	89a0      	ldrh	r0, [r4, #12]
 800b1e2:	4305      	orrs	r5, r0
 800b1e4:	81a5      	strh	r5, [r4, #12]
 800b1e6:	e7cd      	b.n	800b184 <__smakebuf_r+0x18>
 800b1e8:	0800af7d 	.word	0x0800af7d

0800b1ec <memmove>:
 800b1ec:	4288      	cmp	r0, r1
 800b1ee:	b510      	push	{r4, lr}
 800b1f0:	eb01 0402 	add.w	r4, r1, r2
 800b1f4:	d902      	bls.n	800b1fc <memmove+0x10>
 800b1f6:	4284      	cmp	r4, r0
 800b1f8:	4623      	mov	r3, r4
 800b1fa:	d807      	bhi.n	800b20c <memmove+0x20>
 800b1fc:	1e43      	subs	r3, r0, #1
 800b1fe:	42a1      	cmp	r1, r4
 800b200:	d008      	beq.n	800b214 <memmove+0x28>
 800b202:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b206:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b20a:	e7f8      	b.n	800b1fe <memmove+0x12>
 800b20c:	4402      	add	r2, r0
 800b20e:	4601      	mov	r1, r0
 800b210:	428a      	cmp	r2, r1
 800b212:	d100      	bne.n	800b216 <memmove+0x2a>
 800b214:	bd10      	pop	{r4, pc}
 800b216:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b21a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b21e:	e7f7      	b.n	800b210 <memmove+0x24>

0800b220 <__malloc_lock>:
 800b220:	4801      	ldr	r0, [pc, #4]	; (800b228 <__malloc_lock+0x8>)
 800b222:	f7ff bf7d 	b.w	800b120 <__retarget_lock_acquire_recursive>
 800b226:	bf00      	nop
 800b228:	200005c0 	.word	0x200005c0

0800b22c <__malloc_unlock>:
 800b22c:	4801      	ldr	r0, [pc, #4]	; (800b234 <__malloc_unlock+0x8>)
 800b22e:	f7ff bf78 	b.w	800b122 <__retarget_lock_release_recursive>
 800b232:	bf00      	nop
 800b234:	200005c0 	.word	0x200005c0

0800b238 <_realloc_r>:
 800b238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b23a:	4607      	mov	r7, r0
 800b23c:	4614      	mov	r4, r2
 800b23e:	460e      	mov	r6, r1
 800b240:	b921      	cbnz	r1, 800b24c <_realloc_r+0x14>
 800b242:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b246:	4611      	mov	r1, r2
 800b248:	f7ff b9a2 	b.w	800a590 <_malloc_r>
 800b24c:	b922      	cbnz	r2, 800b258 <_realloc_r+0x20>
 800b24e:	f7ff f94f 	bl	800a4f0 <_free_r>
 800b252:	4625      	mov	r5, r4
 800b254:	4628      	mov	r0, r5
 800b256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b258:	f000 f8f2 	bl	800b440 <_malloc_usable_size_r>
 800b25c:	42a0      	cmp	r0, r4
 800b25e:	d20f      	bcs.n	800b280 <_realloc_r+0x48>
 800b260:	4621      	mov	r1, r4
 800b262:	4638      	mov	r0, r7
 800b264:	f7ff f994 	bl	800a590 <_malloc_r>
 800b268:	4605      	mov	r5, r0
 800b26a:	2800      	cmp	r0, #0
 800b26c:	d0f2      	beq.n	800b254 <_realloc_r+0x1c>
 800b26e:	4631      	mov	r1, r6
 800b270:	4622      	mov	r2, r4
 800b272:	f7fe fc65 	bl	8009b40 <memcpy>
 800b276:	4631      	mov	r1, r6
 800b278:	4638      	mov	r0, r7
 800b27a:	f7ff f939 	bl	800a4f0 <_free_r>
 800b27e:	e7e9      	b.n	800b254 <_realloc_r+0x1c>
 800b280:	4635      	mov	r5, r6
 800b282:	e7e7      	b.n	800b254 <_realloc_r+0x1c>

0800b284 <_raise_r>:
 800b284:	291f      	cmp	r1, #31
 800b286:	b538      	push	{r3, r4, r5, lr}
 800b288:	4604      	mov	r4, r0
 800b28a:	460d      	mov	r5, r1
 800b28c:	d904      	bls.n	800b298 <_raise_r+0x14>
 800b28e:	2316      	movs	r3, #22
 800b290:	6003      	str	r3, [r0, #0]
 800b292:	f04f 30ff 	mov.w	r0, #4294967295
 800b296:	bd38      	pop	{r3, r4, r5, pc}
 800b298:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b29a:	b112      	cbz	r2, 800b2a2 <_raise_r+0x1e>
 800b29c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2a0:	b94b      	cbnz	r3, 800b2b6 <_raise_r+0x32>
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	f000 f830 	bl	800b308 <_getpid_r>
 800b2a8:	462a      	mov	r2, r5
 800b2aa:	4601      	mov	r1, r0
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2b2:	f000 b817 	b.w	800b2e4 <_kill_r>
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d00a      	beq.n	800b2d0 <_raise_r+0x4c>
 800b2ba:	1c59      	adds	r1, r3, #1
 800b2bc:	d103      	bne.n	800b2c6 <_raise_r+0x42>
 800b2be:	2316      	movs	r3, #22
 800b2c0:	6003      	str	r3, [r0, #0]
 800b2c2:	2001      	movs	r0, #1
 800b2c4:	e7e7      	b.n	800b296 <_raise_r+0x12>
 800b2c6:	2400      	movs	r4, #0
 800b2c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b2cc:	4628      	mov	r0, r5
 800b2ce:	4798      	blx	r3
 800b2d0:	2000      	movs	r0, #0
 800b2d2:	e7e0      	b.n	800b296 <_raise_r+0x12>

0800b2d4 <raise>:
 800b2d4:	4b02      	ldr	r3, [pc, #8]	; (800b2e0 <raise+0xc>)
 800b2d6:	4601      	mov	r1, r0
 800b2d8:	6818      	ldr	r0, [r3, #0]
 800b2da:	f7ff bfd3 	b.w	800b284 <_raise_r>
 800b2de:	bf00      	nop
 800b2e0:	2000003c 	.word	0x2000003c

0800b2e4 <_kill_r>:
 800b2e4:	b538      	push	{r3, r4, r5, lr}
 800b2e6:	4d07      	ldr	r5, [pc, #28]	; (800b304 <_kill_r+0x20>)
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	4608      	mov	r0, r1
 800b2ee:	4611      	mov	r1, r2
 800b2f0:	602b      	str	r3, [r5, #0]
 800b2f2:	f7f7 fed3 	bl	800309c <_kill>
 800b2f6:	1c43      	adds	r3, r0, #1
 800b2f8:	d102      	bne.n	800b300 <_kill_r+0x1c>
 800b2fa:	682b      	ldr	r3, [r5, #0]
 800b2fc:	b103      	cbz	r3, 800b300 <_kill_r+0x1c>
 800b2fe:	6023      	str	r3, [r4, #0]
 800b300:	bd38      	pop	{r3, r4, r5, pc}
 800b302:	bf00      	nop
 800b304:	200005c8 	.word	0x200005c8

0800b308 <_getpid_r>:
 800b308:	f7f7 bec0 	b.w	800308c <_getpid>

0800b30c <__sread>:
 800b30c:	b510      	push	{r4, lr}
 800b30e:	460c      	mov	r4, r1
 800b310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b314:	f000 f89c 	bl	800b450 <_read_r>
 800b318:	2800      	cmp	r0, #0
 800b31a:	bfab      	itete	ge
 800b31c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b31e:	89a3      	ldrhlt	r3, [r4, #12]
 800b320:	181b      	addge	r3, r3, r0
 800b322:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b326:	bfac      	ite	ge
 800b328:	6563      	strge	r3, [r4, #84]	; 0x54
 800b32a:	81a3      	strhlt	r3, [r4, #12]
 800b32c:	bd10      	pop	{r4, pc}

0800b32e <__swrite>:
 800b32e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b332:	461f      	mov	r7, r3
 800b334:	898b      	ldrh	r3, [r1, #12]
 800b336:	05db      	lsls	r3, r3, #23
 800b338:	4605      	mov	r5, r0
 800b33a:	460c      	mov	r4, r1
 800b33c:	4616      	mov	r6, r2
 800b33e:	d505      	bpl.n	800b34c <__swrite+0x1e>
 800b340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b344:	2302      	movs	r3, #2
 800b346:	2200      	movs	r2, #0
 800b348:	f000 f868 	bl	800b41c <_lseek_r>
 800b34c:	89a3      	ldrh	r3, [r4, #12]
 800b34e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b352:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b356:	81a3      	strh	r3, [r4, #12]
 800b358:	4632      	mov	r2, r6
 800b35a:	463b      	mov	r3, r7
 800b35c:	4628      	mov	r0, r5
 800b35e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b362:	f000 b817 	b.w	800b394 <_write_r>

0800b366 <__sseek>:
 800b366:	b510      	push	{r4, lr}
 800b368:	460c      	mov	r4, r1
 800b36a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b36e:	f000 f855 	bl	800b41c <_lseek_r>
 800b372:	1c43      	adds	r3, r0, #1
 800b374:	89a3      	ldrh	r3, [r4, #12]
 800b376:	bf15      	itete	ne
 800b378:	6560      	strne	r0, [r4, #84]	; 0x54
 800b37a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b37e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b382:	81a3      	strheq	r3, [r4, #12]
 800b384:	bf18      	it	ne
 800b386:	81a3      	strhne	r3, [r4, #12]
 800b388:	bd10      	pop	{r4, pc}

0800b38a <__sclose>:
 800b38a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b38e:	f000 b813 	b.w	800b3b8 <_close_r>
	...

0800b394 <_write_r>:
 800b394:	b538      	push	{r3, r4, r5, lr}
 800b396:	4d07      	ldr	r5, [pc, #28]	; (800b3b4 <_write_r+0x20>)
 800b398:	4604      	mov	r4, r0
 800b39a:	4608      	mov	r0, r1
 800b39c:	4611      	mov	r1, r2
 800b39e:	2200      	movs	r2, #0
 800b3a0:	602a      	str	r2, [r5, #0]
 800b3a2:	461a      	mov	r2, r3
 800b3a4:	f7f7 feb1 	bl	800310a <_write>
 800b3a8:	1c43      	adds	r3, r0, #1
 800b3aa:	d102      	bne.n	800b3b2 <_write_r+0x1e>
 800b3ac:	682b      	ldr	r3, [r5, #0]
 800b3ae:	b103      	cbz	r3, 800b3b2 <_write_r+0x1e>
 800b3b0:	6023      	str	r3, [r4, #0]
 800b3b2:	bd38      	pop	{r3, r4, r5, pc}
 800b3b4:	200005c8 	.word	0x200005c8

0800b3b8 <_close_r>:
 800b3b8:	b538      	push	{r3, r4, r5, lr}
 800b3ba:	4d06      	ldr	r5, [pc, #24]	; (800b3d4 <_close_r+0x1c>)
 800b3bc:	2300      	movs	r3, #0
 800b3be:	4604      	mov	r4, r0
 800b3c0:	4608      	mov	r0, r1
 800b3c2:	602b      	str	r3, [r5, #0]
 800b3c4:	f7f7 febd 	bl	8003142 <_close>
 800b3c8:	1c43      	adds	r3, r0, #1
 800b3ca:	d102      	bne.n	800b3d2 <_close_r+0x1a>
 800b3cc:	682b      	ldr	r3, [r5, #0]
 800b3ce:	b103      	cbz	r3, 800b3d2 <_close_r+0x1a>
 800b3d0:	6023      	str	r3, [r4, #0]
 800b3d2:	bd38      	pop	{r3, r4, r5, pc}
 800b3d4:	200005c8 	.word	0x200005c8

0800b3d8 <_fstat_r>:
 800b3d8:	b538      	push	{r3, r4, r5, lr}
 800b3da:	4d07      	ldr	r5, [pc, #28]	; (800b3f8 <_fstat_r+0x20>)
 800b3dc:	2300      	movs	r3, #0
 800b3de:	4604      	mov	r4, r0
 800b3e0:	4608      	mov	r0, r1
 800b3e2:	4611      	mov	r1, r2
 800b3e4:	602b      	str	r3, [r5, #0]
 800b3e6:	f7f7 feb8 	bl	800315a <_fstat>
 800b3ea:	1c43      	adds	r3, r0, #1
 800b3ec:	d102      	bne.n	800b3f4 <_fstat_r+0x1c>
 800b3ee:	682b      	ldr	r3, [r5, #0]
 800b3f0:	b103      	cbz	r3, 800b3f4 <_fstat_r+0x1c>
 800b3f2:	6023      	str	r3, [r4, #0]
 800b3f4:	bd38      	pop	{r3, r4, r5, pc}
 800b3f6:	bf00      	nop
 800b3f8:	200005c8 	.word	0x200005c8

0800b3fc <_isatty_r>:
 800b3fc:	b538      	push	{r3, r4, r5, lr}
 800b3fe:	4d06      	ldr	r5, [pc, #24]	; (800b418 <_isatty_r+0x1c>)
 800b400:	2300      	movs	r3, #0
 800b402:	4604      	mov	r4, r0
 800b404:	4608      	mov	r0, r1
 800b406:	602b      	str	r3, [r5, #0]
 800b408:	f7f7 feb7 	bl	800317a <_isatty>
 800b40c:	1c43      	adds	r3, r0, #1
 800b40e:	d102      	bne.n	800b416 <_isatty_r+0x1a>
 800b410:	682b      	ldr	r3, [r5, #0]
 800b412:	b103      	cbz	r3, 800b416 <_isatty_r+0x1a>
 800b414:	6023      	str	r3, [r4, #0]
 800b416:	bd38      	pop	{r3, r4, r5, pc}
 800b418:	200005c8 	.word	0x200005c8

0800b41c <_lseek_r>:
 800b41c:	b538      	push	{r3, r4, r5, lr}
 800b41e:	4d07      	ldr	r5, [pc, #28]	; (800b43c <_lseek_r+0x20>)
 800b420:	4604      	mov	r4, r0
 800b422:	4608      	mov	r0, r1
 800b424:	4611      	mov	r1, r2
 800b426:	2200      	movs	r2, #0
 800b428:	602a      	str	r2, [r5, #0]
 800b42a:	461a      	mov	r2, r3
 800b42c:	f7f7 feb0 	bl	8003190 <_lseek>
 800b430:	1c43      	adds	r3, r0, #1
 800b432:	d102      	bne.n	800b43a <_lseek_r+0x1e>
 800b434:	682b      	ldr	r3, [r5, #0]
 800b436:	b103      	cbz	r3, 800b43a <_lseek_r+0x1e>
 800b438:	6023      	str	r3, [r4, #0]
 800b43a:	bd38      	pop	{r3, r4, r5, pc}
 800b43c:	200005c8 	.word	0x200005c8

0800b440 <_malloc_usable_size_r>:
 800b440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b444:	1f18      	subs	r0, r3, #4
 800b446:	2b00      	cmp	r3, #0
 800b448:	bfbc      	itt	lt
 800b44a:	580b      	ldrlt	r3, [r1, r0]
 800b44c:	18c0      	addlt	r0, r0, r3
 800b44e:	4770      	bx	lr

0800b450 <_read_r>:
 800b450:	b538      	push	{r3, r4, r5, lr}
 800b452:	4d07      	ldr	r5, [pc, #28]	; (800b470 <_read_r+0x20>)
 800b454:	4604      	mov	r4, r0
 800b456:	4608      	mov	r0, r1
 800b458:	4611      	mov	r1, r2
 800b45a:	2200      	movs	r2, #0
 800b45c:	602a      	str	r2, [r5, #0]
 800b45e:	461a      	mov	r2, r3
 800b460:	f7f7 fe36 	bl	80030d0 <_read>
 800b464:	1c43      	adds	r3, r0, #1
 800b466:	d102      	bne.n	800b46e <_read_r+0x1e>
 800b468:	682b      	ldr	r3, [r5, #0]
 800b46a:	b103      	cbz	r3, 800b46e <_read_r+0x1e>
 800b46c:	6023      	str	r3, [r4, #0]
 800b46e:	bd38      	pop	{r3, r4, r5, pc}
 800b470:	200005c8 	.word	0x200005c8

0800b474 <_init>:
 800b474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b476:	bf00      	nop
 800b478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b47a:	bc08      	pop	{r3}
 800b47c:	469e      	mov	lr, r3
 800b47e:	4770      	bx	lr

0800b480 <_fini>:
 800b480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b482:	bf00      	nop
 800b484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b486:	bc08      	pop	{r3}
 800b488:	469e      	mov	lr, r3
 800b48a:	4770      	bx	lr
