<root><simulation><result_generated_time />2023-05-16 18:18:10<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 16384, 'I': 720000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />32/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [480, 1, 1], 'O': [30, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], []], [[('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('OY', 15)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 15), ('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2), ('OX', 5), ('C', 2), ('OX', 3)], [('K', 16), ('OX', 5), ('OY', 5)], []]<I />[[('K', 4), ('C', 2), ('OX', 5), ('C', 2), ('OX', 3), ('K', 16)], [('OX', 5), ('OY', 5)], []]<O />[[('K', 4), ('C', 2), ('OX', 5), ('C', 2)], [('OX', 3), ('K', 16), ('OX', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [15.0, 15, 25, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [32.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [160, 5760000, 5760000], 'O_partial': [160, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.94, 0.17, 0.0], 'O': [0.31, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.35, 0.0], 'I': [0.94, 0.35, 0.0], 'O': [0.31, 0.35, 0.0]}<effective_mem_size_bit />{'W': [128, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [160, 1920000, 5760000], 'O_partial': [160, 0, 0], 'O_final': [0, 1920000, 5760000]}<total_unit_count />{'W': [960, 64, 1, 1], 'I': [960, 480, 1, 1], 'O': [960, 30, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [480, 480, 1, 1], 'O': [30, 30, 1, 1]}<duplicate_unit_count />{'W': [15.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6144000, 409600], [409600, 16384], [16384, 0]]<I />[[11520000, 720000], [720000, 720000], [720000, 0]]<O />[[(2160000, 2880000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(2160000, 2880000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[768000, 51200], [6400, 256], [64, 0]]<I />[[1440000, 90000], [11250, 11250], [2812, 0]]<O />[[(270000, 360000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([270000, 360000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />6144000</mac_count></basic_info><energy><total_energy />201782739.3<mem_energy_breakdown><W />[276.7, 697.6, 85.2]<I />[516.7, 2229.6, 3745.8]<O />[252.2, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />307200.0<total />201768960.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7996<utilization_without_data_loading />0.8907<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.8529<mac_utilize_temporal_without_data_loading />0.9501</mac_array_utilization><latency><latency_cycle_with_data_loading />112562<latency_cycle_without_data_loading />101040<ideal_computing_cycle />96000<data_loading><load_cycle_total />11522<load_cycle_individual />{'W': [16, 256, 0], 'I': [450, 11250, 0]}<load_cycle_combined />{'W': 256, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />5040<mem_stall_cycle_individual />{'W': [[-95999], [-94962, -89376], [-96000, -96000]], 'I': [[-95999], [-5568, 5040], [-96000, -96000]], 'O': [[-96000], [-93600, -85200], [-84750, -93188]]}<mem_stall_cycle_shared />{'W': [[-95999], [-94962, 5040], [0, 0]], 'I': [[-95999], [-5568, 5040], [0, 0]], 'O': [[-96000], [-93600, -85200], [-84750, -93188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [160, 5760000, 5760000], 'O_partial': [160, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [8192, 131072, 131072], 'I': [230400, 5760000, 5760000], 'O': [4800, 5760000, 5760000]}<loop_cycles_each_level />{'W': [240, 96000, 96000], 'I': [3840, 96000, 96000], 'O': [80, 96000, 96000]}<top_ir_loop_size />{'W': [3, 25, 1], 'I': [16, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [34.1, 1.4], [1.4, 1.4]], 'I': [[8.0, 0.1], [60.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 2.0], [60.0, 60.0], [60.0, 60.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 34.1], [34.1, 1.4]], 'I': [[8.0, 2.0], [960.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 4.0], [120.0, 60.0], [60.0, 60.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.5], [34.1, 1.4], [1.4, 0]], 'I': [[8.0, 2.0], [960.0, 60.0], [60.0, 0]], 'O': [[8.0, 2.0], [60.0, 60.0], [60.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.5], [1054.1, 121.4], [61.4, 60.0]], 'I': [[8.0, 2.0], [1054.1, 121.4], [61.4, 60.0]], 'O': [[8.0, 2.0], [1054.1, 121.4], [61.4, 60.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 96000], [240, 240, 400], [96000, 96000, 1]], 'I': [[1, 1, 96000], [240, 3840, 25], [96000, 96000, 1]], 'O': [[1, 1, 96000], [80, 80, 1200], [96000, 96000, 1]]}<trans_time_real />{'W': [[0, 1, 96000], [[2, 240, 400], [16, 240, 400]], [[256, 96000, 1], [64, 96000, 1]]], 'I': [[0, 1, 96000], [[8, 3840, 25], [450, 3840, 25]], [[11250, 96000, 1], [2812, 96000, 1]]], 'O': [[0, 1, 96000], [[2, 80, 1200], [9, 80, 1200]], [[11250, 96000, 1], [2812, 96000, 1]]]}<single_stall_cycle />{'W': [[-1], [-238, -224], [-95744, -95936]], 'I': [[-1], [-232, 210], [-84750, -93188]], 'O': [[-1], [-78, -71], [-84750, -93188]]}<single_stall_count />{'W': [95999, 399, 0], 'I': [95999, 24, 0], 'O': [96000, 1200, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [6384, 0], 'I': [5760, 0], 'O': [10800, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-96000, -96000], [-84750, -96000]], 1: [[-83856, -96000], [-85200, -84750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>