LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

entity bin2bcd_UD is
    port (
        X_bin        : in  std_logic_vector(6 downto 0);  --  00 a 99
        D_bcd        : out std_logic_vector(3 downto 0);  --  Dezena
        U_bcd        : out std_logic_vector(3 downto 0)); --  Unidade
 
end entity;
 
architecture IFSC of bin2bcdMCDU is
   signal X_uns, U_uns, D_uns: unsigned(6 downto 0);
 
begin
	X_uns <= unsigned(X_bin);
	D_uns <= X_uns/10;
	U_uns <= X_uns rem 10;
	
   U_bcd <= std_logic_vector(resize(D_uns, 4));
   D_bcd <= std_logic_vector(resize(U_uns, 4));
	 
end architecture;