INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/sim/bd_ee24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24
INFO: [VRFC 10-311] analyzing module clk_map_imp_19XWIMC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_PVBB8F
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_3M8PMB
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_KJZDY7
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_13YM2MD
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1PMBZ4S
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1KIFIIU
INFO: [VRFC 10-311] analyzing module switchboards_imp_18HRTSI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_ee24_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_ee24_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_ee24_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_ee24_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_ee24_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_ee24_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_ee24_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_ee24_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_ee24_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_ee24_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_ee24_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_ee24_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_ee24_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_ee24_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_ee24_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_ee24_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_ee24_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_ee24_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_ee24_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_ee24_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_ee24_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_ee24_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_ee24_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_ee24_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_ee24_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_ee24_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_ee24_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_ee24_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ee24_m01e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_smartconnect_0_0/sim/memory_system_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_system_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/sim/memory_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_axi_traffic_gen_0_0/sim/memory_system_axi_traffic_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_system_axi_traffic_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.ip_user_files/bd/memory_system/ip/memory_system_util_vector_logic_0_0/sim/memory_system_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_system_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/hdl/memory_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/sources_1/new/top_u250.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_u250
