{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673087654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673087654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:27 2024 " "Processing started: Tue Mar 05 16:11:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673087654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709673087654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709673087654 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709673087719 ""}
{ "Info" "0" "" "Project  = BCD7Seg2" {  } {  } 0 0 "Project  = BCD7Seg2" 0 0 "Fitter" 0 0 1709673087719 ""}
{ "Info" "0" "" "Revision = BCD7Seg2" {  } {  } 0 0 "Revision = BCD7Seg2" 0 0 "Fitter" 0 0 1709673087719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD7Seg2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"BCD7Seg2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709673087954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709673087970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709673088183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[1\] " "Pin SG_dis\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[1] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[3\] " "Pin SG_dis\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[3] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[0\] " "Pin SG_dis\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[0] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[2\] " "Pin SG_dis\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[2] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709673089039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datac  to: combout " "Cell: F\[6\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673089180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F\[6\]~0  " "Automatically promoted node F\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709673089196 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709673089196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F\[7\] " "Node \"F\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SG " "Node \"SG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709673090018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709673090882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709673091561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709673091561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673091846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673092231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673093293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709673094171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709673094265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:34 2024 " "Processing ended: Tue Mar 05 16:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709673094594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD7Seg2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"BCD7Seg2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709673087954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709673087970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709673088183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[1\] " "Pin SG_dis\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[1] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[3\] " "Pin SG_dis\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[3] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[0\] " "Pin SG_dis\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[0] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[2\] " "Pin SG_dis\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[2] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709673089039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datac  to: combout " "Cell: F\[6\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673089180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F\[6\]~0  " "Automatically promoted node F\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709673089196 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709673089196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F\[7\] " "Node \"F\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SG " "Node \"SG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709673090018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709673090882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709673091561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709673091561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673091846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673092231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673093293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709673094171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709673094265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:34 2024 " "Processing ended: Tue Mar 05 16:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709673094594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:35 2024 " "Processing started: Tue Mar 05 16:11:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD7Seg2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"BCD7Seg2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709673087954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709673087970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709673088183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[1\] " "Pin SG_dis\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[1] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[3\] " "Pin SG_dis\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[3] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[0\] " "Pin SG_dis\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[0] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[2\] " "Pin SG_dis\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[2] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709673089039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datac  to: combout " "Cell: F\[6\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673089180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F\[6\]~0  " "Automatically promoted node F\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709673089196 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709673089196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F\[7\] " "Node \"F\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SG " "Node \"SG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709673090018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709673090882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709673091561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709673091561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673091846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673092231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673093293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709673094171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709673094265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:34 2024 " "Processing ended: Tue Mar 05 16:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709673094594 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709673096986 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709673097018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:37 2024 " "Processing ended: Tue Mar 05 16:11:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709673097314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD7Seg2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"BCD7Seg2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709673087954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709673087970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709673088183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[1\] " "Pin SG_dis\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[1] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[3\] " "Pin SG_dis\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[3] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[0\] " "Pin SG_dis\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[0] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[2\] " "Pin SG_dis\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[2] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709673089039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datac  to: combout " "Cell: F\[6\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673089180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F\[6\]~0  " "Automatically promoted node F\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709673089196 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709673089196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F\[7\] " "Node \"F\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SG " "Node \"SG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709673090018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709673090882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709673091561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709673091561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673091846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673092231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673093293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709673094171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709673094265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:34 2024 " "Processing ended: Tue Mar 05 16:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709673094594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:35 2024 " "Processing started: Tue Mar 05 16:11:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709673096986 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709673097018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:37 2024 " "Processing ended: Tue Mar 05 16:11:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709673097314 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709673098096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:38 2024 " "Processing started: Tue Mar 05 16:11:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCD7Seg2 -c BCD7Seg2 " "Command: quartus_sta BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709673099080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1709673099393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\] " "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.534 " "Worst-case setup slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -1.824 SG_dis\[0\]  " "   -0.534              -1.824 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.476 " "Worst-case hold slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -1.809 SG_dis\[0\]  " "   -0.476              -1.809 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673099564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709673099596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709673100205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.419 " "Worst-case setup slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.399 SG_dis\[0\]  " "   -0.419              -1.399 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -1.314 SG_dis\[0\]  " "   -0.374              -1.314 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673100283 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.331 " "Worst-case setup slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 SG_dis\[0\]  " "    0.331               0.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -2.044 SG_dis\[0\]  " "   -0.410              -2.044 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:40 2024 " "Processing ended: Tue Mar 05 16:11:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD7Seg2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"BCD7Seg2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709673087954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709673087970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709673088183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[1\] " "Pin SG_dis\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[1] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[3\] " "Pin SG_dis\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[3] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[0\] " "Pin SG_dis\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[0] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[2\] " "Pin SG_dis\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[2] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709673089039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datac  to: combout " "Cell: F\[6\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673089180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F\[6\]~0  " "Automatically promoted node F\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709673089196 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709673089196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F\[7\] " "Node \"F\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SG " "Node \"SG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709673090018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709673090882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709673091561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709673091561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673091846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673092231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673093293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709673094171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709673094265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:34 2024 " "Processing ended: Tue Mar 05 16:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709673094594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:35 2024 " "Processing started: Tue Mar 05 16:11:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709673096986 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709673097018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:37 2024 " "Processing ended: Tue Mar 05 16:11:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709673097314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:38 2024 " "Processing started: Tue Mar 05 16:11:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCD7Seg2 -c BCD7Seg2 " "Command: quartus_sta BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709673099080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1709673099393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\] " "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.534 " "Worst-case setup slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -1.824 SG_dis\[0\]  " "   -0.534              -1.824 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.476 " "Worst-case hold slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -1.809 SG_dis\[0\]  " "   -0.476              -1.809 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673099564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709673099596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709673100205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.419 " "Worst-case setup slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.399 SG_dis\[0\]  " "   -0.419              -1.399 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -1.314 SG_dis\[0\]  " "   -0.374              -1.314 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673100283 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.331 " "Worst-case setup slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 SG_dis\[0\]  " "    0.331               0.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -2.044 SG_dis\[0\]  " "   -0.410              -2.044 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:40 2024 " "Processing ended: Tue Mar 05 16:11:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673102252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:42 2024 " "Processing started: Tue Mar 05 16:11:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD7Seg2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"BCD7Seg2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709673087954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709673087970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709673088183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[1\] " "Pin SG_dis\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[1] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[3\] " "Pin SG_dis\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[3] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[0\] " "Pin SG_dis\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[0] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[2\] " "Pin SG_dis\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[2] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709673089039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datac  to: combout " "Cell: F\[6\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673089180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F\[6\]~0  " "Automatically promoted node F\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709673089196 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709673089196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F\[7\] " "Node \"F\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SG " "Node \"SG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709673090018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709673090882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709673091561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709673091561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673091846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673092231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673093293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709673094171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709673094265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:34 2024 " "Processing ended: Tue Mar 05 16:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709673094594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:35 2024 " "Processing started: Tue Mar 05 16:11:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709673096986 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709673097018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:37 2024 " "Processing ended: Tue Mar 05 16:11:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709673097314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:38 2024 " "Processing started: Tue Mar 05 16:11:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCD7Seg2 -c BCD7Seg2 " "Command: quartus_sta BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709673099080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1709673099393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\] " "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.534 " "Worst-case setup slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -1.824 SG_dis\[0\]  " "   -0.534              -1.824 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.476 " "Worst-case hold slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -1.809 SG_dis\[0\]  " "   -0.476              -1.809 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673099564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709673099596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709673100205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.419 " "Worst-case setup slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.399 SG_dis\[0\]  " "   -0.419              -1.399 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -1.314 SG_dis\[0\]  " "   -0.374              -1.314 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673100283 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.331 " "Worst-case setup slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 SG_dis\[0\]  " "    0.331               0.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -2.044 SG_dis\[0\]  " "   -0.410              -2.044 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:40 2024 " "Processing ended: Tue Mar 05 16:11:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_85c_slow.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_85c_slow.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_0c_slow.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_0c_slow.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_min_1200mv_0c_fast.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_min_1200mv_0c_fast.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_85c_vhd_slow.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_0c_vhd_slow.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_min_1200mv_0c_vhd_fast.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_vhd.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_vhd.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673102986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:42 2024 " "Processing ended: Tue Mar 05 16:11:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:24 2024 " "Processing started: Tue Mar 05 16:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673084383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709673085110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD7Seg2 " "Elaborating entity \"BCD7Seg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709673085141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(51) " "VHDL Process Statement warning at BCD7Seg2.vhd(51): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709673085141 "|BCD7Seg2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SG_dis\[0\] " "Ports D and ENA on the latch are fed by the same signal SG_dis\[0\]" {  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709673085584 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709673085584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709673085711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709673086060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709673086060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709673086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709673086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709673086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:26 2024 " "Processing ended: Tue Mar 05 16:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673086128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD7Seg2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"BCD7Seg2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709673087828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709673087892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709673087954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709673087970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709673088183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709673088183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709673088190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709673088190 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 15 " "No exact pin location assignment(s) for 4 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[1\] " "Pin SG_dis\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[1] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[3\] " "Pin SG_dis\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[3] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[0\] " "Pin SG_dis\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[0] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SG_dis\[2\] " "Pin SG_dis\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SG_dis[2] } } } { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SG_dis[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709673089039 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709673089039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datac  to: combout " "Cell: F\[6\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673089180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709673089180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F\[6\]~0  " "Automatically promoted node F\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709673089196 ""}  } { { "BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709673089196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 40 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709673089370 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709673089370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F\[7\] " "Node \"F\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SG " "Node \"SG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SG" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1709673089385 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673089385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709673090018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709673090095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673090710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709673090882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709673091561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709673091561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709673091813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709673091813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673091846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709673092231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709673092649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709673093293 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709673094171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg " "Generated suppressed messages file C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/output_files/BCD7Seg2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709673094265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:34 2024 " "Processing ended: Tue Mar 05 16:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673094594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709673094594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:35 2024 " "Processing started: Tue Mar 05 16:11:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673096080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709673096080 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709673096986 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709673097018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:37 2024 " "Processing ended: Tue Mar 05 16:11:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673097314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709673097314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:38 2024 " "Processing started: Tue Mar 05 16:11:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCD7Seg2 -c BCD7Seg2 " "Command: quartus_sta BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673099002 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709673099080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709673099252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1709673099393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD7Seg2.sdc " "Synopsys Design Constraints File file not found: 'BCD7Seg2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\] " "create_clock -period 1.000 -name SG_dis\[0\] SG_dis\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099455 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709673099455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.534 " "Worst-case setup slack is -0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -1.824 SG_dis\[0\]  " "   -0.534              -1.824 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.476 " "Worst-case hold slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -1.809 SG_dis\[0\]  " "   -0.476              -1.809 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673099486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673099564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709673099596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709673100205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.419 " "Worst-case setup slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.399 SG_dis\[0\]  " "   -0.419              -1.399 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -1.314 SG_dis\[0\]  " "   -0.374              -1.314 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709673100283 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: F\[6\]~0  from: datad  to: combout " "Cell: F\[6\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.331 " "Worst-case setup slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 SG_dis\[0\]  " "    0.331               0.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -2.044 SG_dis\[0\]  " "   -0.410              -2.044 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SG_dis\[0\]  " "   -3.000              -3.000 SG_dis\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709673100377 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709673100580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:40 2024 " "Processing ended: Tue Mar 05 16:11:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673100627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709673102252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 16:11:42 2024 " "Processing started: Tue Mar 05 16:11:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BCD7Seg2 -c BCD7Seg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709673102252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_85c_slow.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_85c_slow.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_0c_slow.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_0c_slow.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_min_1200mv_0c_fast.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_min_1200mv_0c_fast.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2.vho C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2.vho in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_85c_vhd_slow.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_6_1200mv_0c_vhd_slow.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_min_1200mv_0c_vhd_fast.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD7Seg2_vhd.sdo C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/ simulation " "Generated file BCD7Seg2_vhd.sdo in folder \"C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709673102924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709673102986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 16:11:42 2024 " "Processing ended: Tue Mar 05 16:11:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673102986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709673103830 ""}
