

================================================================
== Vivado HLS Report for 'matrix_vector_act_un_4'
================================================================
* Date:           Mon Sep  6 00:44:39 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.328 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    57610|   230410| 0.288 ms | 1.152 ms |  57610|  230410|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_simd_mul_1_fu_370  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_377  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_384  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_simd_mul_1_fu_391  |simd_mul_1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    57607|   230407|         9|          1|          1| 57600 ~ 230400 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     10|        0|     1084|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     40|     1032|      684|    -|
|Memory               |       18|      -|      124|       36|    0|
|Multiplexer          |        -|      -|        -|      168|    -|
|Register             |        0|      -|     1386|      160|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       18|     50|     2542|     2132|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------+------------+---------+-------+-----+-----+-----+
    |grp_simd_mul_1_fu_370  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_377  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_384  |simd_mul_1  |        0|     10|  258|  171|    0|
    |grp_simd_mul_1_fu_391  |simd_mul_1  |        0|     10|  258|  171|    0|
    +-----------------------+------------+---------+-------+-----+-----+-----+
    |Total                  |            |        0|     40| 1032|  684|    0|
    +-----------------------+------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_3_w_V_0_U     |matrix_vector_actbKp  |        4|   0|   0|    0|   576|   64|     1|        36864|
    |conv_3_w_V_1_U     |matrix_vector_actbLp  |        4|   0|   0|    0|   576|   64|     1|        36864|
    |conv_3_w_V_2_U     |matrix_vector_actbMq  |        4|   0|   0|    0|   576|   64|     1|        36864|
    |conv_3_w_V_3_U     |matrix_vector_actbNq  |        4|   0|   0|    0|   576|   64|     1|        36864|
    |conv_3_inc_V_0_U   |matrix_vector_actbOq  |        0|  10|   3|    0|    16|   10|     1|          160|
    |conv_3_bias_V_0_U  |matrix_vector_actbPq  |        0|  21|   6|    0|    16|   21|     1|          336|
    |conv_3_inc_V_1_U   |matrix_vector_actbQq  |        0|  10|   3|    0|    16|   10|     1|          160|
    |conv_3_bias_V_1_U  |matrix_vector_actbRq  |        0|  21|   6|    0|    16|   21|     1|          336|
    |conv_3_inc_V_2_U   |matrix_vector_actbSr  |        0|  10|   3|    0|    16|   10|     1|          160|
    |conv_3_bias_V_2_U  |matrix_vector_actbTr  |        0|  21|   6|    0|    16|   21|     1|          336|
    |conv_3_inc_V_3_U   |matrix_vector_actbUr  |        0|  10|   3|    0|    16|   10|     1|          160|
    |conv_3_bias_V_3_U  |matrix_vector_actbVr  |        0|  21|   6|    0|    16|   21|     1|          336|
    |row_store_V_U      |matrix_vector_actbWr  |        2|   0|   0|    0|    36|   64|     1|         2304|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |       18| 124|  36|    0|  2468|  444|    13|       151744|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln355_fu_413_p2                |     *    |      2|  0|  20|          32|          21|
    |mul_ln68_5_fu_661_p2               |     *    |      2|  0|  20|          10|          32|
    |mul_ln68_6_fu_671_p2               |     *    |      2|  0|  20|          10|          32|
    |mul_ln68_7_fu_681_p2               |     *    |      2|  0|  20|          10|          32|
    |mul_ln68_fu_651_p2                 |     *    |      2|  0|  20|          10|          32|
    |acc_0_V_fu_594_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_1_V_fu_603_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_2_V_fu_612_p2                  |     +    |      0|  0|  32|          32|          32|
    |acc_3_V_fu_621_p2                  |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_15_fu_752_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_16_fu_814_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_17_fu_876_p2              |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_fu_690_p2                 |     +    |      0|  0|  32|          32|          32|
    |in_fold_cnt_fu_477_p2              |     +    |      0|  0|  32|          32|           1|
    |out_fold_cnt_fu_502_p2             |     +    |      0|  0|  32|           1|          32|
    |rep_fu_423_p2                      |     +    |      0|  0|  32|          32|           1|
    |ret_V_15_fu_763_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_16_fu_825_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_17_fu_887_p2                 |     +    |      0|  0|  32|          15|          32|
    |ret_V_fu_701_p2                    |     +    |      0|  0|  32|          15|          32|
    |tile_fu_471_p2                     |     +    |      0|  0|  32|          32|           1|
    |ap_block_state11_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_456                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state4      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln355_fu_418_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln361_fu_432_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln370_fu_457_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln391_fu_483_p2               |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln402_fu_508_p2               |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln895_140_fu_717_p2           |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_141_fu_757_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_142_fu_779_p2           |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_143_fu_819_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_144_fu_841_p2           |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_145_fu_881_p2           |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_146_fu_903_p2           |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_fu_695_p2               |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |res_V_15_fu_803_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_16_fu_865_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_17_fu_927_p3                 |  select  |      0|  0|   4|           1|           4|
    |res_V_fu_741_p3                    |  select  |      0|  0|   4|           1|           4|
    |select_ln144_5_fu_795_p3           |  select  |      0|  0|   4|           1|           2|
    |select_ln144_6_fu_857_p3           |  select  |      0|  0|   4|           1|           2|
    |select_ln144_7_fu_919_p3           |  select  |      0|  0|   4|           1|           2|
    |select_ln144_fu_733_p3             |  select  |      0|  0|   4|           1|           2|
    |select_ln370_5_fu_570_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_6_fu_577_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_7_fu_584_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln370_fu_563_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln402_4_fu_522_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln402_fu_514_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     10|  0|1084|         848|         660|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_013_i_reg_360   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter3_p_013_i_reg_360   |   9|          2|   64|        128|
    |ap_sig_allocacmp_out_fold_cnt_0_i_loa  |   9|          2|   32|         64|
    |in_fold_cnt_5_fu_130                   |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |out_fold_cnt_0_i_fu_134                |   9|          2|   32|         64|
    |real_start                             |   9|          2|    1|          2|
    |rep_0_i_reg_349                        |   9|          2|   32|         64|
    |reps_blk_n                             |   9|          2|    1|          2|
    |reps_out_blk_n                         |   9|          2|    1|          2|
    |tile_5_fu_126                          |  15|          3|   32|         96|
    |vec_V_V_blk_n                          |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 168|         36|  297|        629|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |acc_0_V_5_fu_110                      |  32|   0|   32|          0|
    |acc_1_V_5_fu_114                      |  32|   0|   32|          0|
    |acc_2_V_4_fu_118                      |  32|   0|   32|          0|
    |acc_3_V_4_fu_122                      |  32|   0|   32|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_013_i_reg_360  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_p_013_i_reg_360  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_p_013_i_reg_360  |  64|   0|   64|          0|
    |conv_3_bias_V_0_load_reg_1151         |  21|   0|   21|          0|
    |conv_3_bias_V_1_load_reg_1161         |  21|   0|   21|          0|
    |conv_3_bias_V_2_load_reg_1171         |  21|   0|   21|          0|
    |conv_3_bias_V_3_load_reg_1181         |  21|   0|   21|          0|
    |conv_3_w_V_0_load_reg_1071            |  64|   0|   64|          0|
    |conv_3_w_V_1_load_reg_1076            |  64|   0|   64|          0|
    |conv_3_w_V_2_load_reg_1081            |  64|   0|   64|          0|
    |conv_3_w_V_3_load_reg_1086            |  64|   0|   64|          0|
    |icmp_ln355_reg_1006                   |   1|   0|    1|          0|
    |icmp_ln361_reg_1015                   |   1|   0|    1|          0|
    |icmp_ln370_reg_1029                   |   1|   0|    1|          0|
    |icmp_ln391_reg_1057                   |   1|   0|    1|          0|
    |in_fold_cnt_5_fu_130                  |  32|   0|   32|          0|
    |mul_ln355_reg_1001                    |  19|   0|   32|         13|
    |mul_ln68_5_reg_1166                   |  32|   0|   32|          0|
    |mul_ln68_6_reg_1176                   |  32|   0|   32|          0|
    |mul_ln68_7_reg_1186                   |  32|   0|   32|          0|
    |mul_ln68_reg_1156                     |  32|   0|   32|          0|
    |out_fold_cnt_0_i_fu_134               |  32|   0|   32|          0|
    |out_fold_cnt_0_i_loa_4_reg_1061       |  32|   0|   32|          0|
    |p_0_1_i_reg_1096                      |  12|   0|   12|          0|
    |p_0_2_i_reg_1101                      |  12|   0|   12|          0|
    |p_0_3_i_reg_1106                      |  12|   0|   12|          0|
    |p_0_i_reg_1091                        |  12|   0|   12|          0|
    |rep_0_i_reg_349                       |  32|   0|   32|          0|
    |reps_read_reg_996                     |  32|   0|   32|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tile_5_fu_126                         |  32|   0|   32|          0|
    |icmp_ln355_reg_1006                   |  64|  32|    1|          0|
    |icmp_ln361_reg_1015                   |  64|  32|    1|          0|
    |icmp_ln370_reg_1029                   |  64|  32|    1|          0|
    |icmp_ln391_reg_1057                   |  64|  32|    1|          0|
    |out_fold_cnt_0_i_loa_4_reg_1061       |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1386| 160| 1115|         13|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|ap_done          | out |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|start_out        | out |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|start_write      | out |    1| ap_ctrl_hs | matrix_vector_act_un.4 | return value |
|vec_V_V_dout     |  in |   64|   ap_fifo  |         vec_V_V        |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |         vec_V_V        |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |         vec_V_V        |    pointer   |
|out_V_V_din      | out |   16|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |          reps          |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |          reps          |    pointer   |
|reps_read        | out |    1|   ap_fifo  |          reps          |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |        reps_out        |    pointer   |
+-----------------+-----+-----+------------+------------------------+--------------+

