// Seed: 2882180089
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4
    , id_28,
    input tri0 id_5,
    input tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input supply0 id_9,
    output wand id_10,
    output wor id_11,
    input wire id_12,
    input supply0 id_13,
    output wand id_14,
    input wire id_15,
    input tri id_16,
    input tri id_17,
    input wire id_18,
    input uwire id_19,
    inout tri1 id_20,
    input tri1 id_21,
    input wand id_22,
    input wand id_23,
    input tri id_24,
    input supply1 id_25,
    output tri1 id_26
);
  assign id_10 = -1;
  initial $clog2(3);
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd92
) (
    input tri0 id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5
    , id_12,
    input supply1 id_6,
    input supply0 id_7,
    input uwire _id_8,
    input uwire id_9,
    inout wire id_10
);
  logic [id_8 : -1 'h0] id_13, id_14;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_2,
      id_7,
      id_9,
      id_6,
      id_10,
      id_10,
      id_7,
      id_1,
      id_10,
      id_5,
      id_7,
      id_4,
      id_6,
      id_6,
      id_7,
      id_6,
      id_3,
      id_10,
      id_5,
      id_0,
      id_10,
      id_9,
      id_2,
      id_10
  );
endmodule
