;redcode
;assert 1
	SPL 0, <332
	CMP -279, <-127
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 62
	MOV -7, <-20
	SPL 0, <332
	SUB 2, @-1
	MOV @121, 103
	SUB @127, @-6
	SUB @-711, @2
	ADD <-30, 9
	SUB @-129, @100
	SPL 0, <332
	JMZ -279, @-127
	SPL 0, <332
	SUB @711, @2
	SUB @127, @-6
	SUB @127, @-6
	ADD 747, <-20
	ADD <330, 9
	ADD 747, <-20
	ADD <-30, 9
	SUB @127, @-2
	SPL 0, <-832
	SUB @127, @-2
	SUB @127, @-2
	SUB 27, 12
	SUB 27, 12
	ADD <-30, 9
	DAT #-129, <100
	MOV -1, <-20
	CMP 500, @-100
	DJN -1, @-20
	MOV 712, <0
	ADD 270, 60
	DJN -1, @-20
	SUB 12, @10
	ADD <-30, 9
	DJN -1, @-20
	JMN @12, #200
	MOV -1, <-20
	SLT 27, 12
	SLT <300, 90
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV 717, <-20
