

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'
================================================================
* Date:           Wed Dec 27 21:19:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 3.234 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_35_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 2 'read' 'kernel_window_35_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_34_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 3 'read' 'kernel_window_34_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_33_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 4 'read' 'kernel_window_33_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_32_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 5 'read' 'kernel_window_32_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_31_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 6 'read' 'kernel_window_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_30_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 7 'read' 'kernel_window_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_29_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 8 'read' 'kernel_window_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_28_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 9 'read' 'kernel_window_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_23_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 10 'read' 'kernel_window_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_22_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 11 'read' 'kernel_window_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_21_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 12 'read' 'kernel_window_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_20_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 13 'read' 'kernel_window_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_19_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 14 'read' 'kernel_window_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_18_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 15 'read' 'kernel_window_18_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_17_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 16 'read' 'kernel_window_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 17 'read' 'kernel_window_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_window_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_10_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 18 'read' 'kernel_window_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 19 'read' 'kernel_window_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 20 'read' 'kernel_window_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_window_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 21 'read' 'kernel_window_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 22 'read' 'kernel_window_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 23 'read' 'in_elem_data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 24 'read' 'in_elem_data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 25 'read' 'in_elem_data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 26 'read' 'in_elem_data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:226]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_0, i64 0, i64 5), i16 %in_elem_data_0_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 28 'memshiftread' 'DataOut_V_8' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%DataOut_V_9 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_0, i64 0, i64 5), i16 %DataOut_V_8, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 29 'memshiftread' 'DataOut_V_9' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%DataOut_V_10 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_1, i64 0, i64 5), i16 %in_elem_data_1_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 30 'memshiftread' 'DataOut_V_10' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%DataOut_V_11 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_1, i64 0, i64 5), i16 %DataOut_V_10, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 31 'memshiftread' 'DataOut_V_11' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%DataOut_V_12 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_2, i64 0, i64 5), i16 %in_elem_data_2_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 32 'memshiftread' 'DataOut_V_12' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%DataOut_V_13 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_2, i64 0, i64 5), i16 %DataOut_V_12, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 33 'memshiftread' 'DataOut_V_13' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%DataOut_V_14 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_3, i64 0, i64 5), i16 %in_elem_data_3_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 34 'memshiftread' 'DataOut_V_14' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_3, i64 0, i64 5), i16 %DataOut_V_14, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 35 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 6> <ShiftMem>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%newret = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_4_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 36 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret, i16 %kernel_window_6_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 37 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret1, i16 %kernel_window_7_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 38 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret2, i16 %kernel_window_17_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 39 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret3, i16 %kernel_window_18_V_read_1, 4" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 40 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret4, i16 %kernel_window_19_V_read_1, 5" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 41 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret5, i16 %kernel_window_28_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 42 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret6, i16 %kernel_window_29_V_read_1, 7" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 43 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret7, i16 %kernel_window_30_V_read_1, 8" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 44 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret8, i16 %kernel_window_31_V_read_1, 9" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 45 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret9, i16 %kernel_window_8_V_read_1, 10" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 46 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret10, i16 %kernel_window_10_V_read_1, 11" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 47 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret11, i16 %kernel_window_11_V_read_1, 12" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 48 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret12, i16 %DataOut_V_9, 13" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 49 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%newret14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret13, i16 %DataOut_V_11, 14" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 50 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%newret15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret14, i16 %DataOut_V_13, 15" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 51 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%newret16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret15, i16 %DataOut_V, 16" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 52 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%newret17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret16, i16 %kernel_window_20_V_read_1, 17" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 53 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%newret18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret17, i16 %kernel_window_21_V_read_1, 18" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 54 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%newret19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret18, i16 %kernel_window_22_V_read_1, 19" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 55 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%newret20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret19, i16 %kernel_window_23_V_read_1, 20" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 56 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%newret21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret20, i16 %DataOut_V_8, 21" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 57 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%newret22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret21, i16 %DataOut_V_10, 22" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 58 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%newret23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret22, i16 %DataOut_V_12, 23" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 59 'insertvalue' 'newret23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%newret24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret23, i16 %DataOut_V_14, 24" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 60 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%newret25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret24, i16 %kernel_window_32_V_read_1, 25" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 61 'insertvalue' 'newret25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%newret26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret25, i16 %kernel_window_33_V_read_1, 26" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 62 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%newret27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret26, i16 %kernel_window_34_V_read_1, 27" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 63 'insertvalue' 'newret27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%newret28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret27, i16 %kernel_window_35_V_read_1, 28" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 64 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%newret29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret28, i16 %in_elem_data_0_V_read_1, 29" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 65 'insertvalue' 'newret29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%newret30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret29, i16 %in_elem_data_1_V_read_1, 30" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 66 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%newret31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret30, i16 %in_elem_data_2_V_read_1, 31" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 67 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%newret32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret31, i16 %in_elem_data_3_V_read_1, 32" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 68 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %newret32" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_17_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_18_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_19_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_20_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_21_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_22_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_23_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_28_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_29_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_30_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_31_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_32_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_33_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_34_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_35_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_35_V_read_1 (read        ) [ 00]
kernel_window_34_V_read_1 (read        ) [ 00]
kernel_window_33_V_read_1 (read        ) [ 00]
kernel_window_32_V_read_1 (read        ) [ 00]
kernel_window_31_V_read_1 (read        ) [ 00]
kernel_window_30_V_read_1 (read        ) [ 00]
kernel_window_29_V_read_1 (read        ) [ 00]
kernel_window_28_V_read_1 (read        ) [ 00]
kernel_window_23_V_read_1 (read        ) [ 00]
kernel_window_22_V_read_1 (read        ) [ 00]
kernel_window_21_V_read_1 (read        ) [ 00]
kernel_window_20_V_read_1 (read        ) [ 00]
kernel_window_19_V_read_1 (read        ) [ 00]
kernel_window_18_V_read_1 (read        ) [ 00]
kernel_window_17_V_read_1 (read        ) [ 00]
kernel_window_11_V_read_1 (read        ) [ 00]
kernel_window_10_V_read_1 (read        ) [ 00]
kernel_window_8_V_read_1  (read        ) [ 00]
kernel_window_7_V_read_1  (read        ) [ 00]
kernel_window_6_V_read_1  (read        ) [ 00]
kernel_window_4_V_read_1  (read        ) [ 00]
in_elem_data_3_V_read_1   (read        ) [ 00]
in_elem_data_2_V_read_1   (read        ) [ 00]
in_elem_data_1_V_read_1   (read        ) [ 00]
in_elem_data_0_V_read_1   (read        ) [ 00]
specpipeline_ln226        (specpipeline) [ 00]
DataOut_V_8               (memshiftread) [ 00]
DataOut_V_9               (memshiftread) [ 00]
DataOut_V_10              (memshiftread) [ 00]
DataOut_V_11              (memshiftread) [ 00]
DataOut_V_12              (memshiftread) [ 00]
DataOut_V_13              (memshiftread) [ 00]
DataOut_V_14              (memshiftread) [ 00]
DataOut_V                 (memshiftread) [ 00]
newret                    (insertvalue ) [ 00]
newret1                   (insertvalue ) [ 00]
newret2                   (insertvalue ) [ 00]
newret3                   (insertvalue ) [ 00]
newret4                   (insertvalue ) [ 00]
newret5                   (insertvalue ) [ 00]
newret6                   (insertvalue ) [ 00]
newret7                   (insertvalue ) [ 00]
newret8                   (insertvalue ) [ 00]
newret9                   (insertvalue ) [ 00]
newret10                  (insertvalue ) [ 00]
newret11                  (insertvalue ) [ 00]
newret12                  (insertvalue ) [ 00]
newret13                  (insertvalue ) [ 00]
newret14                  (insertvalue ) [ 00]
newret15                  (insertvalue ) [ 00]
newret16                  (insertvalue ) [ 00]
newret17                  (insertvalue ) [ 00]
newret18                  (insertvalue ) [ 00]
newret19                  (insertvalue ) [ 00]
newret20                  (insertvalue ) [ 00]
newret21                  (insertvalue ) [ 00]
newret22                  (insertvalue ) [ 00]
newret23                  (insertvalue ) [ 00]
newret24                  (insertvalue ) [ 00]
newret25                  (insertvalue ) [ 00]
newret26                  (insertvalue ) [ 00]
newret27                  (insertvalue ) [ 00]
newret28                  (insertvalue ) [ 00]
newret29                  (insertvalue ) [ 00]
newret30                  (insertvalue ) [ 00]
newret31                  (insertvalue ) [ 00]
newret32                  (insertvalue ) [ 00]
ret_ln221                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_window_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_window_6_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_window_7_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_window_8_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_window_10_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_window_11_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_window_17_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_17_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_window_18_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_18_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_window_19_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_19_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_window_20_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_20_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_window_21_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_21_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_window_22_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_22_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_window_23_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_23_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_window_28_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_28_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_window_29_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_29_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_window_30_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_30_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_window_31_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_31_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_window_32_V_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_32_V_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_window_33_V_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_33_V_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_window_34_V_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_34_V_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_window_35_V_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_35_V_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_Array_V_1_1_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_V_1_1_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="line_buffer_Array_V_1_0_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="line_buffer_Array_V_1_1_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[6 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="kernel_window_35_V_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_35_V_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_window_34_V_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_34_V_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kernel_window_33_V_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_33_V_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_window_32_V_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_32_V_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel_window_31_V_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_31_V_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_window_30_V_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_30_V_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_window_29_V_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_29_V_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_window_28_V_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_28_V_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="kernel_window_23_V_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_23_V_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_window_22_V_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_22_V_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="kernel_window_21_V_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_21_V_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernel_window_20_V_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_20_V_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kernel_window_19_V_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_19_V_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="kernel_window_18_V_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_18_V_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="kernel_window_17_V_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_17_V_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="kernel_window_11_V_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_11_V_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_window_10_V_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_10_V_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_window_8_V_read_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="kernel_window_7_V_read_1_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="kernel_window_6_V_read_1_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="kernel_window_4_V_read_1_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="in_elem_data_3_V_read_1_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="in_elem_data_2_V_read_1_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="in_elem_data_1_V_read_1_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="in_elem_data_0_V_read_1_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="DataOut_V_8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="16" slack="0"/>
<pin id="254" dir="0" index="3" bw="1" slack="0"/>
<pin id="255" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_8/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="DataOut_V_9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="16" slack="0"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_9/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="DataOut_V_10_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="16" slack="0"/>
<pin id="274" dir="0" index="3" bw="1" slack="0"/>
<pin id="275" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_10/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="DataOut_V_11_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="0" index="2" bw="16" slack="0"/>
<pin id="284" dir="0" index="3" bw="1" slack="0"/>
<pin id="285" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_11/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="DataOut_V_12_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="16" slack="0"/>
<pin id="294" dir="0" index="3" bw="1" slack="0"/>
<pin id="295" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_12/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="DataOut_V_13_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="0" index="3" bw="1" slack="0"/>
<pin id="305" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_13/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="DataOut_V_14_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="0" index="3" bw="1" slack="0"/>
<pin id="315" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_14/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="DataOut_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="0" index="3" bw="1" slack="0"/>
<pin id="325" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="newret_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="528" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="newret1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="528" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="newret2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="528" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="newret3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="528" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="newret4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="528" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="newret5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="528" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="newret6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="528" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="newret7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="528" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="newret8_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="528" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="newret9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="528" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret9/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="newret10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="528" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="newret11_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="528" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret11/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="newret12_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="528" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret12/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="newret13_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="528" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret13/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="newret14_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="528" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret14/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="newret15_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="528" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret15/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="newret16_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="528" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret16/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="newret17_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="528" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret17/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="newret18_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="528" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret18/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="newret19_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="528" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret19/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="newret20_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="528" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret20/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="newret21_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="528" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret21/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="newret22_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="528" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret22/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="newret23_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="528" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret23/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="newret24_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="528" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret24/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="newret25_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="528" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret25/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="newret26_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="528" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret26/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="newret27_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="528" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret27/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="newret28_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="528" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret28/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="newret29_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="528" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret29/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="newret30_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="528" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret30/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="newret31_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="528" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="528" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret31/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="newret32_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="528" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="1" index="2" bw="528" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret32/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="66" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="244" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="250" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="82" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="276"><net_src comp="78" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="86" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="238" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="82" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="88" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="270" pin="4"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="82" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="90" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="232" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="78" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="92" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="290" pin="4"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="82" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="94" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="226" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="96" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="310" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="82" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="98" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="220" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="214" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="208" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="184" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="178" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="172" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="142" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="136" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="130" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="124" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="202" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="196" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="190" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="260" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="280" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="300" pin="4"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="320" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="166" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="160" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="154" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="148" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="250" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="270" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="290" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="310" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="118" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="112" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="106" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="100" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="244" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="238" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="232" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="226" pin="2"/><net_sink comp="522" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_Array_V_1_0_0 | {1 }
	Port: line_buffer_Array_V_1_1_0 | {1 }
	Port: line_buffer_Array_V_1_0_1 | {1 }
	Port: line_buffer_Array_V_1_1_1 | {1 }
	Port: line_buffer_Array_V_1_0_2 | {1 }
	Port: line_buffer_Array_V_1_1_2 | {1 }
	Port: line_buffer_Array_V_1_0_3 | {1 }
	Port: line_buffer_Array_V_1_1_3 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : in_elem_data_0_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : in_elem_data_1_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : in_elem_data_2_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : in_elem_data_3_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_4_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_6_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_8_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_10_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_11_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_17_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_18_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_19_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_20_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_21_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_22_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_23_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_28_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_29_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_30_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_31_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_32_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_33_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_34_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : kernel_window_35_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_0_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_1_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_0_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_1_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_0_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_1_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_0_3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> : line_buffer_Array_V_1_1_3 | {1 }
  - Chain level:
	State 1
		DataOut_V_9 : 1
		DataOut_V_11 : 1
		DataOut_V_13 : 1
		DataOut_V : 1
		newret1 : 1
		newret2 : 2
		newret3 : 3
		newret4 : 4
		newret5 : 5
		newret6 : 6
		newret7 : 7
		newret8 : 8
		newret9 : 9
		newret10 : 10
		newret11 : 11
		newret12 : 12
		newret13 : 13
		newret14 : 14
		newret15 : 15
		newret16 : 16
		newret17 : 17
		newret18 : 18
		newret19 : 19
		newret20 : 20
		newret21 : 21
		newret22 : 22
		newret23 : 23
		newret24 : 24
		newret25 : 25
		newret26 : 26
		newret27 : 27
		newret28 : 28
		newret29 : 29
		newret30 : 30
		newret31 : 31
		newret32 : 32
		ret_ln221 : 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|
| Operation|            Functional Unit            |
|----------|---------------------------------------|
|          | kernel_window_35_V_read_1_read_fu_100 |
|          | kernel_window_34_V_read_1_read_fu_106 |
|          | kernel_window_33_V_read_1_read_fu_112 |
|          | kernel_window_32_V_read_1_read_fu_118 |
|          | kernel_window_31_V_read_1_read_fu_124 |
|          | kernel_window_30_V_read_1_read_fu_130 |
|          | kernel_window_29_V_read_1_read_fu_136 |
|          | kernel_window_28_V_read_1_read_fu_142 |
|          | kernel_window_23_V_read_1_read_fu_148 |
|          | kernel_window_22_V_read_1_read_fu_154 |
|          | kernel_window_21_V_read_1_read_fu_160 |
|          | kernel_window_20_V_read_1_read_fu_166 |
|   read   | kernel_window_19_V_read_1_read_fu_172 |
|          | kernel_window_18_V_read_1_read_fu_178 |
|          | kernel_window_17_V_read_1_read_fu_184 |
|          | kernel_window_11_V_read_1_read_fu_190 |
|          | kernel_window_10_V_read_1_read_fu_196 |
|          |  kernel_window_8_V_read_1_read_fu_202 |
|          |  kernel_window_7_V_read_1_read_fu_208 |
|          |  kernel_window_6_V_read_1_read_fu_214 |
|          |  kernel_window_4_V_read_1_read_fu_220 |
|          |  in_elem_data_3_V_read_1_read_fu_226  |
|          |  in_elem_data_2_V_read_1_read_fu_232  |
|          |  in_elem_data_1_V_read_1_read_fu_238  |
|          |  in_elem_data_0_V_read_1_read_fu_244  |
|----------|---------------------------------------|
|          |           DataOut_V_8_fu_250          |
|          |           DataOut_V_9_fu_260          |
|          |          DataOut_V_10_fu_270          |
|memshiftread|          DataOut_V_11_fu_280          |
|          |          DataOut_V_12_fu_290          |
|          |          DataOut_V_13_fu_300          |
|          |          DataOut_V_14_fu_310          |
|          |            DataOut_V_fu_320           |
|----------|---------------------------------------|
|          |             newret_fu_330             |
|          |             newret1_fu_336            |
|          |             newret2_fu_342            |
|          |             newret3_fu_348            |
|          |             newret4_fu_354            |
|          |             newret5_fu_360            |
|          |             newret6_fu_366            |
|          |             newret7_fu_372            |
|          |             newret8_fu_378            |
|          |             newret9_fu_384            |
|          |            newret10_fu_390            |
|          |            newret11_fu_396            |
|          |            newret12_fu_402            |
|          |            newret13_fu_408            |
|          |            newret14_fu_414            |
|          |            newret15_fu_420            |
|insertvalue|            newret16_fu_426            |
|          |            newret17_fu_432            |
|          |            newret18_fu_438            |
|          |            newret19_fu_444            |
|          |            newret20_fu_450            |
|          |            newret21_fu_456            |
|          |            newret22_fu_462            |
|          |            newret23_fu_468            |
|          |            newret24_fu_474            |
|          |            newret25_fu_480            |
|          |            newret26_fu_486            |
|          |            newret27_fu_492            |
|          |            newret28_fu_498            |
|          |            newret29_fu_504            |
|          |            newret30_fu_510            |
|          |            newret31_fu_516            |
|          |            newret32_fu_522            |
|----------|---------------------------------------|
|   Total  |                                       |
|----------|---------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
