.TH "RCCEx_Peripheral_Configuration" 3 "Thu Oct 29 2020" "lcd_display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCCEx_Peripheral_Configuration \- Macros to configure clock source of different peripherals\&.  

.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB__HAL_RCC_ADC_CONFIG\fP(__ADCCLKSOURCE__)   \fBMODIFY_REG\fP(\fBRCC\fP\->CFGR, \fBRCC_CFGR_ADCPRE\fP, (uint32_t)(__ADCCLKSOURCE__))"
.br
.RI "Macro to configure the ADCx clock (x=1 to 3 depending on devices)\&. "
.ti -1c
.RI "#define \fB__HAL_RCC_GET_ADC_SOURCE\fP()   ((uint32_t)(\fBREAD_BIT\fP(\fBRCC\fP\->CFGR, \fBRCC_CFGR_ADCPRE\fP)))"
.br
.RI "Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices)\&. "
.in -1c
.SH "Detailed Description"
.PP 
Macros to configure clock source of different peripherals\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__)   \fBMODIFY_REG\fP(\fBRCC\fP\->CFGR, \fBRCC_CFGR_ADCPRE\fP, (uint32_t)(__ADCCLKSOURCE__))"

.PP
Macro to configure the ADCx clock (x=1 to 3 depending on devices)\&. 
.PP
\fBParameters\fP
.RS 4
\fI<strong>ADCCLKSOURCE</strong>\fP specifies the ADC clock source\&. This parameter can be one of the following values: 
.PD 0

.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV2\fP PCLK2 clock divided by 2 selected as ADC clock 
.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV4\fP PCLK2 clock divided by 4 selected as ADC clock 
.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV6\fP PCLK2 clock divided by 6 selected as ADC clock 
.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV8\fP PCLK2 clock divided by 8 selected as ADC clock 
.PP
.RE
.PP

.SS "#define __HAL_RCC_GET_ADC_SOURCE()   ((uint32_t)(\fBREAD_BIT\fP(\fBRCC\fP\->CFGR, \fBRCC_CFGR_ADCPRE\fP)))"

.PP
Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices)\&. 
.PP
\fBReturn values\fP
.RS 4
\fIThe\fP clock source can be one of the following values: 
.PD 0

.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV2\fP PCLK2 clock divided by 2 selected as ADC clock 
.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV4\fP PCLK2 clock divided by 4 selected as ADC clock 
.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV6\fP PCLK2 clock divided by 6 selected as ADC clock 
.IP "\(bu" 2
\fBRCC_ADCPCLK2_DIV8\fP PCLK2 clock divided by 8 selected as ADC clock 
.PP
.RE
.PP

.SH "Author"
.PP 
Generated automatically by Doxygen for lcd_display from the source code\&.
