{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638327889271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638327889271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 12:04:49 2021 " "Processing started: Wed Dec 01 12:04:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638327889271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638327889271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638327889271 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638327889428 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(48) " "Verilog HDL information at lcd.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1638327889447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 3 3 " "Found 3 design units, including 3 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638327889448 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_test " "Found entity 2: lcd_test" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638327889448 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd_controller " "Found entity 3: lcd_controller" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638327889448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638327889448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd " "Elaborating entity \"lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638327889463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_test lcd_test:u1 " "Elaborating entity \"lcd_test\" for hierarchy \"lcd_test:u1\"" {  } { { "lcd.v" "u1" { Text "D:/altera/addablelcd/lcd.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638327889468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(52) " "Verilog HDL assignment warning at lcd.v(52): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889468 "|lcd|lcd_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(53) " "Verilog HDL assignment warning at lcd.v(53): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889468 "|lcd|lcd_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(61) " "Verilog HDL assignment warning at lcd.v(61): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889469 "|lcd|lcd_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd.v(62) " "Verilog HDL assignment warning at lcd.v(62): truncated value with size 32 to match size of target (18)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889469 "|lcd|lcd_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd.v(63) " "Verilog HDL assignment warning at lcd.v(63): truncated value with size 32 to match size of target (18)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889469 "|lcd|lcd_test:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd.v(66) " "Verilog HDL assignment warning at lcd.v(66): truncated value with size 32 to match size of target (18)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889469 "|lcd|lcd_test:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_index lcd.v(48) " "Verilog HDL Always Construct warning at lcd.v(48): inferring latch(es) for variable \"next_index\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1638327889469 "|lcd|lcd_test:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_index\[0\] lcd.v(56) " "Inferred latch for \"next_index\[0\]\" at lcd.v(56)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638327889472 "|lcd|lcd_test:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_index\[1\] lcd.v(56) " "Inferred latch for \"next_index\[1\]\" at lcd.v(56)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638327889472 "|lcd|lcd_test:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_index\[2\] lcd.v(56) " "Inferred latch for \"next_index\[2\]\" at lcd.v(56)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638327889472 "|lcd|lcd_test:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_index\[3\] lcd.v(56) " "Inferred latch for \"next_index\[3\]\" at lcd.v(56)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638327889472 "|lcd|lcd_test:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_index\[4\] lcd.v(56) " "Inferred latch for \"next_index\[4\]\" at lcd.v(56)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638327889472 "|lcd|lcd_test:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_index\[5\] lcd.v(56) " "Inferred latch for \"next_index\[5\]\" at lcd.v(56)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1638327889472 "|lcd|lcd_test:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:u2 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:u2\"" {  } { { "lcd.v" "u2" { Text "D:/altera/addablelcd/lcd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638327889479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd.v(141) " "Verilog HDL assignment warning at lcd.v(141): truncated value with size 32 to match size of target (4)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889480 "|lcd|lcd_controller:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd.v(143) " "Verilog HDL assignment warning at lcd.v(143): truncated value with size 32 to match size of target (4)" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1638327889480 "|lcd|lcd_controller:u2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638327889795 "|lcd|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638327889795 "|lcd|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638327889795 "|lcd|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638327889795 "|lcd|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1638327889795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1638327889866 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1638327890059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/addablelcd/output_files/lcd.map.smsg " "Generated suppressed messages file D:/altera/addablelcd/output_files/lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1638327890077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638327890160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638327890160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638327890180 "|lcd|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638327890180 "|lcd|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lcd.v" "" { Text "D:/altera/addablelcd/lcd.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638327890180 "|lcd|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1638327890180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638327890180 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638327890180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638327890180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638327890180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638327890190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 12:04:50 2021 " "Processing ended: Wed Dec 01 12:04:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638327890190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638327890190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638327890190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638327890190 ""}
