\hypertarget{group__uart__registers}{}\doxysection{UART Registers}
\label{group__uart__registers}\index{UART Registers@{UART Registers}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__uart__registers_ga38f9de19e0022108a0536f7b88267d5e}{USART1\+\_\+\+REG}}~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_gab4fe2cb41dcc9d652b033f2e0a89d44b}{USART1\+\_\+\+BASE\+\_\+\+ADDRESS}})
\item 
\#define \mbox{\hyperlink{group__uart__registers_ga1a4ecad9a4dcd0594be0f53e2017dc66}{USART2\+\_\+\+REG}}~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_ga4845766e4b9aa8b3c91bbf4a71652106}{USART2\+\_\+\+BASE\+\_\+\+ADDRESS}})
\item 
\#define \mbox{\hyperlink{group__uart__registers_gac07061e10fa07006ad02f7810500ff91}{USART6\+\_\+\+REG}}~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_ga9df7340f186b0dea97f421c10936f608}{USART6\+\_\+\+BASE\+\_\+\+ADDRESS}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__uart__registers_ga38f9de19e0022108a0536f7b88267d5e}\label{group__uart__registers_ga38f9de19e0022108a0536f7b88267d5e}} 
\index{UART Registers@{UART Registers}!USART1\_REG@{USART1\_REG}}
\index{USART1\_REG@{USART1\_REG}!UART Registers@{UART Registers}}
\doxysubsubsection{\texorpdfstring{USART1\_REG}{USART1\_REG}}
{\footnotesize\ttfamily \#define USART1\+\_\+\+REG~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_gab4fe2cb41dcc9d652b033f2e0a89d44b}{USART1\+\_\+\+BASE\+\_\+\+ADDRESS}})}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

USART1 registers map 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00051}{51}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__uart__registers_ga1a4ecad9a4dcd0594be0f53e2017dc66}\label{group__uart__registers_ga1a4ecad9a4dcd0594be0f53e2017dc66}} 
\index{UART Registers@{UART Registers}!USART2\_REG@{USART2\_REG}}
\index{USART2\_REG@{USART2\_REG}!UART Registers@{UART Registers}}
\doxysubsubsection{\texorpdfstring{USART2\_REG}{USART2\_REG}}
{\footnotesize\ttfamily \#define USART2\+\_\+\+REG~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_ga4845766e4b9aa8b3c91bbf4a71652106}{USART2\+\_\+\+BASE\+\_\+\+ADDRESS}})}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

USART2 registers map 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00057}{57}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__uart__registers_gac07061e10fa07006ad02f7810500ff91}\label{group__uart__registers_gac07061e10fa07006ad02f7810500ff91}} 
\index{UART Registers@{UART Registers}!USART6\_REG@{USART6\_REG}}
\index{USART6\_REG@{USART6\_REG}!UART Registers@{UART Registers}}
\doxysubsubsection{\texorpdfstring{USART6\_REG}{USART6\_REG}}
{\footnotesize\ttfamily \#define USART6\+\_\+\+REG~((\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} $\ast$)\mbox{\hyperlink{group__uart__addresses_ga9df7340f186b0dea97f421c10936f608}{USART6\+\_\+\+BASE\+\_\+\+ADDRESS}})}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

USART6 registers map 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00063}{63}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

