INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/adder_toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/negedge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negedge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ADDER4
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Vivado/project_1/project_1.srcs/sources_1/imports/design_source/sync_debounce.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
