// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="maxpool_CIF_0_3_maxpool_CIF_0_3,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.592000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2428,HLS_SYN_LUT=6817,HLS_VERSION=2023_2}" *)

module maxpool_CIF_0_3 (
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY
);

parameter    ap_ST_fsm_state1 = 84'd1;
parameter    ap_ST_fsm_state2 = 84'd2;
parameter    ap_ST_fsm_state3 = 84'd4;
parameter    ap_ST_fsm_state4 = 84'd8;
parameter    ap_ST_fsm_state5 = 84'd16;
parameter    ap_ST_fsm_state6 = 84'd32;
parameter    ap_ST_fsm_state7 = 84'd64;
parameter    ap_ST_fsm_state8 = 84'd128;
parameter    ap_ST_fsm_state9 = 84'd256;
parameter    ap_ST_fsm_state10 = 84'd512;
parameter    ap_ST_fsm_state11 = 84'd1024;
parameter    ap_ST_fsm_state12 = 84'd2048;
parameter    ap_ST_fsm_state13 = 84'd4096;
parameter    ap_ST_fsm_state14 = 84'd8192;
parameter    ap_ST_fsm_state15 = 84'd16384;
parameter    ap_ST_fsm_state16 = 84'd32768;
parameter    ap_ST_fsm_state17 = 84'd65536;
parameter    ap_ST_fsm_state18 = 84'd131072;
parameter    ap_ST_fsm_state19 = 84'd262144;
parameter    ap_ST_fsm_state20 = 84'd524288;
parameter    ap_ST_fsm_state21 = 84'd1048576;
parameter    ap_ST_fsm_state22 = 84'd2097152;
parameter    ap_ST_fsm_state23 = 84'd4194304;
parameter    ap_ST_fsm_state24 = 84'd8388608;
parameter    ap_ST_fsm_state25 = 84'd16777216;
parameter    ap_ST_fsm_state26 = 84'd33554432;
parameter    ap_ST_fsm_state27 = 84'd67108864;
parameter    ap_ST_fsm_state28 = 84'd134217728;
parameter    ap_ST_fsm_state29 = 84'd268435456;
parameter    ap_ST_fsm_state30 = 84'd536870912;
parameter    ap_ST_fsm_state31 = 84'd1073741824;
parameter    ap_ST_fsm_state32 = 84'd2147483648;
parameter    ap_ST_fsm_state33 = 84'd4294967296;
parameter    ap_ST_fsm_state34 = 84'd8589934592;
parameter    ap_ST_fsm_state35 = 84'd17179869184;
parameter    ap_ST_fsm_state36 = 84'd34359738368;
parameter    ap_ST_fsm_state37 = 84'd68719476736;
parameter    ap_ST_fsm_state38 = 84'd137438953472;
parameter    ap_ST_fsm_state39 = 84'd274877906944;
parameter    ap_ST_fsm_state40 = 84'd549755813888;
parameter    ap_ST_fsm_state41 = 84'd1099511627776;
parameter    ap_ST_fsm_state42 = 84'd2199023255552;
parameter    ap_ST_fsm_state43 = 84'd4398046511104;
parameter    ap_ST_fsm_state44 = 84'd8796093022208;
parameter    ap_ST_fsm_state45 = 84'd17592186044416;
parameter    ap_ST_fsm_state46 = 84'd35184372088832;
parameter    ap_ST_fsm_state47 = 84'd70368744177664;
parameter    ap_ST_fsm_state48 = 84'd140737488355328;
parameter    ap_ST_fsm_state49 = 84'd281474976710656;
parameter    ap_ST_fsm_state50 = 84'd562949953421312;
parameter    ap_ST_fsm_state51 = 84'd1125899906842624;
parameter    ap_ST_fsm_state52 = 84'd2251799813685248;
parameter    ap_ST_fsm_state53 = 84'd4503599627370496;
parameter    ap_ST_fsm_state54 = 84'd9007199254740992;
parameter    ap_ST_fsm_state55 = 84'd18014398509481984;
parameter    ap_ST_fsm_state56 = 84'd36028797018963968;
parameter    ap_ST_fsm_state57 = 84'd72057594037927936;
parameter    ap_ST_fsm_state58 = 84'd144115188075855872;
parameter    ap_ST_fsm_state59 = 84'd288230376151711744;
parameter    ap_ST_fsm_state60 = 84'd576460752303423488;
parameter    ap_ST_fsm_state61 = 84'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 84'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 84'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 84'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 84'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 84'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 84'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 84'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 84'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 84'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 84'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 84'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 84'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 84'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 84'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 84'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 84'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 84'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 84'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 84'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 84'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 84'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 84'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 84'd9671406556917033397649408;

input   ap_clk;
input   ap_rst_n;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [63:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;

 reg    ap_rst_n_inv;
reg   [31:0] IFMCH_curr;
reg   [31:0] IFMDim_curr;
reg    in_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [83:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state9;
reg    ap_block_state1;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state4;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state8;
wire   [31:0] valIn_data_fu_874_p1;
reg   [31:0] valIn_data_reg_1137;
wire   [31:0] valIn_data_1_fu_878_p1;
reg   [31:0] valIn_data_1_reg_1143;
wire  signed [31:0] valIn_data_2_fu_882_p1;
reg  signed [31:0] valIn_data_2_reg_1149;
wire  signed [31:0] valIn_data_3_fu_886_p1;
reg  signed [31:0] valIn_data_3_reg_1155;
wire  signed [31:0] valIn_data_4_fu_890_p1;
reg  signed [31:0] valIn_data_4_reg_1160;
wire   [31:0] valIn_data_5_fu_894_p1;
reg   [31:0] valIn_data_5_reg_1166;
wire   [0:0] icmp_ln153_fu_913_p2;
reg   [0:0] icmp_ln153_reg_1174;
wire  signed [31:0] KER_size_0_fu_918_p2;
reg  signed [31:0] KER_size_0_reg_1178;
wire    ap_CS_fsm_state72;
wire   [30:0] pool_out_bound_fu_926_p4;
reg   [30:0] pool_out_bound_reg_1204;
wire   [62:0] zext_ln154_1_fu_940_p1;
wire  signed [31:0] KER_size_1_fu_970_p2;
reg  signed [31:0] KER_size_1_reg_1231;
wire    ap_CS_fsm_state73;
wire   [31:0] KER_bound_fu_974_p2;
reg   [31:0] KER_bound_reg_1236;
wire    ap_CS_fsm_state74;
wire   [31:0] sub_fu_981_p2;
reg   [31:0] sub_reg_1241;
wire    ap_CS_fsm_state77;
wire   [31:0] sub131_fu_986_p2;
reg   [31:0] sub131_reg_1247;
wire   [31:0] sub137_fu_992_p2;
reg   [31:0] sub137_reg_1253;
wire   [32:0] tmp_3_fu_997_p3;
reg   [32:0] tmp_3_reg_1258;
wire   [31:0] tmp_5_fu_1004_p3;
reg   [31:0] tmp_5_reg_1263;
wire   [62:0] grp_fu_861_p2;
reg   [62:0] mul_ln154_reg_1268;
wire   [62:0] grp_fu_865_p2;
reg   [62:0] mul_ln154_1_reg_1273;
wire   [62:0] add_ln155_fu_1019_p2;
reg   [62:0] add_ln155_reg_1281;
wire    ap_CS_fsm_state78;
wire   [30:0] select_ln155_fu_1036_p3;
reg   [30:0] select_ln155_reg_1286;
wire   [0:0] select_ln155_1_fu_1060_p3;
reg   [0:0] select_ln155_1_reg_1291;
wire   [31:0] select_ln155_2_fu_1068_p3;
reg   [31:0] select_ln155_2_reg_1296;
wire   [31:0] zext_ln156_fu_1076_p1;
reg   [31:0] zext_ln156_reg_1301;
wire   [31:0] add_ln157_fu_1085_p2;
reg   [31:0] add_ln157_reg_1309;
wire    ap_CS_fsm_state79;
wire   [1:0] trunc_ln158_fu_1104_p1;
reg   [1:0] trunc_ln158_reg_1314;
wire   [30:0] add_ln158_fu_1108_p2;
reg   [30:0] add_ln158_reg_1319;
wire   [0:0] cmp132_not_fu_1114_p2;
reg   [0:0] cmp132_not_reg_1324;
reg   [5:0] buf_address0;
reg    buf_ce0;
wire   [31:0] buf_q0;
reg   [5:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [31:0] buf_d1;
reg   [5:0] buf_1_address0;
reg    buf_1_ce0;
wire   [31:0] buf_1_q0;
reg   [5:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [31:0] buf_1_d1;
reg   [5:0] buf_2_address0;
reg    buf_2_ce0;
wire   [31:0] buf_2_q0;
reg   [5:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [31:0] buf_2_d1;
reg   [5:0] buf_3_address0;
reg    buf_3_ce0;
wire   [31:0] buf_3_q0;
reg   [5:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [31:0] buf_3_d1;
reg    acc_ce0;
wire   [31:0] acc_q0;
reg   [5:0] acc_address1;
reg    acc_ce1;
reg    acc_we1;
reg   [31:0] acc_d1;
wire   [31:0] acc_q1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_done;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_idle;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_d1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_done;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_idle;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_ready;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TREADY;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_in_r_TREADY;
wire   [63:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TDATA;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TVALID;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_done;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_idle;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_ready;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_in_r_TREADY;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_done;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_idle;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_ready;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TREADY;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_d1;
wire   [63:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TVALID;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_done;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_idle;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_address0;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_ce0;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_d1;
wire   [5:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_address1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
wire    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_we1;
wire   [31:0] grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_d1;
reg   [31:0] indvar_flatten6_reg_786;
wire   [0:0] icmp_ln155_fu_1014_p2;
wire    ap_CS_fsm_state82;
reg   [30:0] xp_reg_797;
reg    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
reg    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg;
wire   [0:0] icmp_ln157_fu_1080_p2;
wire    ap_CS_fsm_state80;
reg    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg;
wire    ap_CS_fsm_state83;
reg    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state71;
wire   [0:0] icmp_ln125_fu_898_p2;
reg   [30:0] yp_fu_238;
wire   [30:0] yp_1_fu_1119_p2;
reg   [31:0] num_img_fu_242;
reg   [62:0] indvar_flatten20_fu_246;
wire   [30:0] grp_fu_861_p0;
wire   [31:0] grp_fu_861_p1;
wire   [31:0] grp_fu_865_p0;
wire   [30:0] grp_fu_865_p1;
wire   [31:0] zext_ln154_fu_978_p1;
wire   [0:0] icmp_ln156_fu_1031_p2;
wire   [31:0] add_ln155_1_fu_1044_p2;
wire   [0:0] cmp130_not_mid1_fu_1050_p2;
wire   [0:0] cmp130_not29_fu_1055_p2;
wire   [0:0] icmp_ln158_fu_1091_p2;
wire   [30:0] select_ln157_fu_1096_p3;
reg   [83:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
reg    ap_ST_fsm_state84_blk;
wire    regslice_both_out_r_U_apdone_blk;
wire    ap_CS_fsm_state84;
wire    regslice_both_in_r_U_apdone_blk;
wire   [63:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_r_U_ack_in;
reg   [63:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_U_vld_out;
wire   [62:0] grp_fu_861_p10;
wire   [62:0] grp_fu_865_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 IFMCH_curr = 32'd0;
#0 IFMDim_curr = 32'd0;
#0 ap_CS_fsm = 84'd1;
#0 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg = 1'b0;
#0 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg = 1'b0;
#0 yp_fu_238 = 31'd0;
#0 num_img_fu_242 = 32'd0;
#0 indvar_flatten20_fu_246 = 63'd0;
end

maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

maxpool_CIF_0_3_acc_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
acc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0),
    .ce0(acc_ce0),
    .q0(acc_q0),
    .address1(acc_address1),
    .ce1(acc_ce1),
    .we1(acc_we1),
    .d1(acc_d1),
    .q1(acc_q1)
);

maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start),
    .ap_done(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_done),
    .ap_idle(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready),
    .buf_3_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_address1),
    .buf_3_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_ce1),
    .buf_3_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
    .buf_3_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_d1),
    .buf_2_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_address1),
    .buf_2_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_ce1),
    .buf_2_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_we1),
    .buf_2_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_d1),
    .buf_1_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_address1),
    .buf_1_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_ce1),
    .buf_1_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_we1),
    .buf_1_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_d1),
    .buf_r_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_address1),
    .buf_r_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_ce1),
    .buf_r_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_we1),
    .buf_r_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_d1)
);

maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start),
    .ap_done(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_done),
    .ap_idle(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_ready),
    .in_r_TVALID(in_r_TVALID_int_regslice),
    .out_r_TREADY(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TREADY),
    .KER_bound(KER_bound_reg_1236),
    .in_r_TDATA(in_r_TDATA_int_regslice),
    .in_r_TREADY(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_in_r_TREADY),
    .out_r_TDATA(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TDATA),
    .out_r_TVALID(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TVALID)
);

maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start),
    .ap_done(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_done),
    .ap_idle(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_ready),
    .in_r_TVALID(in_r_TVALID_int_regslice),
    .IFMCH_curr_load(IFMCH_curr),
    .zext_ln154(tmp_3_reg_1258),
    .in_r_TDATA(in_r_TDATA_int_regslice),
    .in_r_TREADY(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_in_r_TREADY),
    .acc_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0),
    .acc_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_ce0),
    .acc_q0(acc_q0),
    .acc_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1),
    .acc_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_ce1),
    .acc_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_we1),
    .acc_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1)
);

maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start),
    .ap_done(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_done),
    .ap_idle(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_ready),
    .out_r_TREADY(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TREADY),
    .IFMCH_curr_load(IFMCH_curr),
    .mul_ln154(mul_ln154_reg_1268),
    .acc_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_address1),
    .acc_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_ce1),
    .acc_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
    .acc_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_d1),
    .sub131(sub131_reg_1247),
    .cmp132_not(cmp132_not_reg_1324),
    .select_ln155_1(select_ln155_1_reg_1291),
    .buf_3_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address0),
    .buf_3_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address1),
    .buf_3_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
    .buf_3_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_we1),
    .buf_3_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_d1),
    .buf_2_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_address0),
    .buf_2_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_address1),
    .buf_2_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_ce1),
    .buf_2_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_we1),
    .buf_2_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_d1),
    .buf_1_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_address0),
    .buf_1_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_address1),
    .buf_1_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_ce1),
    .buf_1_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_we1),
    .buf_1_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_d1),
    .buf_r_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_address0),
    .buf_r_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_address1),
    .buf_r_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_ce1),
    .buf_r_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_we1),
    .buf_r_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_d1),
    .sub137(sub137_reg_1253),
    .out_r_TDATA(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA),
    .out_r_TVALID(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TVALID)
);

maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start),
    .ap_done(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_done),
    .ap_idle(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_idle),
    .ap_ready(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready),
    .buf_3_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0),
    .buf_3_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1),
    .buf_3_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1),
    .buf_3_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_we1),
    .buf_3_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1),
    .buf_2_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_address0),
    .buf_2_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_address1),
    .buf_2_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_ce1),
    .buf_2_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_we1),
    .buf_2_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_d1),
    .buf_1_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_address0),
    .buf_1_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_address1),
    .buf_1_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_ce1),
    .buf_1_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_we1),
    .buf_1_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_d1),
    .buf_r_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_address0),
    .buf_r_ce0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_address1),
    .buf_r_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_ce1),
    .buf_r_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_we1),
    .buf_r_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_d1),
    .empty(trunc_ln158_reg_1314),
    .acc_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_address1),
    .acc_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
    .acc_we1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_we1),
    .acc_d1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_d1),
    .acc_q1(acc_q1)
);

maxpool_CIF_0_3_mul_31ns_32ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_31ns_32ns_63_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_861_p0),
    .din1(grp_fu_861_p1),
    .ce(1'b1),
    .dout(grp_fu_861_p2)
);

maxpool_CIF_0_3_mul_32ns_31ns_63_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 63 ))
mul_32ns_31ns_63_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_865_p0),
    .din1(grp_fu_865_p1),
    .ce(1'b1),
    .dout(grp_fu_865_p2)
);

maxpool_CIF_0_3_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U35(
    .din0(valIn_data_4_reg_1160),
    .din1(valIn_data_2_reg_1149),
    .dout(KER_size_0_fu_918_p2)
);

maxpool_CIF_0_3_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U36(
    .din0(KER_size_0_reg_1178),
    .din1(valIn_data_2_reg_1149),
    .dout(KER_size_1_fu_970_p2)
);

maxpool_CIF_0_3_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U37(
    .din0(KER_size_1_reg_1231),
    .din1(valIn_data_3_reg_1155),
    .dout(KER_bound_fu_974_p2)
);

maxpool_CIF_0_3_regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_U_apdone_blk)
);

maxpool_CIF_0_3_regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1))) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln157_fu_1080_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state81)) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln157_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state75)) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_ready == 1'b1)) begin
            grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_reg_1174 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
        indvar_flatten20_fu_246 <= 63'd0;
    end else if (((icmp_ln157_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        indvar_flatten20_fu_246 <= add_ln155_reg_1281;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        indvar_flatten6_reg_786 <= add_ln157_reg_1309;
    end else if (((icmp_ln155_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        indvar_flatten6_reg_786 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_reg_1174 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
        num_img_fu_242 <= 32'd0;
    end else if (((icmp_ln157_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        num_img_fu_242 <= select_ln155_2_reg_1296;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        xp_reg_797 <= add_ln158_reg_1319;
    end else if (((icmp_ln155_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        xp_reg_797 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_reg_1174 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
        yp_fu_238 <= 31'd0;
    end else if (((icmp_ln157_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        yp_fu_238 <= yp_1_fu_1119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1) & (icmp_ln125_fu_898_p2 == 1'd1))) begin
        IFMCH_curr <= valIn_data_4_reg_1160;
        IFMDim_curr <= valIn_data_5_reg_1166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        KER_bound_reg_1236 <= KER_bound_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        KER_size_0_reg_1178 <= KER_size_0_fu_918_p2;
        pool_out_bound_reg_1204 <= {{IFMDim_curr[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        KER_size_1_reg_1231 <= KER_size_1_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        add_ln155_reg_1281 <= add_ln155_fu_1019_p2;
        select_ln155_1_reg_1291 <= select_ln155_1_fu_1060_p3;
        select_ln155_2_reg_1296 <= select_ln155_2_fu_1068_p3;
        select_ln155_reg_1286 <= select_ln155_fu_1036_p3;
        zext_ln156_reg_1301[30 : 0] <= zext_ln156_fu_1076_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        add_ln157_reg_1309 <= add_ln157_fu_1085_p2;
        add_ln158_reg_1319 <= add_ln158_fu_1108_p2;
        cmp132_not_reg_1324 <= cmp132_not_fu_1114_p2;
        trunc_ln158_reg_1314 <= trunc_ln158_fu_1104_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln153_reg_1174 <= icmp_ln153_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        mul_ln154_1_reg_1273 <= grp_fu_865_p2;
        mul_ln154_reg_1268 <= grp_fu_861_p2;
        sub131_reg_1247 <= sub131_fu_986_p2;
        sub137_reg_1253 <= sub137_fu_992_p2;
        sub_reg_1241 <= sub_fu_981_p2;
        tmp_3_reg_1258[32 : 1] <= tmp_3_fu_997_p3[32 : 1];
        tmp_5_reg_1263[31 : 1] <= tmp_5_fu_1004_p3[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        valIn_data_1_reg_1143 <= valIn_data_1_fu_878_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        valIn_data_2_reg_1149 <= valIn_data_2_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        valIn_data_3_reg_1155 <= valIn_data_3_fu_886_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        valIn_data_4_reg_1160 <= valIn_data_4_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        valIn_data_5_reg_1166 <= valIn_data_5_fu_894_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        valIn_data_reg_1137 <= valIn_data_fu_874_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        acc_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        acc_address1 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        acc_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        acc_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        acc_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        acc_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        acc_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        acc_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        acc_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        acc_address1 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        acc_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        acc_address1 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        acc_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        acc_address1 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        acc_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        acc_address1 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        acc_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        acc_address1 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        acc_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        acc_address1 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        acc_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        acc_address1 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        acc_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        acc_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        acc_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        acc_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        acc_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        acc_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        acc_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        acc_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        acc_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        acc_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        acc_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        acc_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        acc_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        acc_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        acc_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        acc_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        acc_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        acc_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        acc_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        acc_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        acc_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        acc_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        acc_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        acc_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        acc_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        acc_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        acc_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        acc_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        acc_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        acc_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        acc_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        acc_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        acc_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        acc_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        acc_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        acc_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        acc_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        acc_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        acc_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        acc_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        acc_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        acc_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        acc_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        acc_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_address1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1;
    end else begin
        acc_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        acc_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_ce0;
    end else begin
        acc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 
    == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1)) | ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        acc_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        acc_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        acc_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_ce1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_ce1;
    end else begin
        acc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 
    == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state9))) begin
        acc_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        acc_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        acc_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_d1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1;
    end else begin
        acc_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 
    == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1)) | ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        acc_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        acc_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        acc_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        acc_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_we1;
    end else begin
        acc_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state2))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state5))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state6))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_done == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state7))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_done == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_done == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_done == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_r_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state84_blk = 1'b1;
    end else begin
        ap_ST_fsm_state84_blk = 1'b0;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state8))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_1_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_1_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_1_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_1_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_1_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_1_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_1_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_1_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_1_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_1_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_1_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_1_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_2_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_2_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_2_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_2_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_2_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_2_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_2_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_3_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_3_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address0;
    end else begin
        buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_3_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_3_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_3_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_3_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_3_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_3_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_3_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_3_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_3_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_3_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_address0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_address1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_ce0 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_ce1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_d1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        buf_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        buf_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_we1 = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int_regslice;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state8)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state7)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state6)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state5)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_r_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        in_r_TREADY_int_regslice = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_in_r_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        in_r_TREADY_int_regslice = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_in_r_TREADY;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7)) | ((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3)) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2)) | ((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1)))) begin
        out_r_TDATA_int_regslice = in_r_TDATA_int_regslice;
    end else if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        out_r_TDATA_int_regslice = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA;
    end else if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
        out_r_TDATA_int_regslice = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TDATA;
    end else begin
        out_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state8)) & (1'b1 == ap_CS_fsm_state8)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state7)) & (1'b1 == ap_CS_fsm_state7)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state6)) & (1'b1 == ap_CS_fsm_state6)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state5)) & (1'b1 == ap_CS_fsm_state5)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4)) & (1'b1 == ap_CS_fsm_state4)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3)) & (1'b1 == ap_CS_fsm_state3)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2)) | (~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        out_r_TVALID_int_regslice = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        out_r_TVALID_int_regslice = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TVALID;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state5)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state6)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state7)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state8)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            if (((icmp_ln153_reg_1174 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((icmp_ln155_fu_1014_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((icmp_ln157_fu_1080_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            if (((1'b1 == ap_CS_fsm_state84) & (regslice_both_out_r_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln155_1_fu_1044_p2 = (num_img_fu_242 + 32'd1);

assign add_ln155_fu_1019_p2 = (indvar_flatten20_fu_246 + 63'd1);

assign add_ln157_fu_1085_p2 = (indvar_flatten6_reg_786 + 32'd1);

assign add_ln158_fu_1108_p2 = (select_ln157_fu_1096_p3 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((out_r_TREADY_int_regslice == 1'b0) | (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp130_not29_fu_1055_p2 = ((num_img_fu_242 != sub_reg_1241) ? 1'b1 : 1'b0);

assign cmp130_not_mid1_fu_1050_p2 = ((add_ln155_1_fu_1044_p2 != sub_reg_1241) ? 1'b1 : 1'b0);

assign cmp132_not_fu_1114_p2 = ((zext_ln156_reg_1301 != sub131_reg_1247) ? 1'b1 : 1'b0);

assign grp_fu_861_p0 = zext_ln154_1_fu_940_p1;

assign grp_fu_861_p1 = grp_fu_861_p10;

assign grp_fu_861_p10 = IFMCH_curr;

assign grp_fu_865_p0 = grp_fu_865_p00;

assign grp_fu_865_p00 = valIn_data_1_reg_1143;

assign grp_fu_865_p1 = zext_ln154_1_fu_940_p1;

assign grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;

assign grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg;

assign grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;

assign grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg;

assign grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TREADY = (out_r_TREADY_int_regslice & ap_CS_fsm_state83);

assign grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start = grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg;

assign grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TREADY = (out_r_TREADY_int_regslice & ap_CS_fsm_state76);

assign icmp_ln125_fu_898_p2 = ((valIn_data_reg_1137 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_913_p2 = ((valIn_data_reg_1137 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_1014_p2 = ((indvar_flatten20_fu_246 == mul_ln154_1_reg_1273) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_1031_p2 = ((yp_fu_238 == pool_out_bound_reg_1204) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_1080_p2 = ((indvar_flatten6_reg_786 == tmp_5_reg_1263) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_1091_p2 = ((xp_reg_797 == pool_out_bound_reg_1204) ? 1'b1 : 1'b0);

assign in_r_TREADY = regslice_both_in_r_U_ack_in;

assign out_r_TVALID = regslice_both_out_r_U_vld_out;

assign pool_out_bound_fu_926_p4 = {{IFMDim_curr[31:1]}};

assign select_ln155_1_fu_1060_p3 = ((icmp_ln156_fu_1031_p2[0:0] == 1'b1) ? cmp130_not_mid1_fu_1050_p2 : cmp130_not29_fu_1055_p2);

assign select_ln155_2_fu_1068_p3 = ((icmp_ln156_fu_1031_p2[0:0] == 1'b1) ? add_ln155_1_fu_1044_p2 : num_img_fu_242);

assign select_ln155_fu_1036_p3 = ((icmp_ln156_fu_1031_p2[0:0] == 1'b1) ? 31'd0 : yp_fu_238);

assign select_ln157_fu_1096_p3 = ((icmp_ln158_fu_1091_p2[0:0] == 1'b1) ? 31'd0 : xp_reg_797);

assign sub131_fu_986_p2 = ($signed(zext_ln154_fu_978_p1) + $signed(32'd4294967295));

assign sub137_fu_992_p2 = ($signed(IFMCH_curr) + $signed(32'd4294967295));

assign sub_fu_981_p2 = ($signed(valIn_data_1_reg_1143) + $signed(32'd4294967295));

assign tmp_3_fu_997_p3 = {{IFMCH_curr}, {1'd0}};

assign tmp_5_fu_1004_p3 = {{pool_out_bound_reg_1204}, {1'd0}};

assign trunc_ln158_fu_1104_p1 = select_ln157_fu_1096_p3[1:0];

assign valIn_data_1_fu_878_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_2_fu_882_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_3_fu_886_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_4_fu_890_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_5_fu_894_p1 = in_r_TDATA_int_regslice[31:0];

assign valIn_data_fu_874_p1 = in_r_TDATA_int_regslice[31:0];

assign yp_1_fu_1119_p2 = (select_ln155_reg_1286 + 31'd1);

assign zext_ln154_1_fu_940_p1 = pool_out_bound_fu_926_p4;

assign zext_ln154_fu_978_p1 = pool_out_bound_reg_1204;

assign zext_ln156_fu_1076_p1 = select_ln155_fu_1036_p3;

always @ (posedge ap_clk) begin
    tmp_3_reg_1258[0] <= 1'b0;
    tmp_5_reg_1263[0] <= 1'b0;
    zext_ln156_reg_1301[31] <= 1'b0;
end

endmodule //maxpool_CIF_0_3
