
---------- Begin Simulation Statistics ----------
simSeconds                                  21.391636                       # Number of seconds simulated (Second)
simTicks                                 21391635587697                       # Number of ticks simulated (Tick)
finalTick                                21391635587697                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5464.53                       # Real time elapsed on the host (Second)
hostTickRate                               3914632009                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5390312                       # Number of bytes of host memory used (Byte)
simInsts                                   3991633453                       # Number of instructions simulated (Count)
simOps                                     6604664362                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   730462                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1208642                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                      64239145909                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                             0                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                               0                       # Number of time lookup table is full (Count)
system.cpu.evictStores                              0                       # Number of eviction store requests (Count)
system.cpu.redundantStores                          0                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                              0                       # Number of stack demand store (Count)
system.cpu.flushStores                              0                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.mmu.dtb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::cpu.data     2457354911                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        2457354914                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.mmu.dtb.walker            3                       # number of overall hits (Count)
system.cpu.dcache.overallHits::cpu.data    2457354911                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       2457354914                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.mmu.dtb.walker            2                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::cpu.data      3243925                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3243927                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.mmu.dtb.walker            2                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3243925                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3243927                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.mmu.dtb.walker       151182                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::cpu.data 241503784137                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 241503935319                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.mmu.dtb.walker       151182                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 241503784137                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 241503935319                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.mmu.dtb.walker            5                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::cpu.data   2460598836                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    2460598841                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.mmu.dtb.walker            5                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data   2460598836                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   2460598841                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.mmu.dtb.walker     0.400000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::cpu.data     0.001318                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001318                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.mmu.dtb.walker     0.400000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001318                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001318                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.mmu.dtb.walker        75591                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::cpu.data 74448.017182                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 74448.017887                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.mmu.dtb.walker        75591                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 74448.017182                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 74448.017887                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3143055                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3143055                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.mmu.dtb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3243925                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3243927                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.mmu.dtb.walker            2                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3243925                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3243927                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data    101321551                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total    101321551                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.mmu.dtb.walker       149850                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::cpu.data 239343330087                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 239343479937                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.mmu.dtb.walker       149850                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 239343330087                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 239343479937                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data 16327425241656                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total 16327425241656                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.mmu.dtb.walker     0.400000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.mmu.dtb.walker     0.400000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001318                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001318                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker        74925                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73782.017182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73782.017887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker        74925                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73782.017182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73782.017887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 161144.643765                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 161144.643765                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                3143600                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data   2601804258                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total   2601804258                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data        97678                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total        97678                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data   2536750710                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total   2536750710                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 25970.543111                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 25970.543111                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data     56532078                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total     56532078                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data         2118                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total         2118                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data     55121490                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total     55121490                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 26025.254958                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 26025.254958                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data   1405192348                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      1405192348                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        98495                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         98495                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3432831066                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3432831066                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   1405290843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   1405290843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 34852.845992                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 34852.845992                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        98495                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        98495                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data    100881396                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total    100881396                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3367233396                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3367233396                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data 16327425241656                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total 16327425241656                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34186.845992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34186.845992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 161847.732972                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 161847.732972                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.mmu.dtb.walker            3                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::cpu.data   1052162563                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total     1052162566                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.mmu.dtb.walker            2                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      3145430                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      3145432                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.mmu.dtb.walker       151182                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::cpu.data 238070953071                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 238071104253                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.mmu.dtb.walker            5                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data   1055307993                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total   1055307998                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.mmu.dtb.walker     0.400000                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002981                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002981                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker        75591                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 75687.887847                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 75687.887786                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.mmu.dtb.walker            2                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3145430                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3145432                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data       440155                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total       440155                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker       149850                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 235976096691                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 235976246541                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.400000                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002981                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002981                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker        74925                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 75021.887847                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 75021.887786                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.988292                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            230704211                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3241279                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              71.176906                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              449883                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.mmu.dtb.walker     0.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.data   511.988291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          131                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          339                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        19688830887                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       19688830887                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       233698                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       233698                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       233698                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       233698                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        10650                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        10650                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        10650                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        10650                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    493990515                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    493990515                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    493990515                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    493990515                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       244348                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       244348                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       244348                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       244348                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.043585                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.043585                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.043585                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.043585                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 46384.085915                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 46384.085915                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 46384.085915                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 46384.085915                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks        10044                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total        10044                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        10650                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        10650                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        10650                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        10650                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    486897615                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    486897615                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    486897615                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    486897615                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.043585                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.043585                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.043585                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.043585                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 45718.085915                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 45718.085915                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 45718.085915                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 45718.085915                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements        10575                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       184807                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       184807                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        10591                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        10591                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    493791048                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    493791048                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       195398                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       195398                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.054202                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.054202                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 46623.647248                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 46623.647248                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        10591                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        10591                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    486737442                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    486737442                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.054202                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.054202                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 45957.647248                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 45957.647248                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker        48891                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total        48891                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker           59                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total           59                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker       199467                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total       199467                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker        48950                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total        48950                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.001205                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.001205                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  3380.796610                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  3380.796610                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker           59                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total           59                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker       160173                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total       160173                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.001205                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.001205                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  2714.796610                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  2714.796610                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.973650                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       237602                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        10575                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    22.468274                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick       367965                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.973650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.998353                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.998353                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       499287                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       499287                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts   3991633453                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps    6604664362                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses   6395994051                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns    207351264                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts    118360401                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts   6395994051                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads  12471151186                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites   5012798682                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads    702078742                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites   1117093574                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads   3214657857                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites      1855739                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs   2562020197                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts   1506172240                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts   1055847957                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles  64239145909                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches    327005602                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass      2597996      0.04%      0.04% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu   4040046153     61.17%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            2      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           14      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead   1506172240     22.80%     84.01% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite   1055847957     15.99%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total   6604664362                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst     5054884424                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        5054884424                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    5054884424                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       5054884424                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          373                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             373                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          373                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            373                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24775533                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24775533                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24775533                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24775533                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   5054884797                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    5054884797                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   5054884797                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   5054884797                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66422.340483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 66422.340483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66422.340483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 66422.340483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 6                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          373                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          373                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          373                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          373                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     24527115                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     24527115                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     24527115                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     24527115                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65756.340483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65756.340483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65756.340483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65756.340483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      6                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   5054884424                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      5054884424                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          373                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           373                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24775533                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24775533                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   5054884797                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   5054884797                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66422.340483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66422.340483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          373                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          373                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     24527115                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     24527115                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65756.340483                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65756.340483                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           337.869619                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 1001                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  7                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    143                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              298701                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   337.869619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.659902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.659902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          366                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          335                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.714844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses        40439078749                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses       40439078749                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            9                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.WriteReq.hits::cpu.mmu.itb.walker           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.hits::total           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::cpu.mmu.itb.walker           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::total           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     1.999138                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           24                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           15                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.600000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick        84915                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     1.999138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.124946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.124946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           71                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           71                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker         4449                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst            10                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data           261                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total             4729                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker         4449                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.itb.walker            9                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst           10                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data          261                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total            4729                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker         6130                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst          363                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data      3241527                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total        3248024                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker         6130                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          363                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data      3241527                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total       3248024                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker    460610595                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker       228438                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst     24244731                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data 237176428824                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 237661512588                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker    460610595                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker       228438                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     24244731                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data 237176428824                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 237661512588                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker        10579                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker           13                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst          373                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data      3241788                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total      3252753                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker        10579                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker           13                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          373                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data      3241788                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total      3252753                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.579450                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.973190                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.999919                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.998546                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.579450                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.973190                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.999919                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.998546                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 75140.390701                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 66789.892562                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 73168.117626                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 73171.107291                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 75140.390701                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 66789.892562                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 73168.117626                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 73171.107291                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks      3141256                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total          3141256                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker         6130                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          363                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data      3241527                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total      3248024                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker         6130                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          363                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data      3241527                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total      3248024                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data    101321551                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total    101321551                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker    442238985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     23156820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data 227461572405                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 227927184660                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker    442238985                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     23156820                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data 227461572405                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 227927184660                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data 15924303183240                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total 15924303183240                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.579450                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.973190                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.999919                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.998546                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.579450                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.973190                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.999919                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.998546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 72143.390701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 63792.892562                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 70171.117626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 70174.107291                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 72143.390701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 63792.892562                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 70171.117626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 70174.107291                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 157166.002949                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 157166.002949                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements               3146182                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data   2471645880                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total   2471645880                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data        97678                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total        97678                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data   2178956196                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total   2178956196                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22307.543111                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22307.543111                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data     40729896                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total     40729896                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data         2118                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total         2118                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data     47363256                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total     47363256                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22362.254958                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22362.254958                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst           10                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total           10                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          363                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          363                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst     24244731                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total     24244731                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          373                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          373                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.973190                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.973190                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 66789.892562                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 66789.892562                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          363                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          363                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     23156820                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total     23156820                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.973190                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.973190                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 63792.892562                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 63792.892562                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data          125                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total          125                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.mmu.dtb.walker            2                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data      3143169                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total      3143171                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.mmu.dtb.walker       148518                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data 233875250307                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total 233875398825                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.mmu.dtb.walker            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.data      3143294                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total      3143296                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.mmu.dtb.walker        74259                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 74407.469120                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 74407.469026                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.mmu.dtb.walker            2                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data      3143169                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total      3143171                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.mmu.dtb.walker       142524                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data 224455172814                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total 224455315338                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.mmu.dtb.walker        71262                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 71410.469120                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 71410.469026                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data    100881396                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total    100881396                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data 15924303183240                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total 15924303183240                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 157851.732972                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 157851.732972                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker         4449                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.itb.walker            9                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data          136                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total         4594                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker         6128                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data        98358                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total       104490                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    460462077                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker       228438                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data   3301178517                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total   3761869032                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker        10577                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data        98494                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total       109084                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.579370                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.307692                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.998619                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.957886                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 75140.678362                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 33562.887787                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 36002.191904                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         6128                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data        98358                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total       104490                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    442096461                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       216450                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   3006399591                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total   3448712502                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.579370                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.998619                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.957886                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 72143.678362                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 30565.887787                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 33005.191904                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker           53                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data         1624                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total         1677                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data          512                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          513                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::cpu.mmu.dtb.walker         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker           54                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data         2136                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total         2190                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.mmu.dtb.walker     0.018519                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.239700                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.234247                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::cpu.mmu.dtb.walker         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total    14.280702                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data          512                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          513                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.mmu.dtb.walker         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data      1875456                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total      1879785                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.mmu.dtb.walker     0.018519                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.239700                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.234247                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data         3663                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total  3664.298246                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks        99282                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total        99282                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks        99282                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total        99282                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data       440155                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total       440155                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            6                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            6                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks      3153105                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total      3153105                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks      3153105                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total      3153105                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8190.653551                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             6591300                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs           3243858                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.031932                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              81585                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     9.708936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker    17.420368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     0.002189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst     0.347957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  8163.174102                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.001185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.002127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.996481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.999836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          144                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         1320                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         6686                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses         108991362                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses        108991362                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses              1405290870                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses              1055603140                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        20                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     48836                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              5054884802                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         5                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq       100881396                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp      100990872                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq         440155                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp        440155                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty      6294374                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            6                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean        99796                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict         6385                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq         2195                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp         2195                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq       3143296                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp      3143296                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          373                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq       109103                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq         2118                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp         2118                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq        97678                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp        97678                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          752                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    212573943                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           39                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port        31856                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total          212606590                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        24256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    616779958                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port      1319744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total           618125174                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                     3146599                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic             201042432                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples     107822889                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000045                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.006698                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0           107818055    100.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                4833      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   1      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total       107822889                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy    38253797577                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        372627                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy   70606073916                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy         16983                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy      10600056                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests      6508953                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests      3256179                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops         4797                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops         4796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq             100881389                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp            100881389                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq               293640                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp              293640                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio    202347388                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         2652                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total    202350058                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                202350058                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio    201175486                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         1326                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio           34                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total    201176846                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                 201176846                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy             2477592                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer15.occupancy               17770                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy         131852945196                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy        202056418000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker           53                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.inst                      2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                    857                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                       913                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker           53                       # number of overall hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::cpu.inst                     2                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                   857                       # number of overall hits (Count)
system.l3.overallHits::total                      913                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.dtb.walker         6077                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                  361                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data              3240670                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 3247111                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.dtb.walker         6077                       # number of overall misses (Count)
system.l3.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                 361                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data             3240670                       # number of overall misses (Count)
system.l3.overallMisses::total                3247111                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.dtb.walker    431750151                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.mmu.itb.walker       204462                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst        22541769                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data    222059863521                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       222514359903                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.dtb.walker    431750151                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.itb.walker       204462                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst       22541769                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data   222059863521                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      222514359903                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker         6130                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                363                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data            3241527                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               3248024                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker         6130                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               363                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data           3241527                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              3248024                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.dtb.walker     0.991354                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst           0.994490                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.999736                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.999719                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.dtb.walker     0.991354                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.994490                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.999736                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.999719                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.dtb.walker 71046.593879                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst 62442.573407                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 68522.825070                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    68526.872011                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.dtb.walker 71046.593879                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 62442.573407                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 68522.825070                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   68526.872011                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks              3115764                       # number of writebacks (Count)
system.l3.writebacks::total                   3115764                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.mmu.dtb.walker         6077                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst              361                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data          3240670                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             3247111                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.dtb.walker         6077                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             361                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data         3240670                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            3247111                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data    101321551                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total     101321551                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.dtb.walker    400383866                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst     20677411                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data 205332668996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   205753919179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.dtb.walker    400383866                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst     20677411                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data 205332668996                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  205753919179                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data 15101255398487                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total 15101255398487                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.dtb.walker     0.991354                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst       0.994490                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.999736                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.999719                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.dtb.walker     0.991354                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.994490                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.999736                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.999719                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 65885.118644                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 57278.146814                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 63361.178088                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 63365.225020                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 65885.118644                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 57278.146814                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 63361.178088                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 63365.225020                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 149042.876362                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 149042.876362                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                        3116678                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanInvalidReq.missLatency::cpu.data   1918742004                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total   1918742004                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data        97678                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total        97678                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data   1414491660                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total   1414491660                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14481.169352                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14481.169352                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data     41720904                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total     41720904                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data         2118                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total         2118                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data     30792913                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total     30792913                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14538.674693                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14538.674693                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                835                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                   835                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.mmu.dtb.walker            2                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu.data          3142334                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total             3142336                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.mmu.dtb.walker       139194                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu.data 219217347216                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total   219217486410                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.mmu.dtb.walker            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu.data        3143169                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total           3143171                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu.data       0.999734                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999734                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.mmu.dtb.walker        69597                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu.data 69762.586414                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 69762.586308                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.mmu.dtb.walker            2                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu.data      3142334                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total         3142336                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.mmu.dtb.walker       128884                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu.data 202997561584                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total 202997690468                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.999734                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999734                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.mmu.dtb.walker        64442                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 64600.886342                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 64600.886241                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu.data    100881396                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total    100881396                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data 15101255398487                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total 15101255398487                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 149693.164421                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 149693.164421                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker           53                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.inst              2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             22                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                78                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.dtb.walker         6075                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst          361                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data        98336                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          104775                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    431610957                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.mmu.itb.walker       204462                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst     22541769                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data   2842516305                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   3296873493                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker         6128                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst          363                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data        98358                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        104853                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.991351                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.750000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst     0.994490                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.999776                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.999256                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 71047.071111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        68154                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 62442.573407                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 28906.161579                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 31466.222792                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         6075                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst          361                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data        98336                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       104775                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    400254982                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       188906                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst     20677411                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data   2335107412                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   2756228711                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.991351                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.994490                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.999776                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.999256                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 65885.593745                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 57278.146814                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 23746.211072                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 26306.167607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu.data               512                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  513                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu.data           512                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              513                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WriteClean.hits::writebacks           99796                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                99796                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks        99796                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total            99796                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks        99796                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total          99796                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data       440155                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total       440155                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks      3141256                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total          3141256                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks      3141256                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total      3141256                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 32689.101704                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      6532567                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    3214356                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.032310                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       76000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.099065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker    73.035780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     0.027811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst         1.954287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     32613.984760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.002229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.000060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.995300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.997592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   35                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                  143                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 1319                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                31271                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                  108685908                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 108685908                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   3164702.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      6077.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       361.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   3144067.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.227044413332                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       175997                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       175997                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            15005158                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2992737                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3247111                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    3215560                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3247111                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  3215560                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  96603                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 50858                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      80.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3247111                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              3215560                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 3150507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                 174227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                 174304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                 176074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                 176020                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                 176015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                 176011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                 175998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                 175998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                 175998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                 175998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                 175998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                 175998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                 176000                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                 176001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                 175999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                 175998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                 175997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                 175997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       175997                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.900839                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.708728                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     66.914324                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255        175990    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27904-28159            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        175997                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       175997                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.981074                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.979844                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.202711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1771      1.01%      1.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18           174015     98.87%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              211      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        175997                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 6182592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               207815104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            205795840                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              9714783.29219113                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              9620388.26607348                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  21391635569715                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3310030.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       388928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        23104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    201220288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    202535360                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 18181.311962124331                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 8.975470772811                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1080.048316328268                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 9406493.822086615488                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 9467969.813233189285                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         6077                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          361                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      3240670                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      3215560                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    200626099                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        90960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8774717                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  98987869238                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1693360587767312                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     33014.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30320.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24306.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30545.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 526614520.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       388928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        23104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    207400832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      207813056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        23104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        23104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    205794432                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    205794432                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         6077                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          361                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      3240638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3247079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      3215538                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3215538                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker        18181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker            9                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst           1080                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        9695417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           9714688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         1080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          1080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      9620322                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          9620322                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      9620322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker        18181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker            9                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          1080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       9695417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         19335010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3150476                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             3164593                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        98553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        98519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        99717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        98572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        98499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        98314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        98294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        98304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        98305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        98327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        98304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        98378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        98314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        98448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        98432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        98432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        98559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        98560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        98560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        98560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        98560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        98560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        98438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        98436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        98434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        98437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        98433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        98435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        98264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        98176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        98176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        98176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        97327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        97282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       146330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        97398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        97336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        97280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        97229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        97280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        97281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        97281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        97280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        97401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        97314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        97430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        97408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        97408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        97537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        97546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        97541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        97539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        97539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        97536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        97414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        97412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        97410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        97413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        97409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        97360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        97216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        97152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        97152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        97152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             44087053392                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           10497386032                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        99195179584                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13993.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31485.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              406053                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            2728607                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            12.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      3180407                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   127.079423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    88.379125                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   164.124238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      2424969     76.25%     76.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       411657     12.94%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        16581      0.52%     89.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       143276      4.50%     94.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        32418      1.02%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       129837      4.08%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6976      0.22%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2605      0.08%     99.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12088      0.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      3180407                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             201630464                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          202533952                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                9.425668                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                9.467904                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               49.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    5033275883.912211                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    6691667465.983579                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   6627943857.708238                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  6037140577.448594                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3806331957895.950684                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 5870217929185.965820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 9454009777762.458984                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  19154949692214.707031                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   895.441100                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 14425377377760                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 961626750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 6004631459937                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    4885631045.483378                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    6495383838.839354                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   6623956269.381699                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  5856969554.694821                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3806331957895.950684                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 5802533978665.766602                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 9506015525061.675781                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  19138743401903.871094                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   894.683500                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 14505291476825                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 961626750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 5924717360872                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total            2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks         1408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total         1408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data            32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total               32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks           22                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total              22                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data              96                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total                 96                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks           66                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total                66                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks           66                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data             96                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total               162                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                    32                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                   22                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0            24                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             3                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0            18                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             3                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                  1293750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                 480000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat             2181430                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 40429.69                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            68169.69                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.00                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.00                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.00                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples           32                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0               32    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total           32                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingWrites::samples           22                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::mean     3.863636                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::gmean     3.126826                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::stdev     2.335960                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::1               4     18.18%     18.18% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::2               4     18.18%     36.36% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::3               3     13.64%     50.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::4               3     13.64%     63.64% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::5               2      9.09%     72.73% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::6               2      9.09%     81.82% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::7               2      9.09%     90.91% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::8               2      9.09%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::total           22                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.bytesPerBank::samples           36                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean            80                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean    74.306347                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    38.627895                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64              30     83.33%     83.33% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128              3      8.33%     91.67% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192              3      8.33%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total           36                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            100881396                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           100986171                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              440155                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             440155                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3115764                       # Transaction distribution (Count)
system.membus.transDist::WriteClean             99796                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               536                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3142336                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3142336                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         104775                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          2118                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq        97678                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port    202350058                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio       293044                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      9810119                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total    212453221                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               212453221                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port    201176846                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio       586088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    413610944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    615373878                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                615373878                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                5                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          104668463                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                104668463    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            104668463                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        172009493442                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy           337025797                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy         22442492451                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       219615494737                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6463212                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3216101                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq           100881396                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp          100986249                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq             440155                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp            440155                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      6257020                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean            99796                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict             1453                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq              518                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp             513                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq           3143171                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp          3143171                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        104853                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq         2118                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp         2118                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq        97678                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp        97678                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port    212581364                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port    617063798                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                         3116683                       # Total snoops (Count)
system.tol3bus.snoopTraffic                 199408896                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples         107786567                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000004                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.001909                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0               107786174    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                     393      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total           107786567                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 21391635587697                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy        38239633422                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy      104104383696                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       6490133                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      3242110                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops             393                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops          393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                  99.539617                       # Number of seconds simulated (Second)
simTicks                                 99539616788622                       # Number of ticks simulated (Tick)
finalTick                                120931255145880                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  78554.45                       # Real time elapsed on the host (Second)
hostTickRate                               1267141692                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5393384                       # Number of bytes of host memory used (Byte)
simInsts                                  68308477916                       # Number of instructions simulated (Count)
simOps                                   108789397840                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   869569                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1384892                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                     298917768134                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                             0                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                               0                       # Number of time lookup table is full (Count)
system.cpu.evictStores                              0                       # Number of eviction store requests (Count)
system.cpu.redundantStores                          0                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                              0                       # Number of stack demand store (Count)
system.cpu.flushStores                              0                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.mmu.dtb.walker      8910904                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::cpu.data    36672083310                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total       36680994214                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.mmu.dtb.walker      8910904                       # number of overall hits (Count)
system.cpu.dcache.overallHits::cpu.data   36672083310                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total      36680994214                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.mmu.dtb.walker    185224208                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::cpu.data    757782005                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       943006213                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.mmu.dtb.walker    185224208                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::cpu.data    757782005                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      943006213                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.mmu.dtb.walker 11411359354529                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::cpu.data 9618968329739                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 21030327684268                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.mmu.dtb.walker 11411359354529                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 9618968329739                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 21030327684268                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.mmu.dtb.walker    194135112                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::cpu.data  37429865315                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total   37624000427                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.mmu.dtb.walker    194135112                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data  37429865315                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total  37624000427                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.mmu.dtb.walker     0.954099                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::cpu.data     0.020245                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.025064                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.mmu.dtb.walker     0.954099                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.020245                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.025064                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.mmu.dtb.walker 61608.358204                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::cpu.data 12693.582411                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 22301.367048                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.mmu.dtb.walker 61608.358204                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 12693.582411                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 22301.367048                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          388                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      24.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    296278195                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         296278195                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.mmu.dtb.walker    136690316                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total     136690316                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.mmu.dtb.walker    136690316                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total    136690316                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.mmu.dtb.walker     48533892                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    757782005                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    806315897                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.mmu.dtb.walker     48533892                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    757782005                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    806315897                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data       418212                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       418212                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.mmu.dtb.walker 3752527815900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::cpu.data 9114285514409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 12866813330309                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.mmu.dtb.walker 3752527815900                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 9114285514409                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 12866813330309                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.mmu.dtb.walker     0.250001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.020245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.021431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.mmu.dtb.walker     0.250001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.020245                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.021431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 77317.677632                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 12027.582411                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15957.533987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 77317.677632                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 12027.582411                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15957.533987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements              346995510                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data   7427678553                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total   7427678553                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data       278808                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total       278808                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data   7241992425                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total   7241992425                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 25974.837254                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 25974.837254                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data 11174374561545                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total 11174374561545                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data    420373444                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total    420373444                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data 10894405847841                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total 10894405847841                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 25916.018253                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 25916.018253                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data  24679968316                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total     24679968316                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    216711527                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     216711527                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 7566740031653                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 7566740031653                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data  24896679843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total  24896679843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 34916.186215                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 34916.186215                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    216711527                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    216711527                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 7422410154671                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 7422410154671                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34250.186215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34250.186215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.mmu.dtb.walker      8910904                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::cpu.data  11992114994                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total    12001025898                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.mmu.dtb.walker    185224208                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::cpu.data    541070478                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total    726294686                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.mmu.dtb.walker 11411359354529                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::cpu.data 2052228298086                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 13463587652615                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.mmu.dtb.walker    194135112                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data  12533185472                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total  12727320584                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.mmu.dtb.walker     0.954099                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.043171                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.057066                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker 61608.358204                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  3792.903848                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18537.362192                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.mmu.dtb.walker    136690316                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total    136690316                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.mmu.dtb.walker     48533892                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data    541070478                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total    589604370                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data       418212                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total       418212                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker 3752527815900                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1691875359738                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 5444403175638                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.250001                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.043171                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.046326                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker 77317.677632                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  3126.903848                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  9233.993933                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.999859                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs          40131247118                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          347274574                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             115.560568                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.mmu.dtb.walker    19.043076                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.data   492.956783                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker     0.037194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.962806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          290                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses       304704496006                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses      304704496006                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker    275225402                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total    275225402                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker    275225402                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total    275225402                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker     45803972                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total     45803972                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker     45803972                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total     45803972                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker 235002823272                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total 235002823272                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker 235002823272                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total 235002823272                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker    321029374                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total    321029374                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker    321029374                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total    321029374                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.142678                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.142678                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.142678                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.142678                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker  5130.621058                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total  5130.621058                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker  5130.621058                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total  5130.621058                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks      1670254                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total      1670254                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker     45803972                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total     45803972                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker     45803972                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total     45803972                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker 204497377920                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total 204497377920                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker 204497377920                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total 204497377920                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.142678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.142678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.142678                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.142678                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  4464.621058                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total  4464.621058                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  4464.621058                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total  4464.621058                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements     45803266                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker    275223794                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total    275223794                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker     45803522                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total     45803522                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker 235000619478                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total 235000619478                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker    321027316                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total    321027316                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.142678                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.142678                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  5130.623350                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total  5130.623350                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker     45803522                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total     45803522                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker 204495473826                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total 204495473826                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.142678                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.142678                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  4464.623350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  4464.623350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker         1608                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total         1608                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker          450                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total          450                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker      2203794                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total      2203794                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker         2058                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total         2058                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.218659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.218659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  4897.320000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  4897.320000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker          450                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total          450                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker      1904094                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total      1904094                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.218659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.218659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  4231.320000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  4231.320000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.999999                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs    321035786                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs     45803522                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     7.008976                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses    687862270                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses    687862270                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts  64316842739                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps  102184729450                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses  99647499986                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns   2733906606                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts   5256416588                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts  99647499986                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads 168952498177                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites  77806370332                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads  35567069451                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites  33883506088                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads  54261544367                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites      2653578                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs  37835264565                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts  24888843630                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts  12946420935                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 298917768134                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches   8895081405                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass   1367091465      1.34%      1.34% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu  62981443032     61.63%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult       930616      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           28      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     62.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead  24888843630     24.36%     87.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite  12946420935     12.67%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total 102184729706                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst    86845301323                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total       86845301323                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst   86845301323                       # number of overall hits (Count)
system.cpu.icache.overallHits::total      86845301323                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          106                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             106                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          106                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            106                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      7545780                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      7545780                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      7545780                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      7545780                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst  86845301429                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total   86845301429                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst  86845301429                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total  86845301429                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71186.603774                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 71186.603774                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71186.603774                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 71186.603774                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                25                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          106                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          106                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          106                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          106                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      7475184                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      7475184                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      7475184                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      7475184                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70520.603774                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70520.603774                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70520.603774                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70520.603774                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     25                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst  86845301323                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total     86845301323                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          106                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           106                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      7545780                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      7545780                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst  86845301429                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total  86845301429                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71186.603774                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71186.603774                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          106                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          106                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      7475184                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      7475184                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70520.603774                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70520.603774                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           444.536409                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                28702                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 26                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1103.923077                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   444.536409                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.868235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.868235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          446                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          446                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.871094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses       694762411538                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses      694762411538                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker     45644458                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data     103594336                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total        149238794                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker     45644458                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data    103594336                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total       149238794                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker     48691590                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst          106                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data    195138325                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total      243830021                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker     48691590                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          106                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data    195138325                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total     243830021                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker 3716220706686                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      7404255                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data 7638918069699                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 11355146180640                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker 3716220706686                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      7404255                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data 7638918069699                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 11355146180640                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker     94336048                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst          106                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data    298732661                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total    393068815                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker     94336048                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          106                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data    298732661                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total    393068815                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.516150                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.653221                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.620324                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.516150                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.653221                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.620324                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 76321.613377                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 69851.462264                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 39146.170132                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 46569.926599                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 76321.613377                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 69851.462264                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 39146.170132                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 46569.926599                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks    237380609                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total        237380609                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker     48691590                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          106                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data    195138325                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total    243830021                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker     48691590                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          106                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data    195138325                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total    243830021                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data       418212                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total       418212                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker 3570292011456                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      7086573                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data 7054088509674                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 10624387607703                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker 3570292011456                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      7086573                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data 7054088509674                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 10624387607703                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.516150                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.653221                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.620324                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.516150                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.653221                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.620324                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73324.613377                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 66854.462264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 36149.170132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 43572.926599                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73324.613377                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 66854.462264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 36149.170132                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 43572.926599                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements             243566147                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks       118453                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total       118453                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data   7048545732                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total   7048545732                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data       278808                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total       278808                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data   6220718721                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total   6220718721                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22311.837254                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22311.837254                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data 10614432191418                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total 10614432191418                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data    420373444                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total    420373444                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data 9354577922469                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total 9354577922469                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22253.018253                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22253.018253                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          106                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          106                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      7404255                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      7404255                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          106                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          106                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 69851.462264                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 69851.462264                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          106                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          106                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      7086573                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      7086573                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 66854.462264                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 66854.462264                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data     18588495                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total     18588495                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.mmu.dtb.walker     48533892                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data     63440404                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total    111974296                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.mmu.dtb.walker 3710236514868                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data 645172920927                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total 4355409435795                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.mmu.dtb.walker     48533892                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.data     82028899                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total    130562791                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.773391                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.857628                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.mmu.dtb.walker 76446.300966                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 10169.747988                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 38896.510997                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.mmu.dtb.walker     48533892                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data     63440404                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total    111974296                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.mmu.dtb.walker 3564780440544                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data 455042030139                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total 4019822470683                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.773391                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.857628                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73449.300966                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data  7172.747988                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 35899.510997                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker     45644458                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data     85005841                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total    130650299                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker       157698                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data    131697921                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total    131855619                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   5984191818                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data 6993745148772                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total 6999729340590                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker     45802156                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data    216703762                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total    262505918                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.003443                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.607733                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.502296                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 37947.163680                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 53104.446112                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 53086.318154                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       157698                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data    131697921                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total    131855619                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5511570912                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 6599046479535                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total 6604558050447                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.003443                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.607733                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.502296                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 34950.163680                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 50107.446112                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 50089.318154                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker          143                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data    459041128                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total    459041271                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.mmu.dtb.walker           51                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data          195                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          246                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::cpu.mmu.dtb.walker      1057941                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total      1057941                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker          194                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data    459041323                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total    459041517                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.mmu.dtb.walker     0.262887                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.000000                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.000001                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::cpu.mmu.dtb.walker 20743.941176                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total  4300.573171                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.mmu.dtb.walker           51                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data          195                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          246                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.mmu.dtb.walker       905094                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data      3554442                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total      4459536                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.mmu.dtb.walker     0.262887                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.000000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.000001                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.mmu.dtb.walker 17746.941176                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 18227.907692                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total 18128.195122                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks    420651754                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total    420651754                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks    420651754                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total    420651754                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data       418212                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total       418212                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks           25                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total           25                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks           25                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total           25                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks    297948449                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total    297948449                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks    297948449                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total    297948449                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.999899                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs          2075412034                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs         243844652                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              8.511206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    21.819065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker   526.123205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst     0.007436                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  7644.050194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.002663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.064224                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.933112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          129                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          719                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         3508                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         3793                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses       33609717084                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses      33609717084                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses             24975767977                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses             12955545182                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                  79088134                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   1288734                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses             86845301429                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp      262515155                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq         418212                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp        418212                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty    535329083                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean           25                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean    420652252                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict    101164515                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq    459041773                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp    459041773                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq     130563047                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp    130563047                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          106                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq    262515049                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq    420373444                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp    420373444                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq       278808                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp       278808                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          237                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   3222412463                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port    137409588                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total         3359822288                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         8384                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port  68110280848                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port   3038234240                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total         71148523472                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                   243704465                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic           15192961344                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples    1516885261                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000906                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.030233                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0          1515517546     99.91%     99.91% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1             1361049      0.09%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                6666      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total      1516885261                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy   1173578964948                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        105894                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy  640089529445                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy   45757868328                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests   1665571028                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests   1272493091                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests       847112                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops       520082                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops       513416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops         6666                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker       101587                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data              142581891                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                 142683478                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker       101587                       # number of overall hits (Count)
system.l3.overallHits::cpu.data             142581891                       # number of overall hits (Count)
system.l3.overallHits::total                142683478                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.dtb.walker     48590003                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                  106                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data             52556434                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total               101146543                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.dtb.walker     48590003                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                 106                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data            52556434                       # number of overall misses (Count)
system.l3.overallMisses::total              101146543                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.dtb.walker 3488394213900                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst         6910083                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data    5968747822122                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       9457148946105                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.dtb.walker 3488394213900                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        6910083                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data   5968747822122                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      9457148946105                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker     48691590                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                106                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data          195138325                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total             243830021                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker     48691590                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               106                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data         195138325                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total            243830021                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.dtb.walker     0.997914                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.269329                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.414824                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.dtb.walker     0.997914                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.269329                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.414824                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.dtb.walker 71792.426395                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst 65189.462264                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 113568.356295                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    93499.477744                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.dtb.walker 71792.426395                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 65189.462264                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 113568.356295                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   93499.477744                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks             97167763                       # number of writebacks (Count)
system.l3.writebacks::total                  97167763                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.mmu.dtb.walker     48590003                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst              106                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data         52556434                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total           101146543                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.dtb.walker     48590003                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             106                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data        52556434                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total          101146543                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data       418212                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total        418212                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.dtb.walker 3237615056606                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst      6363134                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data 5697494364307                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   8935115784047                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.dtb.walker 3237615056606                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      6363134                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data 5697494364307                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  8935115784047                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.dtb.walker     0.997914                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.269329                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.414824                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.dtb.walker     0.997914                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.269329                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.414824                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 66631.299788                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 60029.566038                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 108407.171695                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 88338.321005                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 66631.299788                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 60029.566038                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 108407.171695                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 88338.321005                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                      100903343                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks        87445                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total          87445                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanInvalidReq.missLatency::cpu.data   5471928927                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total   5471928927                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data       278808                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total       278808                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data   4039007023                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total   4039007023                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14486.697021                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14486.697021                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data 8234698029363                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total 8234698029363                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data    420373444                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total    420373444                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data 6065165424555                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total 6065165424555                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14428.041331                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14428.041331                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data           63336751                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total              63336751                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.mmu.dtb.walker     48533892                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu.data           103653                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total            48637545                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.mmu.dtb.walker 3483688150341                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu.data  11944530513                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total   3495632680854                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.mmu.dtb.walker     48533892                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu.data       63440404                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total         111974296                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu.data       0.001634                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.434363                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.mmu.dtb.walker 71778.462571                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu.data 115235.743423                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 71871.075747                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.mmu.dtb.walker     48533892                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu.data       103653                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total        48637545                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.mmu.dtb.walker 3233198593054                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu.data  11409533553                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total 3244608126607                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.001634                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.434363                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.mmu.dtb.walker 66617.336047                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 110074.320599                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 66709.948592                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker       101587                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data       79245140                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total          79346727                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.dtb.walker        56111                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst          106                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data     52452781                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total        52508998                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   4706063559                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst      6910083                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data 5956803291609                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total 5961516265251                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker       157698                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst          106                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data    131697921                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total     131855725                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.355813                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.398281                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.398231                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 83870.605746                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 65189.462264                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 113565.061338                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 113533.232252                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        56111                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst          106                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data     52452781                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total     52508998                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4416463552                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      6363134                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data 5686084830754                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total 5690507657440                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.355813                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.398281                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.398231                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 78709.407282                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 60029.566038                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 108403.877208                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 108372.048110                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.data                 3                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu.mmu.dtb.walker           51                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu.data             192                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                243                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu.mmu.dtb.walker           51                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu.data           195                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              246                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu.data      0.984615                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.987805                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu.mmu.dtb.walker           51                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu.data          192                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total            243                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu.mmu.dtb.walker       557254                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu.data      2232702                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total      2789956                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu.data     0.984615                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.987805                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu.mmu.dtb.walker 10926.549020                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu.data 11628.656250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 11481.300412                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks       420651693                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total            420651693                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks    420651693                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total        420651693                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks    420652252                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total      420652252                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks     1.000001                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total     1.000001                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data       418212                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total       418212                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks    237380609                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total        237380609                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks    237380609                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total    237380609                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 32767.999899                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                   1168462505                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                  101181848                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                      11.548144                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks      10.139643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker  4266.258867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst         0.022457                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     28491.578933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.130196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.869494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                    4                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                32763                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                21355355176                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses               21355355176                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  99751587.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples  48590003.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       106.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  52279761.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.642748331378                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      5749519                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      5749518                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           739307945                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           94182956                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                   101146543                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                  517820015                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                 101146543                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                517820015                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 276673                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts             418068428                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      80.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6             101146543                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6            517820015                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                91434736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 6222902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1577714                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  698072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  374183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  244445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  149899                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   87064                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   48697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   21487                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   7597                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   2672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    358                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                3500027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                3674705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                5144324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                5816391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                5878449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                5886769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                5880068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                5869437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                5849717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                5835098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                5851740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                5885329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                5868078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                5794593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                5756587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                5753828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                5752053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                5750019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                   3860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      5749518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.544056                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.321079                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.466310                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3               6      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5              83      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7             432      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9            2330      0.04%      0.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11          8735      0.15%      0.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13         21592      0.38%      0.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15        468085      8.14%      8.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17       3532199     61.43%     70.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19       1351922     23.51%     93.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21        245771      4.27%     97.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23         50502      0.88%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25         16453      0.29%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27          6533      0.11%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29          3287      0.06%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31          2266      0.04%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33          2001      0.03%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35          2003      0.03%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37          2023      0.04%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39          1799      0.03%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41          1754      0.03%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43          1578      0.03%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45          1607      0.03%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47          1480      0.03%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49          1464      0.03%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51          1366      0.02%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53          1306      0.02%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55          1226      0.02%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57          1159      0.02%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58-59          1150      0.02%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-61          1087      0.02%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::62-63          1151      0.02%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-65          1053      0.02%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67          1040      0.02%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-69           894      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::70-71           828      0.01%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-73           797      0.01%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::74-75           799      0.01%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-77           737      0.01%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::78-79           692      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-81           672      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::82-83           622      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-85           635      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::86-87           556      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-89           537      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::90-91           458      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-93           403      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::94-95           371      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-97           371      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98-99           330      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-101          313      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::102-103          266      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-105          237      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::106-107          203      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::108-109          199      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::110-111          171      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-113          167      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::114-115          141      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::116-117          133      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::118-119          131      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-121          128      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::122-123          127      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::124-125          123      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::126-127          109      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-129           79      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::130-131           92      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::132-133           62      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::134-135           62      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-137           64      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::138-139           79      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::140-141           75      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::142-143           76      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-145           54      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::146-147           41      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::148-149           33      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::150-151           29      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-153           27      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::154-155           14      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::156-157            6      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::158-159            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-161           15      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::162-163           22      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::164-165           17      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::166-167           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-169           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::170-171            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::172-173            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::174-175            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-177            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::178-179            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::180-181            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::182-183            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::194-195            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::196-197            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-201            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::202-203            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::204-205            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::214-215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::216-217            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       5749518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      5749519                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.349556                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.314495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.106875                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16          2067059     35.95%     35.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17           121380      2.11%     38.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18          3198750     55.64%     93.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19           265066      4.61%     98.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20            75202      1.31%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             8113      0.14%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22             5092      0.09%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23             3595      0.06%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24             2109      0.04%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25             1425      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              933      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              512      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28              219      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               57      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       5749519                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                17707072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              6473378752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys          33140480960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              65033189.40584818                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              332937598.40743291                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  99539613853560                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     160815.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker   3109760192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         6784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   3345904704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   6384101824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 31241432.228976242244                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 68.153768508133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 33613799.328816160560                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 64136290.955961793661                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker     48590003                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     52556434                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks    517820015                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker 1622910551198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2870183                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 3964531365625                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7960662835008502                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     33400.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27077.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     75433.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15373416.64                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker   3109760192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         6784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   3331577600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     6441344576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         6784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         6784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks  33133957312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total  33133957312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker     48590003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          106                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     52055900                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total       100646009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks    517718083                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total      517718083                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     31241432                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst             68                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       33469866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          64711366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst           68                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total            68                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    332872060                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        332872060                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    332872060                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     31241432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst            68                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      33469866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        397583426                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts            100370234                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            99649823                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      3130089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      3127812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      3131128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      3124182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      3120769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      3119987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      3115734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      3113416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      3124542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      3109618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      3107534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      3167821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      3121032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      3098517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      3095669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      3093262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16      3168340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17      3165515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18      3162541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19      3160179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20      3157427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21      3156178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22      3218085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23      3154346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24      3149897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25      3148150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26      3145131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27      3142032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28      3139058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29      3136465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30      3133930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31      3131848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      3032437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      3028927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      5613459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      3024070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      3021661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      3019813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      3017420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      3015340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      3013224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      3011220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      3009437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      3007923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      3003543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      2999981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      2997748                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      2995330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16      3070029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17      3067612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18      3064639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19      3062263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20      3059517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21      3058257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22      3057142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23      3055212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24      3051987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25      3050227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26      3047215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27      3043986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28      3041329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29      3038676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30      3036140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31      3034059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            3791618152646                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          334433619688                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       5547294285774                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                37776.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           55268.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            80954210                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           83556064                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     35509784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   360.500171                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   247.088832                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   308.369027                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      7488838     21.09%     21.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      5160671     14.53%     35.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383     11281608     31.77%     67.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      2592809      7.30%     74.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639      1978776      5.57%     80.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767      1706727      4.81%     85.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       482709      1.36%     86.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       608253      1.71%     88.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151      4209393     11.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     35509784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            6423694976                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         6377588672                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               64.534054                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               64.070858                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    59117400613.814774                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    78595822057.202179                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   209899889965.895355                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  190974977365.348053                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 17711634577883.421875                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 47967129777456.796875                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 28123362120261.640625                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  94340714569926.328125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   947.770522                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 42791345364425                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 4474644300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 52273629893758                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    51628818605.841141                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    68639844133.572250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   212289119972.238556                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  183558517616.718170                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 17711634577883.421875                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 46504203280149.578125                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 29247420412721.496094                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  93979374576773.171875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   944.140410                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 44521308987635                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 4474644300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 50543666219266                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data     32034176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total        32034176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks      6523648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total      6523648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data        500534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total           500534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks       101932                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total          101932                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data          321823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             321823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks        65538                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total             65538                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks        65538                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         321823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            387362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                499636                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts               101768                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0         31678                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1         27611                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2         28379                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3         25595                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4         24047                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5         25189                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6         26196                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7         23947                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8         23142                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9         24140                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10        24919                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11        26512                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12        26126                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13        67296                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14        47025                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15        47834                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0          4862                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1          3474                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2          1835                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3           396                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4            97                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5           114                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6            96                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7           108                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8           383                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9           105                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10          103                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11         1327                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12         3109                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13        42071                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14        21545                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15        22143                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat              26290598592                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat             7494540000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat         40150501232                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 52619.50                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            80359.50                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.32                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.07                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.01                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.01                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples       499636                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::mean      0.000030                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::stdev     0.005479                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0           499621    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::1               15      0.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total       499636                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingWrites::samples       101768                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::mean     4.129265                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::gmean     2.758223                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::stdev     3.904362                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::1           32392     31.83%     31.83% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::2           19441     19.10%     50.93% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::3           10965     10.77%     61.71% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::4            7290      7.16%     68.87% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::5            5189      5.10%     73.97% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::6            4356      4.28%     78.25% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::7            3717      3.65%     81.90% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::8            3180      3.12%     85.03% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::9            2725      2.68%     87.70% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::10           2374      2.33%     90.04% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::11           2058      2.02%     92.06% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::12           1820      1.79%     93.85% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::13           1661      1.63%     95.48% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::14           1562      1.53%     97.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::15           1513      1.49%     98.50% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::16           1485      1.46%     99.96% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::17             21      0.02%     99.98% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::18             19      0.02%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::total       101768                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.bytesPerBank::samples       539355                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean     71.363462                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean    68.311830                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    29.969724                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65       501542     92.99%     92.99% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-129        20963      3.89%     96.88% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-193         9498      1.76%     98.64% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257         7315      1.36%     99.99% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::320-321           35      0.01%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::384-385            1      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::448-449            1      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total       539355                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            52508998                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              418212                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             418212                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      97167763                       # Transaction distribution (Count)
system.membus.transDist::WriteClean         420652252                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3694375                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               499                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq           48637545                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp          48637545                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       52508998                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq     420373444                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq       278808                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio       836424                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port   1144460227                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total   1145296651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total              1145296651                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio      1672848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port  39613859712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total  39615532560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              39615532560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              256                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          522217506                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                522217506    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            522217506                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy          1004019411                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy        3360221562079                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       553630175397                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      622661432                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    521520369                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadResp          131855725                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq             418212                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp            418212                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty    334548372                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean        420652252                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          9606033                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq              502                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp             246                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq         111974296                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp        111974296                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq     131855725                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq    420373444                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp    420373444                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq       278808                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp       278808                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port   1993705032                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port  57720897296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                       100903599                       # Total snoops (Count)
system.tol3bus.snoopTraffic                6218736832                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples         765804330                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000168                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.012961                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0               765675655     99.98%     99.98% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                  128675      0.02%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total           765804330                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 99539619558183                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy       880880897007                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy      383802737409                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests     907733837                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests    664204846                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops          128675                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops       128675                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.022974                       # Number of seconds simulated (Second)
simTicks                                  22973543460                       # Number of ticks simulated (Tick)
finalTick                                120954231397629                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     15.13                       # Real time elapsed on the host (Second)
hostTickRate                               1518190627                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5393384                       # Number of bytes of host memory used (Byte)
simInsts                                  68321295436                       # Number of instructions simulated (Count)
simOps                                   108812179268                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               4514942624                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 7190737637                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         68989620                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                             0                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                               0                       # Number of time lookup table is full (Count)
system.cpu.evictStores                              0                       # Number of eviction store requests (Count)
system.cpu.redundantStores                          0                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                              0                       # Number of stack demand store (Count)
system.cpu.flushStores                              0                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.data        9551480                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9551480                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9551480                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9551480                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          410                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             410                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          410                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            410                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     33121179                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     33121179                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     33121179                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     33121179                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9551890                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9551890                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9551890                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9551890                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000043                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000043                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 80783.363415                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 80783.363415                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 80783.363415                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 80783.363415                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          275                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               275                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          410                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          410                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data        30335                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        30335                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     32848119                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     32848119                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     32848119                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     32848119                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data   3518007804                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   3518007804                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80117.363415                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 80117.363415                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80117.363415                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 80117.363415                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 115971.907170                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 115971.907170                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                    407                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data        53280                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total        53280                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data        51948                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total        51948                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data        25974                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total        25974                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      6739830                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6739830                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          335                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           335                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     27671301                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     27671301                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6740165                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6740165                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000050                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 82600.898507                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 82600.898507                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data        15172                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        15172                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     27448191                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     27448191                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data   3518007804                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   3518007804                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 81934.898507                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 81934.898507                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 231875.020037                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 231875.020037                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2811650                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2811650                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           75                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           75                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5449878                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5449878                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2811725                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2811725                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000027                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000027                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 72665.040000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 72665.040000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           75                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           75                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data        15163                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        15163                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      5399928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      5399928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000027                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000027                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 71999.040000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 71999.040000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.999997                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             16265537                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                921                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs           17660.735071                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.999997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          118                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          357                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           76415545                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          76415545                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker        32634                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total        32634                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker        32634                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total        32634                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker         5439                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total         5439                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker         5439                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total         5439                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker        28638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total        28638                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker        28638                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total        28638                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker         4773                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total         4773                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker         4773                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total         4773                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker        32634                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total        32634                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker         5439                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total         5439                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker        28638                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total        28638                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4773                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total         4773                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.995138                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          340                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           22                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    15.454545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.995138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses           18                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses           18                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     12815796                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      22777400                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     22653197                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        93583                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1344922                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     22653197                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     37303101                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     18385334                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      6779061                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      7969934                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     12472553                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites           59                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      9582227                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      6755337                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2826890                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     68989620                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1452293                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        16462      0.07%      0.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     13167379     57.81%     57.88% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult        11332      0.05%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     57.93% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      6755337     29.66%     87.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2826890     12.41%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     22777400                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       15715228                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          15715228                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      15715228                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         15715228                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           40                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              40                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           40                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             40                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2731599                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2731599                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2731599                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2731599                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     15715268                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      15715268                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     15715268                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     15715268                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68289.975000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 68289.975000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68289.975000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 68289.975000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           16                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                16                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           40                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           40                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2704959                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2704959                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2704959                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2704959                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67623.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67623.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67623.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67623.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     16                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     15715228                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        15715228                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           40                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            40                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2731599                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2731599                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     15715268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     15715268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68289.975000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68289.975000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           40                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2704959                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2704959                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67623.975000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67623.975000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           454.127279                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs          61851104611                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                486                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           127265647.347737                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   454.127279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.886967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.886967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          470                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          443                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.917969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          125722184                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         125722184                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       214452                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       214452                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       214452                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       214452                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        71484                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        71484                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        71484                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        71484                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       212454                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       212454                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       212454                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       212454                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        70818                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        70818                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        70818                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        70818                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       214452                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       214452                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        71484                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        71484                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       212454                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       212454                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        70818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        70818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.200000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data             6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total               12                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total              12                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           40                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data          403                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total            446                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           40                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data          403                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total           446                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker       208791                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      2678319                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data     32547753                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total     35434863                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker       208791                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      2678319                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data     32547753                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total     35434863                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           40                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data          409                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total          458                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           40                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data          409                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total          458                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.985330                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.973799                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.985330                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.973799                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker        69597                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 66957.975000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 80763.655087                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 79450.365471                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker        69597                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 66957.975000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 80763.655087                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 79450.365471                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks          462                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total              462                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           40                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total          446                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           40                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data          403                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total          446                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data        30335                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total        30335                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker       199800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      2558439                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data     31339962                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total     34098201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker       199800                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      2558439                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data     31339962                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total     34098201                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data   3457380492                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total   3457380492                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.985330                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.973799                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.985330                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.973799                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        66600                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 63960.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 77766.655087                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 76453.365471                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        66600                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 63960.975000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 77766.655087                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 76453.365471                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 113973.314389                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 113973.314389                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                   462                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks           68                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total           68                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data        50616                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total        50616                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data        44622                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total        44622                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data        22311                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total        22311                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           40                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           40                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      2678319                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      2678319                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           40                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           40                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 66957.975000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 66957.975000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           40                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           40                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      2558439                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      2558439                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 63960.975000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 63960.975000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data            1                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total            1                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data           73                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total           73                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data      5339322                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total      5339322                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data           74                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total           74                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.986486                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.986486                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 73141.397260                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 73141.397260                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data           73                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total           73                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data      5120541                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total      5120541                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.986486                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.986486                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 70144.397260                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 70144.397260                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data        15172                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total        15172                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data   3457380492                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total   3457380492                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 227879.020037                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 227879.020037                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data            5                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total           11                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          330                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          333                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker       208791                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     27208431                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     27417222                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data          335                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total          344                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.985075                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.968023                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        69597                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 82449.790909                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total        82334                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          330                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          333                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       199800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     26219421                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     26419221                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.985075                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.968023                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        66600                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 79452.790909                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total        79337                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.misses::cpu.data            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::cpu.data         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::cpu.data         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data        15163                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total        15163                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks           16                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total           16                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks           16                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total           16                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks          277                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total          277                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks          277                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total          277                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.999997                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             9852029                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8656                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs           1138.173406                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    30.093026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker         1620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     0.014523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    13.210626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  6528.681822                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.003673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.197754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.001613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.796958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         7991                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses             14624                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses            14624                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 6740166                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2811731                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                15715269                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq           15172                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp          15556                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          15163                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         15163                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty          739                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean           16                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          139                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq            1                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp            1                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            74                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           74                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           40                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          344                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port           96                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        61903                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total              62026                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         3584                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        74248                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total               78536                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         462                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                 29568                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples         31258                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000256                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.015996                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0               31250     99.97%     99.97% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                   8      0.03%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total           31258                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       15645339                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         39960                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      15563421                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy          2997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy          5994                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests          893                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          433                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 15172                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                15172                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                15160                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               15160                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        60664                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        60664                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    60664                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        30332                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        30332                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     30332                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy            56559057                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            45504000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.data                      5                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                         5                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.data                     5                       # number of overall hits (Count)
system.l3.overallHits::total                        5                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                   40                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                  398                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                     441                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                  40                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data                 398                       # number of overall misses (Count)
system.l3.overallMisses::total                    441                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.itb.walker       194805                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst         2491506                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data        30640662                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total           33326973                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.itb.walker       194805                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        2491506                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data       30640662                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total          33326973                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 40                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data                403                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                   446                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                40                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data               403                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                  446                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.987593                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.988789                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.987593                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.988789                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.itb.walker        64935                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst 62287.650000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 76986.587940                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    75571.367347                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.itb.walker        64935                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 62287.650000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 76986.587940                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   75571.367347                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                  439                       # number of writebacks (Count)
system.l3.writebacks::total                       439                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst               40                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data              398                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                 441                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              40                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data             398                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total                441                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data        30335                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total         30335                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.itb.walker       179273                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst      2284637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data     28586403                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total       31050313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.itb.walker       179273                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      2284637                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data     28586403                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total      31050313                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data   3333609517                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total   3333609517                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.987593                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.988789                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.987593                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.988789                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.itb.walker 59757.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 57115.925000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 71825.133166                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 70408.873016                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.itb.walker 59757.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 57115.925000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 71825.133166                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 70408.873016                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 109893.176760                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 109893.176760                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                            439                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data        39294                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total        39294                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data        28955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total        28955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.misses::cpu.data               73                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total                  73                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data      4998996                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total        4998996                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data             73                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total                73                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 68479.397260                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 68479.397260                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data           73                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total              73                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data      4622067                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total      4622067                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 63315.986301                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 63315.986301                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu.data        15172                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total        15172                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data   3333609517                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total   3333609517                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 219721.165107                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 219721.165107                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.data              5                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                 5                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst           40                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data          325                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total             368                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.itb.walker       194805                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst      2491506                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     25641666                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     28327977                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          330                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total           373                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.984848                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.986595                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        64935                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 62287.650000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 78897.433846                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 76978.198370                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst           40                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data          325                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total          368                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       179273                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      2284637                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     23964336                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     26428246                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.984848                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.986595                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 59757.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 57115.925000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 73736.418462                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 71815.885870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WriteClean.hits::writebacks               2                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                    2                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total                2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks            2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total              2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data        15163                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total        15163                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks          462                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total              462                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks          462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total          462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 32767.999997                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                    159892859                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      33209                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                    4814.744768                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks             63                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker         8315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     0.014524                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst        14.210636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     24375.774837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.001923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.253754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.000434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.743890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::1                    7                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   56                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                  120                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                32585                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                      16137                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                     16137                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       440.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        40.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       396.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.037518399728                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           24                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           24                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7518                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                407                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         441                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        441                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       441                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      441                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      80.45                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   441                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  441                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.750000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.734037                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      0.737210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                1      4.17%      4.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                1      4.17%      8.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                1      4.17%     12.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18               21     87.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            24                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           24                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.916667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.911879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.408248                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                1      4.17%      4.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               23     95.83%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            24                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   28224                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                28224                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1228543.60926697                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1228543.60926697                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   22922736318                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                   25989496.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         2560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        25344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        27520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 8357.439518822928                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 111432.526917639028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1103182.016484626336                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1197899.664364619646                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           40                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          398                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          441                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        80796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       965234                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15496467                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2659214789609                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     26932.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24130.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38935.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 6029965509.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         2560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data         6144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total           8896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        28224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        28224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           40                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data           96                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          441                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            441                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         8357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         111433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data         267438                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total            387228                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       111433                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        111433                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      1228544                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          1228544                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      1228544                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         8357                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        111433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data        267438                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          1615772                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  137                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 430                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 1437363                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                456484                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat            3833767                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10491.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27983.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  92                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                357                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          118                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   307.525424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   206.174805                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   252.455250                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           37     31.36%     31.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           22     18.64%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           13     11.02%     61.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            9      7.63%     68.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           27     22.88%     91.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            6      5.08%     96.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            4      3.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          118                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                  8768                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              27520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.381656                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                1.197900                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               79.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    215193.888000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    286097.515200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   551027.500800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  608876.352000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4088249377.867296                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 945731867.875241                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 14270559284.083609                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  19306201725.081665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   840.366736                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21822753138                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1032692429                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    120396542                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    152818.848000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    203170.699200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   25237.900800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1007276.928000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4088249377.867296                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 911130885.806438                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 14297145349.402008                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  19297914117.451275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   840.005990                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21863548870                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1032692429                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     79600810                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data        19328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total           19328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data           302                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total              302                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data          841316                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             841316                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         841316                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            841316                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                   302                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0            19                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9            20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10           20                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11           18                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12           16                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13           16                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15           17                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                  4331250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                4530000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat            12708730                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 14341.89                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            42081.89                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.84                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.02                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.02                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples          302                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0              302    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total          302                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples           77                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean    217.766234                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean   195.713088                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    75.053647                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65           14     18.18%     18.18% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-129            1      1.30%     19.48% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-193            2      2.60%     22.08% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257           60     77.92%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total           77                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                15172                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               15540                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               15163                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              15163                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           439                       # Transaction distribution (Count)
system.membus.transDist::WriteClean                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 73                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                73                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            368                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port        60664                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port         1325                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        61995                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   61995                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port        30332                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port        56448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total        86792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    86792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              30778                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    30778    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                30778                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            64719943                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                7340                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy             3018631                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           47832503                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            882                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          441                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq               15172                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp              15545                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq              15163                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp             15163                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty          901                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean                2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict               68                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                73                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               73                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           373                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        62100                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        88584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                             439                       # Total snoops (Count)
system.tol3bus.snoopTraffic                     28096                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             31223                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   31223    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               31223                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  22976251749                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           15786531                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          20637488                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           979                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          535                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
