Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 11 16:12:54 2024
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_example_control_sets_placed.rpt
| Design       : UART_example
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            1 |
| No           | No                    | Yes                    |              44 |           14 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              83 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal              |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u1/CORE/TX/BitCnt[3]_i_1__0_n_0          | rst_IBUF          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u1/CORE/RX/BitCnt[3]_i_1_n_0             | rst_IBUF          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                          |                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | u1/CORE/CLK/CO[0]                        | rst_IBUF          |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | u1/CORE/RX/setRBRF                       | rst_IBUF          |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | u1/UP/new                                | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u1/UP/read_data_delayed_command          | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u1/UP/E[0]                               |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u1/UP/FSM_sequential_curr_st_reg[2]_1[1] | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u1/UP/FSM_sequential_curr_st_reg[2]_1[0] | rst_IBUF          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u1/CORE/RX/shift_RSR                     | rst_IBUF          |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | u1/CORE/TX/parity0                       | rst_IBUF          |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | u1/CORE/CLK/E[0]                         | rst_IBUF          |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                          | u2/cnt[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                          | rst_IBUF          |               14 |             44 |         3.14 |
+----------------+------------------------------------------+-------------------+------------------+----------------+--------------+


