****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-capacitance
	-crosstalk_delta
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 20 21:08:09 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                     6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                                0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                          0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                          160  342.742 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)                0.000    0.159    0.000    0.007 &    0.274 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)                           0.047             0.215 &    0.488 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)            2    9.801 
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)                      -0.002    0.047   -0.000   -0.000 &    0.488 f
  data arrival time                                                                                                          0.488

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                     6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                         0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                   0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                    7  536.857 
  core/be/be_calculator/CTSINVX8_G1B1I70/INP (INVX8)                                   0.000    0.228    0.000    0.004 &    0.271 f
  core/be/be_calculator/CTSINVX8_G1B1I70/ZN (INVX8)                                             0.214             0.103 &    0.374 r
  core/be/be_calculator/clk_i_G1B4I70 (net)                            114  342.026 
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)                     0.000    0.220    0.000    0.021 &    0.395 r
  clock reconvergence pessimism                                                                                  -0.020      0.375
  library hold time                                                                                               0.017      0.392
  data required time                                                                                                         0.392
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.392
  data arrival time                                                                                                         -0.488
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                           7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                     160  342.742 
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)                 0.000    0.159    0.000    0.005 &    0.271 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)                            0.032             0.203 &    0.474 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)             1    3.473 
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.474 f
  data arrival time                                                                                                     0.474

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                           7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                         0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                   0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                     143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)                0.000    0.307    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                             -0.040      0.349
  library hold time                                                                                          0.024      0.373
  data required time                                                                                                    0.373
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.373
  data arrival time                                                                                                    -0.474
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                           7  187.809 
  core/be/CTSINVX16_G1B1I89/INP (INVX8)                                           0.000    0.097    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I89/ZN (INVX8)                                                     0.176             0.094 &    0.277 r
  core/be/clk_i_G1B4I89 (net)                                     183  394.178 
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)                0.000    0.176    0.000    0.005 &    0.282 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)                           0.030             0.203 &    0.485 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)            1    2.544 
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.485 f
  data arrival time                                                                                                     0.485

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                           7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                         0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                   0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                     143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)                0.000    0.309    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                             -0.040      0.349
  library hold time                                                                                          0.025      0.374
  data required time                                                                                                    0.374
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.374
  data arrival time                                                                                                    -0.485
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.112


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                         0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                   0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                    1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                        0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                  0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                    6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                   0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                             0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                               7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                               0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                         0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                         160  342.742 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)                0.000    0.159    0.000    0.008 &    0.274 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)                           0.064             0.226 &    0.501 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)            2   17.721 
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)                      -0.009    0.064   -0.001   -0.001 &    0.500 f
  data arrival time                                                                                                         0.500

  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                         0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                   0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                    1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                        0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                  0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                    6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                        0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                  0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                   7  536.857 
  core/be/be_calculator/CTSINVX8_G1B1I70/INP (INVX8)                                  0.000    0.228    0.000    0.004 &    0.271 f
  core/be/be_calculator/CTSINVX8_G1B1I70/ZN (INVX8)                                            0.214             0.103 &    0.374 r
  core/be/be_calculator/clk_i_G1B4I70 (net)                           114  342.026 
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)                     0.000    0.220    0.000    0.018 &    0.392 r
  clock reconvergence pessimism                                                                                 -0.020      0.372
  library hold time                                                                                              0.013      0.386
  data required time                                                                                                        0.386
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.386
  data arrival time                                                                                                        -0.500
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                           7  187.809 
  core/be/CTSINVX16_G1B1I89/INP (INVX8)                                           0.000    0.097    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I89/ZN (INVX8)                                                     0.176             0.094 &    0.277 r
  core/be/clk_i_G1B4I89 (net)                                     183  394.178 
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)                 0.000    0.176    0.000    0.004 &    0.281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)                            0.036             0.208 &    0.489 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)             2    5.112 
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)                  0.000    0.036    0.000    0.000 &    0.489 f
  data arrival time                                                                                                     0.489

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                           7  235.582 
  core/CTSINVX8_G1B1I63/INP (INVX4)                                               0.000    0.125    0.000    0.007 &    0.224 f
  core/CTSINVX8_G1B1I63/ZN (INVX4)                                                         0.293             0.148 &    0.371 r
  core/clk_i_G1B4I63 (net)                                        123  343.427 
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)                0.000    0.294    0.000    0.007 &    0.379 r
  clock reconvergence pessimism                                                                             -0.040      0.339
  library hold time                                                                                          0.023      0.362
  data required time                                                                                                    0.362
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.362
  data arrival time                                                                                                    -0.489
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.127


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_102_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_185_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                           7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                     160  342.742 
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/CLK (DFFX1)                0.000    0.159    0.000    0.005 &    0.271 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/Q (DFFX1)                           0.072             0.231 &    0.503 f
  core/be/be_calculator/calc_stage_reg/data_o[102] (net)            5   21.166 
  core/be/be_calculator/calc_stage_reg/data_r_reg_185_/D (DFFX1)                  0.000    0.072    0.000    0.000 &    0.503 f
  data arrival time                                                                                                     0.503

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                           7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                         0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                   0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                     143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_185_/CLK (DFFX1)                0.000    0.307    0.000    0.007 &    0.389 r
  clock reconvergence pessimism                                                                             -0.040      0.349
  library hold time                                                                                          0.016      0.365
  data required time                                                                                                    0.365
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.365
  data arrival time                                                                                                    -0.503
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.137


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                     6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                7  187.809 
  core/be/CTSINVX16_G1B1I89/INP (INVX8)                                                0.000    0.097    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I89/ZN (INVX8)                                                          0.176             0.094 &    0.277 r
  core/be/clk_i_G1B4I89 (net)                                          183  394.178 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)                0.000    0.176    0.000    0.003 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)                           0.066             0.229 &    0.510 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)            4   18.595 
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)                        0.000    0.066    0.000    0.000 &    0.510 f
  data arrival time                                                                                                          0.510

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                     6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                                7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                              0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                        0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                          143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)                      0.000    0.307    0.000    0.005 &    0.387 r
  clock reconvergence pessimism                                                                                  -0.040      0.347
  library hold time                                                                                               0.017      0.364
  data required time                                                                                                         0.364
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.364
  data arrival time                                                                                                         -0.510
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.146


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX8_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  162.322 
  CTSINVX8_G1B4I2/INP (INVX8)                                                    -0.000    0.105   -0.000    0.043 &    0.043 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                               0.094             0.057 &    0.100 f
  clk_i_G1B1I2 (net)                                                3  183.086 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.094    0.000    0.011 &    0.111 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.070             0.034 &    0.145 r
  clk_i_G1B2I4 (net)                                                5  166.265 
  core/CTSINVX8_G1B2I12/INP (INVX4)                                               0.000    0.070    0.000    0.002 &    0.147 r
  core/CTSINVX8_G1B2I12/ZN (INVX4)                                                         0.127             0.076 &    0.223 f
  core/clk_i_G1B3I12 (net)                                          5  165.852 
  core/be/CTSINVX16_G1B1I62/INP (INVX8)                                           0.000    0.127    0.000    0.006 &    0.228 f
  core/be/CTSINVX16_G1B1I62/ZN (INVX8)                                                     0.173             0.097 &    0.326 r
  core/be/clk_i_G1B4I62 (net)                                     147  367.672 
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)                 0.000    0.174    0.000    0.004 &    0.329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)                            0.031             0.204 &    0.533 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)             1    2.929 
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)                  0.000    0.031    0.000    0.000 &    0.533 f
  data arrival time                                                                                                     0.533

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  177.932 
  CTSINVX8_G1B4I2/INP (INVX8)                                                     0.000    0.117    0.000    0.047 &    0.047 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                               0.110             0.066 &    0.113 f
  clk_i_G1B1I2 (net)                                                3  217.300 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.114    0.000    0.014 &    0.126 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.082             0.039 &    0.166 r
  clk_i_G1B2I4 (net)                                                5  193.947 
  core/CTSINVX8_G1B2I12/INP (INVX4)                                               0.000    0.083    0.000    0.002 &    0.168 r
  core/CTSINVX8_G1B2I12/ZN (INVX4)                                                         0.158             0.093 &    0.260 f
  core/clk_i_G1B3I12 (net)                                          5  209.443 
  core/CTSINVX16_G1B1I43_1/INP (INVX8)                                            0.000    0.160    0.000    0.011 &    0.271 f
  core/CTSINVX16_G1B1I43_1/ZN (INVX8)                                                      0.218             0.122 &    0.394 r
  core/clk_i_G1B4I43 (net)                                        177  464.964 
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)                0.000    0.218    0.000    0.003 &    0.397 r
  clock reconvergence pessimism                                                                             -0.038      0.360
  library hold time                                                                                          0.021      0.380
  data required time                                                                                                    0.380
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.380
  data arrival time                                                                                                    -0.533
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.153


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_86_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                     6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                                0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                          0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                          160  342.742 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_86_/CLK (DFFX1)                0.000    0.159    0.000    0.005 &    0.271 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_86_/Q (DFFX1)                           0.097             0.245 &    0.516 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[86] (net)           10   31.125 
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/D (DFFX1)                        0.000    0.097    0.000    0.000 &    0.516 f
  data arrival time                                                                                                          0.516

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                     6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                                7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                              0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                        0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                          143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)                      0.000    0.307    0.000    0.007 &    0.389 r
  clock reconvergence pessimism                                                                                  -0.040      0.349
  library hold time                                                                                               0.011      0.361
  data required time                                                                                                         0.361
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.361
  data arrival time                                                                                                         -0.516
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.156


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_88_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                     6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                                0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                          0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                          160  342.742 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_88_/CLK (DFFX1)                0.000    0.159    0.000    0.005 &    0.271 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_88_/Q (DFFX1)                           0.100             0.247 &    0.518 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[88] (net)           10   32.578 
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/D (DFFX1)                        0.000    0.100    0.000    0.000 &    0.519 f
  data arrival time                                                                                                          0.519

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                     6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                                7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                              0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                        0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                          143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)                      0.000    0.307    0.000    0.007 &    0.389 r
  clock reconvergence pessimism                                                                                  -0.040      0.349
  library hold time                                                                                               0.010      0.360
  data required time                                                                                                         0.360
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.360
  data arrival time                                                                                                         -0.519
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.159


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_89_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                     6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                                0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                          0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                          160  342.742 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_89_/CLK (DFFX1)                0.000    0.159    0.000    0.007 &    0.273 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_89_/Q (DFFX1)                           0.099             0.246 &    0.519 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[89] (net)           11   32.004 
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/D (DFFX1)                        0.000    0.099    0.000    0.001 &    0.520 f
  data arrival time                                                                                                          0.520

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                     6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                                7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                              0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                        0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                          143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)                      0.000    0.307    0.000    0.007 &    0.389 r
  clock reconvergence pessimism                                                                                  -0.040      0.349
  library hold time                                                                                               0.011      0.360
  data required time                                                                                                         0.360
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.360
  data arrival time                                                                                                         -0.520
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.160


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)                               0.000    0.071    0.000    0.003 &    0.266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)                                          0.036             0.176 &    0.442 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)                           1    3.677 
  core/be/icc_place29/INP (NBUFFX8)                                                              0.000    0.036    0.000    0.000 &    0.442 r
  core/be/icc_place29/Z (NBUFFX8)                                                                         0.051             0.080 &    0.522 r
  core/be/n77 (net)                                                                5   42.237 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)               -0.030    0.051   -0.013   -0.010 &    0.512 r
  data arrival time                                                                                                                    0.512

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.512
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.161


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_76_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                     6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                7  187.809 
  core/be/CTSINVX16_G1B1I89/INP (INVX8)                                                0.000    0.097    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I89/ZN (INVX8)                                                          0.176             0.094 &    0.277 r
  core/be/clk_i_G1B4I89 (net)                                          183  394.178 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_76_/CLK (DFFX1)                0.000    0.176    0.000    0.004 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_76_/Q (DFFX1)                           0.087             0.241 &    0.522 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[76] (net)            9   26.981 
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/D (DFFX1)                        0.000    0.087    0.000    0.001 &    0.523 f
  data arrival time                                                                                                          0.523

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                     6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                                7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                              0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                        0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                          143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)                      0.000    0.308    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                                  -0.040      0.349
  library hold time                                                                                               0.013      0.362
  data required time                                                                                                         0.362
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.362
  data arrival time                                                                                                         -0.523
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.161


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)                               0.000    0.071    0.000    0.003 &    0.266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)                                          0.036             0.176 &    0.442 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)                           1    3.677 
  core/be/icc_place29/INP (NBUFFX8)                                                              0.000    0.036    0.000    0.000 &    0.442 r
  core/be/icc_place29/Z (NBUFFX8)                                                                         0.051             0.080 &    0.522 r
  core/be/n77 (net)                                                                5   42.237 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)               -0.030    0.051   -0.013   -0.011 &    0.511 r
  data arrival time                                                                                                                    0.511

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                                            -0.054      0.299
  library hold time                                                                                                         0.050      0.349
  data required time                                                                                                                   0.349
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.349
  data arrival time                                                                                                                   -0.511
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.162


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I5/INP (INVX32)                                                           0.000    0.169    0.000    0.016 &    0.229 f
  core/be/CTSINVX8_G1B1I5/ZN (INVX32)                                                                     0.074             0.034 &    0.262 r
  core/be/clk_i_G1B4I5 (net)                                                      81  213.986 
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)                               0.000    0.074    0.000    0.002 &    0.264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)                                          0.037             0.177 &    0.441 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)                           1    4.154 
  core/be/icc_place34/INP (NBUFFX8)                                                              0.000    0.037    0.000    0.000 &    0.442 r
  core/be/icc_place34/Z (NBUFFX8)                                                                         0.051             0.080 &    0.522 r
  core/be/n82 (net)                                                                5   40.843 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)               -0.026    0.051   -0.011   -0.007 &    0.514 r
  data arrival time                                                                                                                    0.514

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.514
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.164


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__23_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__23_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                          0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                           1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                               0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                         0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                           6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                          0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                                    0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                      7  187.809 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                                      0.000    0.097    0.000    0.005 &    0.182 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                                0.159             0.085 &    0.266 r
  core/be/clk_i_G1B4I18 (net)                                                160  342.742 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__23_/CLK (DFFX1)                0.000    0.159    0.000    0.003 &    0.270 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__23_/Q (DFFX1)                           0.035             0.205 &    0.475 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__23_ (net)            1    4.487 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U129/IN1 (AND2X1)                            -0.001    0.035   -0.000   -0.000 &    0.475 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U129/Q (AND2X1)                                        0.039             0.060 &    0.535 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n94 (net)                       1    6.883 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__23_/D (DFFX1)                  0.000    0.039    0.000    0.000 &    0.535 f
  data arrival time                                                                                                                0.535

  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                          0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                           1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                               0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                         0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                           6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                          0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                                    0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                                      7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                                    0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                              0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                                143  368.337 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__23_/CLK (DFFX1)                0.000    0.307    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                                        -0.040      0.349
  library hold time                                                                                                     0.023      0.372
  data required time                                                                                                               0.372
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.372
  data arrival time                                                                                                               -0.535
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.164


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX8_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  162.322 
  CTSINVX8_G1B4I2/INP (INVX8)                                                    -0.000    0.105   -0.000    0.043 &    0.043 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                               0.094             0.057 &    0.100 f
  clk_i_G1B1I2 (net)                                                3  183.086 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.094    0.000    0.011 &    0.111 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.070             0.034 &    0.145 r
  clk_i_G1B2I4 (net)                                                5  166.265 
  core/CTSINVX8_G1B2I12/INP (INVX4)                                               0.000    0.070    0.000    0.002 &    0.147 r
  core/CTSINVX8_G1B2I12/ZN (INVX4)                                                         0.127             0.076 &    0.223 f
  core/clk_i_G1B3I12 (net)                                          5  165.852 
  core/CTSINVX16_G1B1I29/INP (INVX8)                                              0.000    0.127    0.000    0.006 &    0.228 f
  core/CTSINVX16_G1B1I29/ZN (INVX8)                                                        0.174             0.098 &    0.327 r
  core/clk_i_G1B4I29 (net)                                        154  367.599 
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)                 0.000    0.174    0.000    0.004 &    0.331 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)                            0.029             0.202 &    0.533 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)             1    2.259 
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)                  0.000    0.029    0.000    0.000 &    0.533 f
  data arrival time                                                                                                     0.533

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  177.932 
  CTSINVX8_G1B4I2/INP (INVX8)                                                     0.000    0.117    0.000    0.047 &    0.047 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                               0.110             0.066 &    0.113 f
  clk_i_G1B1I2 (net)                                                3  217.300 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.114    0.000    0.014 &    0.126 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.082             0.039 &    0.166 r
  clk_i_G1B2I4 (net)                                                5  193.947 
  core/CTSINVX8_G1B2I12/INP (INVX4)                                               0.000    0.083    0.000    0.002 &    0.168 r
  core/CTSINVX8_G1B2I12/ZN (INVX4)                                                         0.158             0.093 &    0.260 f
  core/clk_i_G1B3I12 (net)                                          5  209.443 
  core/be/CTSINVX16_G1B1I62/INP (INVX8)                                           0.000    0.160    0.000    0.007 &    0.267 f
  core/be/CTSINVX16_G1B1I62/ZN (INVX8)                                                     0.206             0.116 &    0.383 r
  core/be/clk_i_G1B4I62 (net)                                     147  432.982 
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)                0.000    0.206    0.000    0.004 &    0.387 r
  clock reconvergence pessimism                                                                             -0.038      0.349
  library hold time                                                                                          0.020      0.369
  data required time                                                                                                    0.369
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.369
  data arrival time                                                                                                    -0.533
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.164


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)                               0.000    0.071    0.000    0.003 &    0.266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)                                          0.036             0.176 &    0.442 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)                           1    3.833 
  core/be/icc_place45/INP (NBUFFX8)                                                              0.000    0.036    0.000    0.000 &    0.442 r
  core/be/icc_place45/Z (NBUFFX8)                                                                         0.051             0.080 &    0.522 r
  core/be/n93 (net)                                                                5   42.069 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)               -0.024    0.051   -0.011   -0.008 &    0.515 r
  data arrival time                                                                                                                    0.515

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.515
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.164


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I5/INP (INVX32)                                                           0.000    0.169    0.000    0.016 &    0.229 f
  core/be/CTSINVX8_G1B1I5/ZN (INVX32)                                                                     0.074             0.034 &    0.262 r
  core/be/clk_i_G1B4I5 (net)                                                      81  213.986 
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)                               0.000    0.074    0.000    0.002 &    0.264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)                                          0.037             0.177 &    0.441 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)                           1    4.154 
  core/be/icc_place34/INP (NBUFFX8)                                                              0.000    0.037    0.000    0.000 &    0.442 r
  core/be/icc_place34/Z (NBUFFX8)                                                                         0.051             0.080 &    0.522 r
  core/be/n82 (net)                                                                5   40.843 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)               -0.024    0.051   -0.010   -0.008 &    0.514 r
  data arrival time                                                                                                                    0.514

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                                            -0.054      0.299
  library hold time                                                                                                         0.050      0.349
  data required time                                                                                                                   0.349
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.349
  data arrival time                                                                                                                   -0.514
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.165


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)                               0.000    0.071    0.000    0.003 &    0.266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)                                          0.036             0.176 &    0.442 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)                           1    3.833 
  core/be/icc_place45/INP (NBUFFX8)                                                              0.000    0.036    0.000    0.000 &    0.442 r
  core/be/icc_place45/Z (NBUFFX8)                                                                         0.051             0.080 &    0.522 r
  core/be/n93 (net)                                                                5   42.069 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)               -0.024    0.051   -0.010   -0.008 &    0.514 r
  data arrival time                                                                                                                    0.514

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                                            -0.054      0.299
  library hold time                                                                                                         0.050      0.349
  data required time                                                                                                                   0.349
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.349
  data arrival time                                                                                                                   -0.514
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.165


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  162.322 
  CTSINVX8_G1B4I2/INP (INVX8)                                                    -0.000    0.105   -0.000    0.043 &    0.043 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                               0.094             0.057 &    0.100 f
  clk_i_G1B1I2 (net)                                                3  183.086 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.094    0.000    0.011 &    0.111 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.070             0.034 &    0.145 r
  clk_i_G1B2I4 (net)                                                5  166.265 
  core/CTSINVX8_G1B2I12/INP (INVX4)                                               0.000    0.070    0.000    0.002 &    0.147 r
  core/CTSINVX8_G1B2I12/ZN (INVX4)                                                         0.127             0.076 &    0.223 f
  core/clk_i_G1B3I12 (net)                                          5  165.852 
  core/CTSINVX16_G1B1I43_1/INP (INVX8)                                            0.000    0.127    0.000    0.009 &    0.231 f
  core/CTSINVX16_G1B1I43_1/ZN (INVX8)                                                      0.180             0.102 &    0.333 r
  core/clk_i_G1B4I43 (net)                                        177  386.326 
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)                0.000    0.180    0.000    0.004 &    0.337 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)                           0.062             0.227 &    0.564 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)            4   16.640 
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)                 -0.002    0.062   -0.000   -0.000 &    0.564 f
  data arrival time                                                                                                     0.564

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                     0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                               0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                    0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                              0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                               0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                         0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                           7  235.582 
  core/CTSINVX8_G1B1I63/INP (INVX4)                                               0.000    0.125    0.000    0.007 &    0.224 f
  core/CTSINVX8_G1B1I63/ZN (INVX4)                                                         0.293             0.148 &    0.371 r
  core/clk_i_G1B4I63 (net)                                        123  343.427 
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)                0.000    0.295    0.000    0.010 &    0.381 r
  clock reconvergence pessimism                                                                             -0.000      0.381
  library hold time                                                                                          0.018      0.399
  data required time                                                                                                    0.399
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.399
  data arrival time                                                                                                    -0.564
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.165


  Startpoint: core/be/be_mem/dcache/half_op_tl_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/half_op_tv_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                   0.000      0.000
  clock source latency                                                                         0.000      0.000
  clk_i (in)                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                         2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                       0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                 0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                  1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                      0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                  6  252.981 
  CTSINVX8_G1B2I3/INP (INVX4)                                       0.000    0.121    0.000    0.008 &    0.101 r
  CTSINVX8_G1B2I3/ZN (INVX4)                                                 0.116             0.079 &    0.179 f
  clk_i_G1B3I3 (net)                                  5  130.705 
  CTSINVX16_G1B1I68/INP (INVX8)                                     0.000    0.116    0.000    0.002 &    0.182 f
  CTSINVX16_G1B1I68/ZN (INVX8)                                               0.174             0.096 &    0.278 r
  clk_i_G1B4I68 (net)                               164  376.054 
  core/be/be_mem/dcache/half_op_tl_r_reg/CLK (DFFX1)                0.000    0.174    0.000    0.004 &    0.282 r
  core/be/be_mem/dcache/half_op_tl_r_reg/Q (DFFX1)                           0.047             0.216 &    0.498 f
  core/be/be_mem/dcache/half_op_tl_r (net)            2    9.991 
  core/be/be_mem/dcache/U798/IN3 (AO22X1)                          -0.004    0.047   -0.001   -0.001 &    0.497 f
  core/be/be_mem/dcache/U798/Q (AO22X1)                                      0.032             0.068 &    0.565 f
  core/be/be_mem/dcache/n821 (net)                    1    2.560 
  core/be/be_mem/dcache/half_op_tv_r_reg/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.565 f
  data arrival time                                                                                       0.565

  clock core_clk (rise edge)                                                                   0.000      0.000
  clock source latency                                                                         0.000      0.000
  clk_i (in)                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                         2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                       0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                 0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                  1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                      0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                  6  292.248 
  CTSINVX16_G1B2I16/INP (INVX4)                                     0.000    0.154    0.000    0.012 &    0.125 r
  CTSINVX16_G1B2I16/ZN (INVX4)                                               0.194             0.125 &    0.250 f
  clk_i_G1B3I16 (net)                                 6  247.305 
  CTSINVX16_G1B1I108/INP (INVX8)                                    0.000    0.195    0.000    0.008 &    0.258 f
  CTSINVX16_G1B1I108/ZN (INVX8)                                              0.239             0.134 &    0.392 r
  clk_i_G1B4I108 (net)                              168  497.514 
  core/be/be_mem/dcache/half_op_tv_r_reg/CLK (DFFX1)                0.000    0.240    0.000    0.006 &    0.398 r
  clock reconvergence pessimism                                                               -0.020      0.378
  library hold time                                                                            0.022      0.400
  data required time                                                                                      0.400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      0.400
  data arrival time                                                                                      -0.565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.165


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I5/INP (INVX32)                                                           0.000    0.169    0.000    0.016 &    0.229 f
  core/be/CTSINVX8_G1B1I5/ZN (INVX32)                                                                     0.074             0.034 &    0.262 r
  core/be/clk_i_G1B4I5 (net)                                                      81  213.986 
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)                               0.000    0.074    0.000    0.002 &    0.264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)                                          0.041             0.179 &    0.444 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)                           1    5.368 
  core/be/icc_place37/INP (NBUFFX8)                                                              0.000    0.041    0.000    0.000 &    0.444 r
  core/be/icc_place37/Z (NBUFFX8)                                                                         0.049             0.080 &    0.524 r
  core/be/n85 (net)                                                                5   37.976 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)               -0.022    0.036   -0.010   -0.007 &    0.517 r
  data arrival time                                                                                                                    0.517

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.517
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.166


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)                               0.000    0.070    0.000    0.001 &    0.264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)                                          0.036             0.176 &    0.439 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)                           1    3.600 
  core/be/icc_place46/INP (NBUFFX8)                                                              0.000    0.036    0.000    0.000 &    0.439 r
  core/be/icc_place46/Z (NBUFFX8)                                                                         0.048             0.078 &    0.518 r
  core/be/n94 (net)                                                                5   35.983 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)               -0.011    0.035   -0.003   -0.000 &    0.517 r
  data arrival time                                                                                                                    0.517

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.517
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.167


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)                               0.000    0.070    0.000    0.001 &    0.264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)                                          0.036             0.176 &    0.439 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)                           1    3.600 
  core/be/icc_place46/INP (NBUFFX8)                                                              0.000    0.036    0.000    0.000 &    0.439 r
  core/be/icc_place46/Z (NBUFFX8)                                                                         0.048             0.078 &    0.518 r
  core/be/n94 (net)                                                                5   35.983 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)               -0.011    0.035   -0.003   -0.001 &    0.516 r
  data arrival time                                                                                                                    0.516

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                                            -0.054      0.299
  library hold time                                                                                                         0.050      0.349
  data required time                                                                                                                   0.349
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.349
  data arrival time                                                                                                                   -0.516
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.167


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I7/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                     6  252.981 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.121    0.000    0.021 &    0.114 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.097             0.063 &    0.177 f
  core/clk_i_G1B3I7 (net)                                                7  187.809 
  core/be/CTSINVX16_G1B1I89/INP (INVX8)                                                0.000    0.097    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I89/ZN (INVX8)                                                          0.176             0.094 &    0.277 r
  core/be/clk_i_G1B4I89 (net)                                          183  394.178 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/CLK (DFFX1)                0.000    0.176    0.000    0.003 &    0.281 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/Q (DFFX1)                           0.097             0.246 &    0.527 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (net)           11   31.010 
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/D (DFFX1)                        0.000    0.097    0.000    0.001 &    0.528 f
  data arrival time                                                                                                          0.528

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                          0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                    0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                     1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                         0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                   0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                     6  292.248 
  core/CTSINVX16_G1B2I7/INP (INVX8)                                                    0.000    0.163    0.000    0.025 &    0.138 r
  core/CTSINVX16_G1B2I7/ZN (INVX8)                                                              0.124             0.079 &    0.217 f
  core/clk_i_G1B3I7 (net)                                                7  235.582 
  core/be/CTSINVX16_G1B1I37_1/INP (INVX4)                                              0.000    0.125    0.000    0.006 &    0.222 f
  core/be/CTSINVX16_G1B1I37_1/ZN (INVX4)                                                        0.307             0.160 &    0.383 r
  core/be/clk_i_G1B4I37 (net)                                          143  368.337 
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)                      0.000    0.309    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                                  -0.040      0.349
  library hold time                                                                                               0.011      0.360
  data required time                                                                                                         0.360
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.360
  data arrival time                                                                                                         -0.528
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.168


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I5/INP (INVX32)                                                           0.000    0.169    0.000    0.016 &    0.229 f
  core/be/CTSINVX8_G1B1I5/ZN (INVX32)                                                                     0.074             0.034 &    0.262 r
  core/be/clk_i_G1B4I5 (net)                                                      81  213.986 
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)                               0.000    0.074    0.000    0.002 &    0.264 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)                                          0.041             0.179 &    0.444 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)                           1    5.368 
  core/be/icc_place37/INP (NBUFFX8)                                                              0.000    0.041    0.000    0.000 &    0.444 r
  core/be/icc_place37/Z (NBUFFX8)                                                                         0.049             0.080 &    0.524 r
  core/be/n85 (net)                                                                5   37.976 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)               -0.019    0.036   -0.008   -0.006 &    0.518 r
  data arrival time                                                                                                                    0.518

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                                            -0.054      0.299
  library hold time                                                                                                         0.050      0.349
  data required time                                                                                                                   0.349
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.349
  data arrival time                                                                                                                   -0.518
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.169


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)                               0.000    0.071    0.000    0.002 &    0.266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)                                          0.038             0.177 &    0.442 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)                           1    4.293 
  core/be/icc_place27/INP (NBUFFX8)                                                              0.000    0.038    0.000    0.000 &    0.442 r
  core/be/icc_place27/Z (NBUFFX8)                                                                         0.050             0.080 &    0.523 r
  core/be/n75 (net)                                                                5   40.625 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)               -0.016    0.050   -0.006   -0.003 &    0.520 r
  data arrival time                                                                                                                    0.520

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.520
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.169


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)                               0.000    0.071    0.000    0.003 &    0.266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)                                          0.038             0.177 &    0.443 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)                           1    4.238 
  core/be/icc_place33/INP (NBUFFX8)                                                              0.000    0.038    0.000    0.000 &    0.443 r
  core/be/icc_place33/Z (NBUFFX8)                                                                         0.045             0.078 &    0.521 r
  core/be/n81 (net)                                                                5   30.926 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)               -0.010    0.033   -0.003   -0.001 &    0.520 r
  data arrival time                                                                                                                    0.520

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.520
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.169


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I14/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  162.322 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.042             0.016 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  106.663 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.042    0.000    0.024 &    0.041 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.121             0.052 &    0.093 r
  clk_i_G1B2I3 (net)                                                               6  252.981 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.121    0.000    0.024 &    0.117 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.169             0.096 &    0.213 f
  clk_i_G1B3I14 (net)                                                              7  403.914 
  core/be/CTSINVX8_G1B1I69/INP (INVX32)                                                          0.000    0.169    0.000    0.017 &    0.230 f
  core/be/CTSINVX8_G1B1I69/ZN (INVX32)                                                                    0.070             0.033 &    0.263 r
  core/be/clk_i_G1B4I69 (net)                                                     90  212.036 
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)                               0.000    0.071    0.000    0.003 &    0.266 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)                                          0.063             0.192 &    0.458 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)                           3   13.916 
  core/be/be_checker/scheduler/int_regfile/U212/INP (NBUFFX2)                                   -0.001    0.063   -0.000   -0.000 &    0.458 r
  core/be/be_checker/scheduler/int_regfile/U212/Z (NBUFFX2)                                               0.051             0.072 &    0.530 r
  core/be/be_checker/scheduler/int_regfile/n99 (net)                               2   21.073 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)               -0.023    0.037   -0.011   -0.010 &    0.520 r
  data arrival time                                                                                                                    0.520

  clock core_clk (rise edge)                                                                                                0.000      0.000
  clock source latency                                                                                                      0.000      0.000
  clk_i (in)                                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                                      2  177.932 
  CTSINVX4_G1B4I1/INP (INVX8)                                                                    0.000    0.002    0.000    0.001 &    0.001 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                              0.045             0.017 &    0.017 f
  clk_i_G1B1I1 (net)                                                               1  115.381 
  CTSINVX16_G1B3I3/INP (INVX8)                                                                   0.000    0.085    0.000    0.028 &    0.045 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                                             0.149             0.068 &    0.113 r
  clk_i_G1B2I3 (net)                                                               6  292.248 
  CTSINVX8_G1B2I14/INP (INVX8)                                                                   0.000    0.164    0.000    0.029 &    0.141 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                                                             0.226             0.126 &    0.267 f
  clk_i_G1B3I14 (net)                                                              7  536.857 
  core/be/CTSINVX8_G1B1I90/INP (INVX32)                                                          0.000    0.235    0.000    0.030 &    0.298 f
  core/be/CTSINVX8_G1B1I90/ZN (INVX32)                                                                    0.104             0.047 &    0.345 r
  core/be/clk_i_G1B4I90 (net)                                                    101  326.872 
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)                   0.000    0.082    0.000    0.010 &    0.355 r
  clock reconvergence pessimism                                                                                            -0.054      0.301
  library hold time                                                                                                         0.050      0.351
  data required time                                                                                                                   0.351
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   0.351
  data arrival time                                                                                                                   -0.520
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                          0.169

Report timing status: Processing group core_clk (total endpoints 16784)...10% done.
Report timing status: Processing group core_clk (total endpoints 16784)...20% done.
Report timing status: Processing group core_clk (total endpoints 16784)...30% done.
Report timing status: Processing group core_clk (total endpoints 16784)...40% done.
Report timing status: Processing group core_clk (total endpoints 16784)...50% done.
Report timing status: Processing group core_clk (total endpoints 16784)...60% done.
Report timing status: Processing group core_clk (total endpoints 16784)...70% done.
Report timing status: Processing group core_clk (total endpoints 16784)...80% done.
Report timing status: Processing group core_clk (total endpoints 16784)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 16754 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
