gpasm-1.7.0_beta1 (Jan 22 2015)_divulong.asm      2015-1-22  23:30:19          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:30:19 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divulong.c"
                      00009         list    p=30p011
                      00010         radix dec
                      00011         include "mc30p011.inc"
                      00001                 LIST
                      00002 ;mc30p011.inc    Standard Header File, Version 1.00 by Sinomcu
                      00225                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divulong
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divulong_0 udata
0000                  00038 r0x1003 res     1
0000                  00039 r0x1002 res     1
0001                  00040 r0x1001 res     1
0001                  00041 r0x1000 res     1
0002                  00042 r0x1007 res     1
0002                  00043 r0x1006 res     1
0003                  00044 r0x1005 res     1
0003                  00045 r0x1004 res     1
0004                  00046 r0x1008 res     1
0004                  00047 r0x1009 res     1
0005                  00048 r0x100A res     1
0005                  00049 r0x100B res     1
0006                  00050 r0x100C res     1
0006                  00051 r0x100D res     1
0007                  00052 r0x100E res     1
0007                  00053 r0x100F res     1
                      00054 ;--------------------------------------------------------
                      00055 ; initialized data
                      00056 ;--------------------------------------------------------
                      00057 ;--------------------------------------------------------
                      00058 ; overlayable items in internal ram 
                      00059 ;--------------------------------------------------------
                      00060 ;       udata_ovr
                      00061 ;--------------------------------------------------------
                      00062 ; code
                      00063 ;--------------------------------------------------------
                      00064 code__divulong  code
                      00065 ;***
                      00066 ;  pBlock Stats: dbName = C
                      00067 ;***
                      00068 ;entry:  __divulong     ;Function start
                      00069 ; 2 exit points
                      00070 ;has an exit
                      00071 ;23 compiler assigned registers:
                      00072 ;   r0x1000
                      00073 ;   STK00
                      00074 ;   r0x1001
                      00075 ;   STK01
                      00076 ;   r0x1002
                      00077 ;   STK02
                      00078 ;   r0x1003
                      00079 ;   STK03
                      00080 ;   r0x1004
                      00081 ;   STK04
                      00082 ;   r0x1005
                      00083 ;   STK05
                      00084 ;   r0x1006
                      00085 ;   STK06
                      00086 ;   r0x1007
                      00087 ;   r0x1008
                      00088 ;   r0x1009
                      00089 ;   r0x100A
                      00090 ;   r0x100B
                      00091 ;   r0x100C
                      00092 ;   r0x100D
                      00093 ;   r0x100E
                      00094 ;   r0x100F
                      00095 ;; Starting pCode block
                      00096 ;;[ICODE] ../libsdcc/_divulong.c:30:  _entry($12) :
                      00097 ;;[ICODE] ../libsdcc/_divulong.c:30:    proc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0000                  00098 __divulong      ;Function start
                      00099 ; 2 exit points
                      00100 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00101 ;       .line   30; "../libsdcc/_divulong.c"    _divulong (unsigned long a, unsigned long b)
0000   1580           00102         MOVRA   r0x1000
0001   1600           00103         MOVAR   STK00
0002   1580           00104         MOVRA   r0x1001
0003   1600           00105         MOVAR   STK01
0004   1580           00106         MOVRA   r0x1002
0005   1600           00107         MOVAR   STK02
0006   1580           00108         MOVRA   r0x1003
                      00109 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0007   1600           00110         MOVAR   STK03
0008   1580           00111         MOVRA   r0x1004
0009   1600           00112         MOVAR   STK04
000A   1580           00113         MOVRA   r0x1005
000B   1600           00114         MOVAR   STK05
000C   1580           00115         MOVRA   r0x1006
000D   1600           00116         MOVAR   STK06
000E   1580           00117         MOVRA   r0x1007
                      00118 ;;[ICODE] ../libsdcc/_divulong.c:32:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {unsigned-long-int literal}
                      00119 ;       .line   32; "../libsdcc/_divulong.c"    unsigned long result = 0;
000F   1D80           00120         CLRR    r0x1008
0010   1D80           00121         CLRR    r0x1009
0011   1D80           00122         CLRR    r0x100A
0012   1D80           00123         CLRR    r0x100B
                      00124 ;;[ICODE] ../libsdcc/_divulong.c:33:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] := 0x1 {unsigned-long-int literal}
                      00125 ;       .line   33; "../libsdcc/_divulong.c"    unsigned long mask = 0x01;
0013   0B01           00126         MOVAI   0x01
0014   1580           00127         MOVRA   r0x100C
0015   1D80           00128         CLRR    r0x100D
0016   1D80           00129         CLRR    r0x100E
0017   1D80           00130         CLRR    r0x100F
                      00131 ;;[ICODE] ../libsdcc/_divulong.c:36:    if iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] != 0 goto _whilecontinue_0($3)
                      00132 ;       .line   36; "../libsdcc/_divulong.c"    if (!b) return (unsigned long)-1;
0018   1600           00133         MOVAR   r0x1007
0019   1700           00134         ORAR    r0x1006
001A   1700           00135         ORAR    r0x1005
001B   1700           00136         ORAR    r0x1004
001C   3103           00137         JBSET   STATUS,2
001D   2800           00138         GOTO    _00107_DS_
                      00139 ;;[ICODE] ../libsdcc/_divulong.c:36:    ret 0xffffffff {unsigned-long-int literal}
001E   0BFF           00140         MOVAI   0xff
001F   1580           00141         MOVRA   STK02
0020   0BFF           00142         MOVAI   0xff
0021   1580           00143         MOVRA   STK01
0022   0BFF           00144         MOVAI   0xff
0023   1580           00145         MOVRA   STK00
0024   0BFF           00146         MOVAI   0xff
0025   2800           00147         GOTO    _00115_DS_
                      00148 ;;[ICODE] ../libsdcc/_divulong.c:40:  _whilecontinue_0($3) :
                      00149 ;;[ICODE] ../libsdcc/_divulong.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80000000 {unsigned-long-int literal}
0026                  00150 _00107_DS_
                      00151 ;       .line   40; "../libsdcc/_divulong.c"    while (!(b & (1UL << (8*sizeof(unsigned long)-1)))) {
0026   3780           00152         JBCLR   r0x1004,7
0027   2800           00153         GOTO    _00112_DS_
                      00154 ;;[ICODE] ../libsdcc/_divulong.c:40:    if iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00155 ;;[ICODE] ../libsdcc/_divulong.c:41:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00156 ;       .line   41; "../libsdcc/_divulong.c"    b <<= 1;
0028   3C03           00157         BCLR    STATUS,0
0029   1480           00158         RLR     r0x1007
002A   1480           00159         RLR     r0x1006
002B   1480           00160         RLR     r0x1005
002C   1480           00161         RLR     r0x1004
                      00162 ;;[ICODE] ../libsdcc/_divulong.c:42:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] << 0x1 {const-unsigned-char literal}
                      00163 ;       .line   42; "../libsdcc/_divulong.c"    mask <<= 1;
002D   3C03           00164         BCLR    STATUS,0
002E   1480           00165         RLR     r0x100C
002F   1480           00166         RLR     r0x100D
0030   1480           00167         RLR     r0x100E
0031   1480           00168         RLR     r0x100F
                      00169 ;;[ICODE] ../libsdcc/_divulong.c:42:     goto _whilecontinue_0($3)
0032   2800           00170         GOTO    _00107_DS_
                      00171 ;;[ICODE] ../libsdcc/_divulong.c:47:  _whilecontinue_1($8) :
                      00172 ;;[ICODE] ../libsdcc/_divulong.c:47:    if iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] == 0 goto _whilebreak_1($10)
0033                  00173 _00112_DS_
                      00174 ;       .line   47; "../libsdcc/_divulong.c"    while (mask) {
0033   1600           00175         MOVAR   r0x100C
0034   1700           00176         ORAR    r0x100D
0035   1700           00177         ORAR    r0x100E
0036   1700           00178         ORAR    r0x100F
0037   3503           00179         JBCLR   STATUS,2
0038   2800           00180         GOTO    _00114_DS_
                      00181 ;;[ICODE] ../libsdcc/_divulong.c:48:    iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] < iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00182 ;       .line   48; "../libsdcc/_divulong.c"    if (a >= b) {
0039   1600           00183         MOVAR   r0x1004
003A   1200           00184         RSUBAR  r0x1000
003B   3103           00185         JBSET   STATUS,2
003C   2800           00186         GOTO    _00129_DS_
003D   1600           00187         MOVAR   r0x1005
003E   1200           00188         RSUBAR  r0x1001
003F   3103           00189         JBSET   STATUS,2
0040   2800           00190         GOTO    _00129_DS_
0041   1600           00191         MOVAR   r0x1006
0042   1200           00192         RSUBAR  r0x1002
0043   3103           00193         JBSET   STATUS,2
0044   2800           00194         GOTO    _00129_DS_
0045   1600           00195         MOVAR   r0x1007
0046   1200           00196         RSUBAR  r0x1003
0047                  00197 _00129_DS_
0047   3003           00198         JBSET   STATUS,0
0048   2800           00199         GOTO    _00111_DS_
                      00200 ;;genSkipc:3246: created from rifx:0xbfdfeaf0
                      00201 ;;[ICODE] ../libsdcc/_divulong.c:48:    if iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00202 ;;[ICODE] ../libsdcc/_divulong.c:49:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ]
                      00203 ;       .line   49; "../libsdcc/_divulong.c"    result += mask;
0049   1600           00204         MOVAR   r0x100C
004A   1F80           00205         ADDRA   r0x1008
004B   1600           00206         MOVAR   r0x100D
004C   3403           00207         JBCLR   STATUS,0
004D   1800           00208         JZAR    r0x100D
004E   1F80           00209         ADDRA   r0x1009
004F   1600           00210         MOVAR   r0x100E
0050   3403           00211         JBCLR   STATUS,0
0051   1800           00212         JZAR    r0x100E
0052   1F80           00213         ADDRA   r0x100A
0053   1600           00214         MOVAR   r0x100F
0054   3403           00215         JBCLR   STATUS,0
0055   1800           00216         JZAR    r0x100F
0056   1F80           00217         ADDRA   r0x100B
                      00218 ;;[ICODE] ../libsdcc/_divulong.c:50:    iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] - iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00219 ;       .line   50; "../libsdcc/_divulong.c"    a -= b;
0057   1600           00220         MOVAR   r0x1007
0058   1280           00221         RSUBRA  r0x1003
0059   1600           00222         MOVAR   r0x1006
005A   3003           00223         JBSET   STATUS,0
005B   1800           00224         JZAR    r0x1006
005C   1280           00225         RSUBRA  r0x1002
005D   1600           00226         MOVAR   r0x1005
005E   3003           00227         JBSET   STATUS,0
005F   1800           00228         JZAR    r0x1005
0060   1280           00229         RSUBRA  r0x1001
0061   1600           00230         MOVAR   r0x1004
0062   3003           00231         JBSET   STATUS,0
0063   1800           00232         JZAR    r0x1004
0064   1280           00233         RSUBRA  r0x1000
                      00234 ;;[ICODE] ../libsdcc/_divulong.c:50:  _iffalse_1($7) :
                      00235 ;;[ICODE] ../libsdcc/_divulong.c:52:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00236 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=4, sign=0, same=1, offr=0
0065                  00237 _00111_DS_
                      00238 ;       .line   52; "../libsdcc/_divulong.c"    b >>= 1;
0065   3C03           00239         BCLR    STATUS,0
0066   1380           00240         RRR     r0x1004
0067   1380           00241         RRR     r0x1005
0068   1380           00242         RRR     r0x1006
0069   1380           00243         RRR     r0x1007
                      00244 ;;[ICODE] ../libsdcc/_divulong.c:53:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] >> 0x1 {const-unsigned-char literal}
                      00245 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=4, sign=0, same=1, offr=0
                      00246 ;       .line   53; "../libsdcc/_divulong.c"    mask >>= 1;
006A   3C03           00247         BCLR    STATUS,0
006B   1380           00248         RRR     r0x100F
006C   1380           00249         RRR     r0x100E
006D   1380           00250         RRR     r0x100D
006E   1380           00251         RRR     r0x100C
                      00252 ;;[ICODE] ../libsdcc/_divulong.c:53:     goto _whilecontinue_1($8)
006F   2800           00253         GOTO    _00112_DS_
                      00254 ;;[ICODE] ../libsdcc/_divulong.c:53:  _whilebreak_1($10) :
                      00255 ;;[ICODE] ../libsdcc/_divulong.c:56:    ret iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ]
0070                  00256 _00114_DS_
                      00257 ;       .line   56; "../libsdcc/_divulong.c"    return result;
0070   1600           00258         MOVAR   r0x1008
0071   1580           00259         MOVRA   STK02
0072   1600           00260         MOVAR   r0x1009
0073   1580           00261         MOVRA   STK01
0074   1600           00262         MOVAR   r0x100A
0075   1580           00263         MOVRA   STK00
0076   1600           00264         MOVAR   r0x100B
                      00265 ;;[ICODE] ../libsdcc/_divulong.c:56:  _return($11) :
                      00266 ;;[ICODE] ../libsdcc/_divulong.c:56:    eproc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0077                  00267 _00115_DS_
0077   000C           00268         RETURN  
                      00269 ; exit point of __divulong
                      00270 
                      00271 
                      00272 ;       code size estimation:
                      00273 ;         120+    0 =   120 instructions (  240 byte)
                      00274 
                      00275         end
gpasm-1.7.0_beta1 (Jan 22 2015)_divulong.asm      2015-1-22  23:30:19          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

BUZOUT                            00000005
C                                 00000000
DC                                00000001
DDR0                              00000045
DDR00                             00000000
DDR01                             00000001
DDR02                             00000002
DDR03                             00000003
DDR1                              00000046
DDR10                             00000000
DDR11                             00000001
DDR12                             00000002
DDR14                             00000004
DDR15                             00000005
DDR16                             00000006
DDR17                             00000007
EIS                               00000006
FSR                               00000004
GIE                               00000007
INDF                              00000000
INT0IE                            00000002
INT0IF                            00000002
INT0M                             00000006
INTECON                           0000000E
INTFLAG                           0000000F
KBIE                              00000001
KBIF                              00000001
KBIM                              00000009
KBIM0                             00000000
KBIM1                             00000001
KBIM2                             00000002
KBIM3                             00000003
KBIM4                             00000004
KBIM5                             00000005
KBIM6                             00000006
KBIM7                             00000007
MCR                               00000008
ODCON                             0000000C
P0                                00000005
P00                               00000000
P00PD                             00000000
P01                               00000001
P01PD                             00000001
P02                               00000002
P02PD                             00000002
P03                               00000003
P03PD                             00000003
P1                                00000006
P10                               00000000
P10OD                             00000000
P10PD                             00000004
P10PU                             00000000
P11                               00000001
P11OD                             00000001
P11PD                             00000005
P11PU                             00000001
P12                               00000002
P12OD                             00000002
P12PD                             00000006
P12PU                             00000002
P13                               00000003
P14                               00000004
P14OD                             00000004
P14PU                             00000004
P15                               00000005
P15OD                             00000005
P15PU                             00000005
P16                               00000006
P16OD                             00000006
P16PU                             00000006
P17                               00000007
P17OD                             00000007
P17PU                             00000007
PCL                               00000002
PCLATH                            0000000A
PD                                00000003
PDCON                             0000000B
PUCON                             0000000D
PWMOUT                            00000006
RST                               00000007
STATUS                            00000003
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             00000001
T0CR                              00000041
T0IE                              00000000
T0IF                              00000000
T0PTA                             00000003
T0PTS                             00000005
T0SE                              00000004
T1CNT                             0000004D
T1CR                              0000004C
T1DATA                            0000004F
T1IE                              00000001
T1IF                              00000000
T1LOAD                            0000004E
TBS                               00000007
TMCR                              0000004B
TMR1EN                            00000007
TO                                00000004
WDTEN                             00000007
Z                                 00000002
_00107_DS_                        00000026
_00111_DS_                        00000065
_00112_DS_                        00000033
_00114_DS_                        00000070
_00115_DS_                        00000077
_00129_DS_                        00000047
_CONFIG0                          00002000
_CONFIG1                          00002001
_CP_ALL                           00001FFF
_FCPU_2T                          00003F7F
_FCPU_4T                          00003FFF
_IRC_1M                           00003FCF
_IRC_2M                           00003FDF
_IRC_444K                         00003FAF
_IRC_4M                           00003FEF
_IRC_8M                           00003FFF
_MCLR_OFF                         00003FF7
_MCLR_ON                          00003FFF
_OSC_HXT                          00002FFF
_OSC_IRC                          000037FF
_OSC_IRC_RTC                      00003FFF
_OSC_LXT                          000027FF
_PWRT_OFF                         00003BFF
_PWRT_ON                          00003FFF
_RD_FROM_PIN                      00003FFF
_RD_FROM_REG                      00003EFF
_SMT_OFF                          00003FFF
_SMT_ON                           00003DFF
_TWDT_18MS                        00003FFF
_TWDT_288MS                       00003DFF
_TWDT_4P5MS                       00003EFF
_TWDT_72MS                        00003CFF
_VBOR_15                          00003FF8
_VBOR_18                          00003FF9
_VBOR_20                          00003FFA
_VBOR_22                          00003FFB
_VBOR_24                          00003FFC
_VBOR_26                          00003FFD
_VBOR_30                          00003FFE
_VBOR_36                          00003FFF
_WDT_OFF                          000037FF
_WDT_ON                           00003FFF
__30P011                          00000001
__divulong                        00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

