/dts-v1/;

/include/ "zynq-zc706.dtsi"
/include/ "zynq-zc706-adv7511.dtsi"

&uart0 {
	status = "okay";
};

&i2c_mux {
	i2c@5 { /* HPC IIC */
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <5>;

		eeprom@50 {
			compatible = "at24,24c02";
			reg = <0x50>;
		};

		eeprom@54 {
			compatible = "at24,24c02";
			reg = <0x54>;
		};

		ad7291@2f {
			compatible = "adi,ad7291";
			reg = <0x2f>;
		};
	};
};

&fpga_axi {
	jesd204rx_dma: jesd204rx-dma@7c400000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c400000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 57 0>; // UG858, Table 7-4: IRQF2P[13] -> IRQ[89-32]
		clocks = <&clkc 17>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <2>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <0>;
			};
		};
	};

	jesd204ro_dma: jesd204ro-dma@7c440000  {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c440000  0x10000>;
		#dma-cells = <1>;
		interrupts = <0 55 0>; // UG858, Table 7-4: IRQF2P[11] -> IRQ[87-32]
		clocks = <&clkc 17>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <2>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <0>;
			};
		};
	};

	jesd204tx_dma: jesd204tx-dma@7c420000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c420000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 56 0>; // UG858, Table 7-4: IRQF2P[12] -> IRQ[88-32]
		clocks = <&clkc 17>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <128>;
				adi,source-bus-type = <0>;
				adi,destination-bus-width = <128>;
				adi,destination-bus-type = <2>;
				adi,cyclic;
			};
		};
	};

	jesd204rx_layer3: jesd204rx-layer3@44a00000 {
		compatible = "adi,axi-adrv9009-rx-1.0";
		reg = <0x44a00000 0x8000>;
		dmas = <&jesd204rx_dma 0>;
		dma-names = "rx"; // the name is aligned with the driver
		spibus-connected = <&trx0_adrv9009>;
	};

	jesd204ro_layer3: jesd204ro-layer3@44a20000 {
		compatible = "adi,axi-adrv9009-obs-1.0";
		reg = <0x44a20000 0x1000>;
		dmas = <&jesd204ro_dma 0>;
		dma-names = "rx"; // the name is aligned with the driver
		clocks = <&trx0_adrv9009 1>;
		clock-names = "sampl_clk"; // the name is aligned with the driver
	};

	jesd204tx_layer3: jesd204tx-layer3@44a10000 {
		compatible = "adi,axi-adrv9009-tx-1.0";
		reg = <0x44a10000 0x4000>;
		dmas = <&jesd204tx_dma 0>;
		dma-names = "tx"; // the name is aligned with the driver
		clocks = <&trx0_adrv9009 2>;
		clock-names = "sampl_clk"; // the name is aligned with the driver
		spibus-connected = <&trx0_adrv9009>;
		adi,axi-pl-fifo-disable;//adi,axi-pl-fifo-enable; see "plddrbypass-gpios"
	};

	jesd204rx_layer2: jesd204rx-layer2@44aa0000 {
		compatible = "adi,axi-jesd204-rx-1.0";
		reg = <0x44aa0000 0x1000>;

		interrupts = <0 54 0>; // UG858, Table 7-4: IRQF2P[10] -> IRQ[86-32]

		clocks = <&clkc 15>, <&jesd204rx_clkgen>, <&jesd204rx_layer1 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk"; // the name is aligned with the driver

		#clock-cells = <0>;
		clock-output-names = "jesd_rx_lane_clk";

		adi,octets-per-frame = <4>;
		adi,frames-per-multiframe = <32>;
	};

	jesd204tx_layer2: jesd204tx-layer2@44a90000 {
		compatible = "adi,axi-jesd204-tx-1.0";
		reg = <0x44a90000 0x1000>;

		interrupts = <0 53 0>; // UG858, Table 7-4: IRQF2P[9] -> IRQ[85-32]

		clocks = <&clkc 15>, <&jesd204tx_clkgen>, <&jesd204tx_layer1 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk"; // the name is aligned with the driver

		#clock-cells = <0>;
		clock-output-names = "jesd_tx_lane_clk";

		adi,octets-per-frame = <2>;
		adi,frames-per-multiframe = <32>;
		adi,converter-resolution = <16>;
		adi,bits-per-sample = <16>;
		adi,converters-per-device = <4>;
		adi,control-bits-per-sample = <0>;
	};

	jesd204ro_layer2: jesd204ro-layer2@44ab0000 {
		compatible = "adi,axi-jesd204-rx-1.0";
		reg = <0x44ab0000 0x1000>;

		interrupts = <0 52 0>; // UG858, Table 7-4: IRQF2P[8] -> IRQ[84-32]

		clocks = <&clkc 15>, <&jesd204ro_clkgen>, <&jesd204ro_layer1 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk"; // the name is aligned with the driver

		#clock-cells = <0>;
		clock-output-names = "jesd_ro_lane_clk";

		adi,octets-per-frame = <4>;
		adi,frames-per-multiframe = <32>;
	};

	jesd204tx_clkgen: jesd204tx-clkgen@43c00000  {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x43c00000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 8>;
		clock-output-names = "axi_tx_clkgen";
	};

	jesd204rx_clkgen: jesd204rx-clkgen@43c10000  {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x43c10000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 8>;
		clock-output-names = "axi_rx_clkgen";
	};

	jesd204ro_clkgen: jesd204ro-clkgen@43c20000  {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x43c20000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 8>;
		clock-output-names = "axi_ro_clkgen";
	};

	jesd204rx_layer1: jesd204rx-layer1@44a60000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a60000 0x1000>;

		clocks = <&clk0_ad9528 8>, <&jesd204rx_clkgen 0>;
		clock-names = "conv", "div40"; // the name is aligned with the driver

		#clock-cells = <1>;
		clock-output-names = "rx_gt_clk", "rx_out_clk";

		adi,sys-clk-select = <0>;
		adi,out-clk-select = <3>;
		adi,use-lpm-enable;
		adi,use-cpll-enable;
	};

	jesd204ro_layer1: jesd204ro-layer1@44a50000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a50000 0x1000>;

		clocks = <&clk0_ad9528 8>, <&jesd204ro_clkgen>;
		clock-names = "conv", "div40"; // the name is aligned with the driver

		#clock-cells = <1>;
		clock-output-names = "ro_gt_clk", "ro_out_clk";

		adi,sys-clk-select = <0>;
		adi,out-clk-select = <3>;
		adi,use-lpm-enable;
		adi,use-cpll-enable;
	};

	jesd204tx_layer1: jesd204tx-layer1@44a80000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a80000 0x1000>;

		clocks = <&clk0_ad9528 8>, <&jesd204tx_clkgen>;
		clock-names = "conv", "div40"; // the name is aligned with the driver

		#clock-cells = <1>;
		clock-output-names = "tx_gt_clk", "tx_out_clk";

		adi,sys-clk-select = <3>;
		adi,out-clk-select = <3>;
	};
};

&spi0 {
	status = "okay";
};

#define fmc_spi spi0

#include "fhk_adrv9009.dtsi"

// adrv9009_dac_fifo_bypass_s 60
// ad9528_reset_b,       // 59
// ad9528_sysref_req,    // 58
// adrv9009_tx1_enable,    // 57
// adrv9009_tx2_enable,    // 56
// adrv9009_rx1_enable,    // 55
// adrv9009_rx2_enable,    // 54
// adrv9009_test,          // 53
// adrv9009_reset_b,       // 52
// adrv9009_gpint,         // 51
// adrv9009_gpio_00,       // 50
// adrv9009_gpio_01,       // 49
// adrv9009_gpio_02,       // 48
// adrv9009_gpio_03,       // 47
// adrv9009_gpio_04,       // 46
// adrv9009_gpio_05,       // 45
// adrv9009_gpio_06,       // 44
// adrv9009_gpio_07,       // 43
// adrv9009_gpio_15,       // 42
// adrv9009_gpio_08,       // 41
// adrv9009_gpio_09,       // 40
// adrv9009_gpio_10,       // 39
// adrv9009_gpio_11,       // 38
// adrv9009_gpio_12,       // 37
// adrv9009_gpio_14,       // 36
// adrv9009_gpio_13,       // 35
// adrv9009_gpio_17,       // 34
// adrv9009_gpio_16,       // 33
// adrv9009_gpio_18}));    // 32 + 54

&trx0_adrv9009 {
	reset-gpios = <&gpio0 106 0>;
	test-gpios = <&gpio0 107 0>;
	sysref-req-gpios = <&gpio0 112 0>;
	rx2-enable-gpios = <&gpio0 108 0>;
	rx1-enable-gpios = <&gpio0 109 0>;
	tx2-enable-gpios = <&gpio0 110 0>;
	tx1-enable-gpios = <&gpio0 111 0>;
};

&clk0_ad9528 {
	reset-gpios = <&gpio0 113 0>;
};

&jesd204tx_layer3 {
	plddrbypass-gpios = <&gpio0 114 0>;
};

#include "fhk_zc706ad9009n2.dtsi"
