Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jul 22 20:23:40 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/sha256Accel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                    Path #1                                                    |
+---------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                        |
| Path Delay                | 4.541                                                                                                         |
| Logic Delay               | 2.072(46%)                                                                                                    |
| Net Delay                 | 2.469(54%)                                                                                                    |
| Clock Skew                | -0.039                                                                                                        |
| Slack                     | 4.909                                                                                                         |
| Clock Uncertainty         | 0.035                                                                                                         |
| Clock Pair Classification | Timed                                                                                                         |
| Clock Delay Group         | Same Clock                                                                                                    |
| Logic Levels              | 11                                                                                                            |
| Routes                    | NA                                                                                                            |
| Logical Path              | FDRE/C-(4)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(8)-LUT6-(2)-RAMB18E1/WEA[0] |
| Start Point Clock         | ap_clk                                                                                                        |
| End Point Clock           | ap_clk                                                                                                        |
| DSP Block                 | None                                                                                                          |
| RAM Registers             | None-None                                                                                                     |
| IO Crossings              | 0                                                                                                             |
| Config Crossings          | 0                                                                                                             |
| SLR Crossings             | 0                                                                                                             |
| PBlocks                   | 0                                                                                                             |
| High Fanout               | 8                                                                                                             |
| ASYNC REG                 | 0                                                                                                             |
| Dont Touch                | 0                                                                                                             |
| Mark Debug                | 0                                                                                                             |
| Start Point Pin Primitive | FDRE/C                                                                                                        |
| End Point Pin Primitive   | RAMB18E1/WEA[0]                                                                                               |
| Start Point Pin           | counter_fu_118_reg[1]/C                                                                                       |
| End Point Pin             | ram_reg/WEA[0]                                                                                                |
+---------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (148, 99)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  2  |  3  |  4  |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 14 | 15 | 16 | 17 |
+-----------------+-------------+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 167 | 401 | 242 | 26 | 12 | 12 | 28 | 17 | 14 | 52 |  5 |  8 |  8 |  8 |
+-----------------+-------------+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


