The following files were generated for 'interpolation1' in directory
C:\Users\tom\firstprinciples-audio\VHDL\DAC\ipcore_dir\

Opens the IP Customization GUI:
   Allows the user to customize or recustomize the IP instance.

   * interpolation1.mif

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * interpolation1.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * interpolation1.mif_0
   * interpolation1.mif_1
   * interpolation1.ngc
   * interpolation1.vhd
   * interpolation1.vho
   * interpolation1COEFF_auto0_0.mif
   * interpolation1COEFF_auto1_0.mif
   * interpolation1filt_decode_rom.mif

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * interpolation1.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * interpolation1.asy
   * interpolation1.mif

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * interpolation1.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * interpolation1_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * interpolation1.gise
   * interpolation1.xise

Deliver Readme:
   Readme file for the IP.

   * interpolation1_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * interpolation1_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

