Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Sep 20 12:58:08 2023
| Host         : DESKTOP-P77UBKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proc_top_timing_summary_routed.rpt -pb proc_top_timing_summary_routed.pb -rpx proc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : proc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          136         
SYNTH-15   Warning           Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (932)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 136 register/latch pins with no clock driven by root clock pin: Clk_Core (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (932)
--------------------------------------------------
 There are 932 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  948          inf        0.000                      0                  948           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           948 Endpoints
Min Delay           948 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_3_1/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.637ns  (logic 2.710ns (14.541%)  route 15.927ns (85.459%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 f  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 r  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.241    13.790    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    14.122 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_1_0_i_3/O
                         net (fo=9, routed)           1.318    15.441    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.565 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__2/O
                         net (fo=8, routed)           1.012    16.577    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_3
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.124    16.701 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_1_i_1/O
                         net (fo=1, routed)           1.936    18.637    data_mem/Mem_Data_Write[27]
    RAMB36_X2Y2          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_3_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_0_2/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.607ns  (logic 2.710ns (14.564%)  route 15.897ns (85.436%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 r  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 f  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.095    13.644    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.332    13.976 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_0_i_4/O
                         net (fo=8, routed)           1.018    14.994    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.118 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__0/O
                         net (fo=8, routed)           1.608    16.726    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_3
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124    16.850 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_2_i_1/O
                         net (fo=1, routed)           1.757    18.607    data_mem/Mem_Data_Write[5]
    RAMB36_X2Y0          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_0_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_0_2/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.480ns  (logic 2.710ns (14.665%)  route 15.770ns (85.335%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 r  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 f  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.095    13.644    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.332    13.976 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_0_i_4/O
                         net (fo=8, routed)           1.018    14.994    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.118 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__0/O
                         net (fo=8, routed)           1.613    16.731    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_3
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124    16.855 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_2_i_2/O
                         net (fo=1, routed)           1.625    18.480    data_mem/Mem_Data_Write[4]
    RAMB36_X2Y0          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_3_1/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.320ns  (logic 2.710ns (14.792%)  route 15.610ns (85.208%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 f  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 r  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.241    13.790    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    14.122 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_1_0_i_3/O
                         net (fo=9, routed)           1.318    15.441    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.565 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__2/O
                         net (fo=8, routed)           1.031    16.596    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_3
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.124    16.720 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_1_i_2/O
                         net (fo=1, routed)           1.600    18.320    data_mem/Mem_Data_Write[26]
    RAMB36_X2Y2          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_3_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_3_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.046ns  (logic 2.710ns (15.017%)  route 15.336ns (84.983%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 f  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 r  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.241    13.790    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    14.122 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_1_0_i_3/O
                         net (fo=9, routed)           1.318    15.441    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.565 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__2/O
                         net (fo=8, routed)           0.863    16.428    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_3
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124    16.552 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_0_i_2/O
                         net (fo=1, routed)           1.494    18.046    data_mem/Mem_Data_Write[24]
    RAMB36_X0Y7          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_3_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_3_0/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.880ns  (logic 2.710ns (15.157%)  route 15.170ns (84.843%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 f  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 r  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.241    13.790    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    14.122 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_1_0_i_3/O
                         net (fo=9, routed)           1.318    15.441    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.565 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__2/O
                         net (fo=8, routed)           0.712    16.277    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_3
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124    16.401 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_0_i_1/O
                         net (fo=1, routed)           1.479    17.880    data_mem/Mem_Data_Write[25]
    RAMB36_X0Y7          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_3_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_3_2/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.866ns  (logic 2.710ns (15.168%)  route 15.156ns (84.832%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 f  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 r  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.241    13.790    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    14.122 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_1_0_i_3/O
                         net (fo=9, routed)           1.318    15.441    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.565 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__2/O
                         net (fo=8, routed)           0.882    16.447    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_3
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124    16.571 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_2_i_2/O
                         net (fo=1, routed)           1.295    17.866    data_mem/Mem_Data_Write[28]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_3_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_3_2/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.818ns  (logic 2.710ns (15.209%)  route 15.108ns (84.791%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 f  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 r  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.241    13.790    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I1_O)        0.332    14.122 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_1_0_i_3/O
                         net (fo=9, routed)           1.318    15.441    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.124    15.565 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__2/O
                         net (fo=8, routed)           0.843    16.408    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_3
    SLICE_X8Y14          LUT4 (Prop_lut4_I1_O)        0.124    16.532 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_3_2_i_1/O
                         net (fo=1, routed)           1.286    17.818    data_mem/Mem_Data_Write[29]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_3_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_0_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.804ns  (logic 2.710ns (15.222%)  route 15.094ns (84.778%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 r  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 f  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.095    13.644    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.332    13.976 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_0_i_4/O
                         net (fo=8, routed)           1.018    14.994    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.118 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__0/O
                         net (fo=8, routed)           1.207    16.325    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_3
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124    16.449 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_0_i_3/O
                         net (fo=1, routed)           1.354    17.804    data_mem/Mem_Data_Write[0]
    RAMB36_X1Y0          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_mem/genblk1[1].data_mem_reg_0_0/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.671ns  (logic 2.710ns (15.336%)  route 14.961ns (84.664%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[14]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_1/program_counter_top/program_counter/Program_Count_reg[14]/Q
                         net (fo=6, routed)           1.072     1.528    instruct_mem/program_count[12]
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     1.652 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_38/O
                         net (fo=2, routed)           0.469     2.122    instruct_mem/reg_array_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.118     2.240 f  instruct_mem/reg_array_reg_r1_0_31_0_5_i_17/O
                         net (fo=45, routed)          1.651     3.891    instruct_mem/Program_Count_reg[9]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.217 r  instruct_mem/reg_array_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          2.180     6.396    core_1/register_file/reg_array_reg_r2_0_31_30_31/DPRA3
    SLICE_X8Y10          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     6.546 r  core_1/register_file/reg_array_reg_r2_0_31_30_31/DP/O
                         net (fo=5, routed)           1.055     7.601    core_1/program_counter_top/program_counter/reg_read_data_2[30]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.354     7.955 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_14/O
                         net (fo=2, routed)           0.709     8.664    core_1/program_counter_top/program_counter/alu_input_b__0[30]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.326     8.990 r  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.635     9.625    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_9_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.749 f  core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           1.648    11.397    core_1/program_counter_top/program_counter/Addr_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    11.549 f  core_1/program_counter_top/program_counter/Addr_OBUF[0]_inst_i_2/O
                         net (fo=20, routed)          2.095    13.644    core_1/program_counter_top/program_counter/Program_Count_reg[0]_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.332    13.976 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_0_i_4/O
                         net (fo=8, routed)           1.018    14.994    core_1/data_mem_ctrl/data_mem_sw/genblk1[1].data_mem_reg_2_3
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.118 r  core_1/data_mem_ctrl/data_mem_sw/Data_Mem_Write__0/O
                         net (fo=8, routed)           1.203    16.321    core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_3
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124    16.445 r  core_1/program_counter_top/program_counter/genblk1[1].data_mem_reg_0_0_i_2/O
                         net (fo=1, routed)           1.225    17.671    data_mem/Mem_Data_Write[1]
    RAMB36_X1Y0          RAMB36E1                                     r  data_mem/genblk1[1].data_mem_reg_0_0/DIADI[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[0]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[0]/Q
                         net (fo=6, routed)           0.197     0.338    core_1/program_counter_top/program_counter/program_count__0[0]
    SLICE_X4Y4           LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  core_1/program_counter_top/program_counter/Program_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    core_1/program_counter_top/program_counter/Program_Count[0]_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.256ns (66.809%)  route 0.127ns (33.191%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[21]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[21]/Q
                         net (fo=4, routed)           0.127     0.268    core_1/program_counter_top/program_counter/Program_Count_reg[31]_0[6]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.313 r  core_1/program_counter_top/program_counter/Program_Count[21]_i_5/O
                         net (fo=1, routed)           0.000     0.313    core_1/program_counter_top/program_counter/Program_Count[21]_i_5_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.383 r  core_1/program_counter_top/program_counter/Program_Count_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.383    core_1/program_counter_top/program_counter/Program_Count_reg[21]_i_1_n_7
    SLICE_X9Y10          FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.292ns (69.659%)  route 0.127ns (30.341%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[21]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[21]/Q
                         net (fo=4, routed)           0.127     0.268    core_1/program_counter_top/program_counter/Program_Count_reg[31]_0[6]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.313 r  core_1/program_counter_top/program_counter/Program_Count[21]_i_5/O
                         net (fo=1, routed)           0.000     0.313    core_1/program_counter_top/program_counter/Program_Count[21]_i_5_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.419 r  core_1/program_counter_top/program_counter/Program_Count_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.419    core_1/program_counter_top/program_counter/Program_Count_reg[21]_i_1_n_6
    SLICE_X9Y10          FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[12]/C
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[12]/Q
                         net (fo=6, routed)           0.170     0.311    core_1/program_counter_top/program_counter/Program_Count_reg[12]_0
    SLICE_X9Y7           LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  core_1/program_counter_top/program_counter/Program_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.356    core_1/program_counter_top/program_counter/Program_Count[9]_i_2_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  core_1/program_counter_top/program_counter/Program_Count_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    core_1/program_counter_top/program_counter/Program_Count_reg[9]_i_1_n_4
    SLICE_X9Y7           FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.195%)  route 0.172ns (40.805%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[16]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[16]/Q
                         net (fo=5, routed)           0.172     0.313    core_1/program_counter_top/program_counter/Program_Count_reg[31]_0[1]
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  core_1/program_counter_top/program_counter/Program_Count[13]_i_2/O
                         net (fo=1, routed)           0.000     0.358    core_1/program_counter_top/program_counter/Program_Count[13]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  core_1/program_counter_top/program_counter/Program_Count_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    core_1/program_counter_top/program_counter/Program_Count_reg[13]_i_1_n_4
    SLICE_X9Y8           FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[9]/C
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[9]/Q
                         net (fo=7, routed)           0.168     0.309    core_1/program_counter_top/program_counter/Program_Count_reg[9]_0
    SLICE_X9Y7           LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  core_1/program_counter_top/program_counter/Program_Count[9]_i_5/O
                         net (fo=1, routed)           0.000     0.354    core_1/program_counter_top/program_counter/Program_Count[9]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  core_1/program_counter_top/program_counter/Program_Count_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    core_1/program_counter_top/program_counter/Program_Count_reg[9]_i_1_n_7
    SLICE_X9Y7           FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[8]/C
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[8]/Q
                         net (fo=7, routed)           0.182     0.323    core_1/program_counter_top/program_counter/Program_Count_reg[8]_0
    SLICE_X9Y6           LUT3 (Prop_lut3_I2_O)        0.045     0.368 r  core_1/program_counter_top/program_counter/Program_Count[5]_i_2/O
                         net (fo=1, routed)           0.000     0.368    core_1/program_counter_top/program_counter/Program_Count[5]_i_2_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  core_1/program_counter_top/program_counter/Program_Count_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    core_1/program_counter_top/program_counter/Program_Count_reg[5]_i_1_n_4
    SLICE_X9Y6           FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[28]/C
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[28]/Q
                         net (fo=4, routed)           0.182     0.323    core_1/program_counter_top/program_counter/Program_Count_reg[31]_0[13]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.368 r  core_1/program_counter_top/program_counter/Program_Count[25]_i_2/O
                         net (fo=1, routed)           0.000     0.368    core_1/program_counter_top/program_counter/Program_Count[25]_i_2_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  core_1/program_counter_top/program_counter/Program_Count_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    core_1/program_counter_top/program_counter/Program_Count_reg[25]_i_1_n_4
    SLICE_X9Y11          FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.249ns (57.706%)  route 0.183ns (42.294%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[20]/C
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[20]/Q
                         net (fo=4, routed)           0.183     0.324    core_1/program_counter_top/program_counter/Program_Count_reg[31]_0[5]
    SLICE_X9Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  core_1/program_counter_top/program_counter/Program_Count[17]_i_2/O
                         net (fo=1, routed)           0.000     0.369    core_1/program_counter_top/program_counter/Program_Count[17]_i_2_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.432 r  core_1/program_counter_top/program_counter/Program_Count_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.432    core_1/program_counter_top/program_counter/Program_Count_reg[17]_i_1_n_4
    SLICE_X9Y9           FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_1/program_counter_top/program_counter/Program_Count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_1/program_counter_top/program_counter/Program_Count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  core_1/program_counter_top/program_counter/Program_Count_reg[13]/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_1/program_counter_top/program_counter/Program_Count_reg[13]/Q
                         net (fo=6, routed)           0.180     0.321    core_1/program_counter_top/program_counter/Program_Count_reg[13]_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  core_1/program_counter_top/program_counter/Program_Count[13]_i_5/O
                         net (fo=1, routed)           0.000     0.366    core_1/program_counter_top/program_counter/Program_Count[13]_i_5_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  core_1/program_counter_top/program_counter/Program_Count_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.436    core_1/program_counter_top/program_counter/Program_Count_reg[13]_i_1_n_7
    SLICE_X9Y8           FDCE                                         r  core_1/program_counter_top/program_counter/Program_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------





