//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.06-1"
//Sat Jul 16 20:24:49 2022

//Source file index table:
//file0 "\E:/projects/I2C_PWM/gowin_project/i2c_pwm/src/gowin_osc/gowin_osc.v"
//file1 "\E:/projects/I2C_PWM/MyTopLevel.v"
//file2 "\E:/projects/I2C_PWM/gowin_project/i2c_pwm/src/wrap.v"
`timescale 100 ps/100 ps
module PWM (
  clk_osc,
  i2c_apb_io_interrupt,
  n943_23,
  n950_4,
  n1045_4,
  n950_8,
  resetn_d,
  i2c_apb_io_apb_PRDATA,
  apb_operate_area_operating_4,
  n3384_3,
  n1061_5,
  n3384_4,
  n3384_6,
  when_MyTopLevel_l185_4,
  ctrl_slave_drive_state_3_9,
  ctrl_fsm_idle_state_3_9,
  pwm_1_apb_PWDATA_15_5,
  when_MyTopLevel_l185_7,
  when_MyTopLevel_l185_8,
  pwm_1_apb_PWDATA_9_7,
  n2388_18,
  n2388_19,
  when_MyTopLevel_l185_9,
  n1056_11,
  ctrl_master_drive_state_3_11,
  pwm_ch_out_ch8_d,
  pwm_ch_out_ch7_d,
  pwm_ch_out_ch6_d,
  pwm_ch_out_ch5_d,
  pwm_ch_out_ch4_d,
  pwm_ch_out_ch3_d,
  pwm_ch_out_ch2_d,
  pwm_ch_out_ch1_d,
  n1432_6,
  int_ctrl_int_ctrl_state,
  init_state,
  ctrl_fsm_stateReg,
  ctrl_slave_drive_state,
  ctrl_master_drive_state,
  ctrl_fsm_idle_state,
  pwm_1_apb_PWDATA_0,
  pwm_1_apb_PWDATA_1,
  pwm_1_apb_PWDATA_2,
  pwm_1_apb_PWDATA_3,
  pwm_1_apb_PWDATA_4,
  pwm_1_apb_PWDATA_5,
  pwm_1_apb_PWDATA_6,
  pwm_1_apb_PWDATA_7,
  pwm_1_apb_PWDATA_9,
  pwm_1_apb_PWDATA_15,
  pwm_1_apb_PWDATA_17
)
;
input clk_osc;
input i2c_apb_io_interrupt;
input n943_23;
input n950_4;
input n1045_4;
input n950_8;
input resetn_d;
input [7:0] i2c_apb_io_apb_PRDATA;
output apb_operate_area_operating_4;
output n3384_3;
output n1061_5;
output n3384_4;
output n3384_6;
output when_MyTopLevel_l185_4;
output ctrl_slave_drive_state_3_9;
output ctrl_fsm_idle_state_3_9;
output pwm_1_apb_PWDATA_15_5;
output when_MyTopLevel_l185_7;
output when_MyTopLevel_l185_8;
output pwm_1_apb_PWDATA_9_7;
output n2388_18;
output n2388_19;
output when_MyTopLevel_l185_9;
output n1056_11;
output ctrl_master_drive_state_3_11;
output pwm_ch_out_ch8_d;
output pwm_ch_out_ch7_d;
output pwm_ch_out_ch6_d;
output pwm_ch_out_ch5_d;
output pwm_ch_out_ch4_d;
output pwm_ch_out_ch3_d;
output pwm_ch_out_ch2_d;
output pwm_ch_out_ch1_d;
output n1432_6;
output [1:0] int_ctrl_int_ctrl_state;
output [2:0] init_state;
output [2:2] ctrl_fsm_stateReg;
output [2:0] ctrl_slave_drive_state;
output [2:0] ctrl_master_drive_state;
output [2:0] ctrl_fsm_idle_state;
output pwm_1_apb_PWDATA_0;
output pwm_1_apb_PWDATA_1;
output pwm_1_apb_PWDATA_2;
output pwm_1_apb_PWDATA_3;
output pwm_1_apb_PWDATA_4;
output pwm_1_apb_PWDATA_5;
output pwm_1_apb_PWDATA_6;
output pwm_1_apb_PWDATA_7;
output pwm_1_apb_PWDATA_9;
output pwm_1_apb_PWDATA_15;
output pwm_1_apb_PWDATA_17;
wire when_MyTopLevel_l129;
wire when_MyTopLevel_l185;
wire when_StateMachine_l230_3;
wire n1554_16;
wire n1553_13;
wire ctrl_fsm_master_write_reg_temp_15_6;
wire ctrl_fsm_master_write_reg_temp_7_6;
wire n1539_8;
wire n2393_6;
wire n2388_15;
wire n2387_15;
wire n2386_15;
wire n1633_5;
wire n1632_5;
wire n1598_5;
wire n1597_5;
wire n2393_8;
wire n1474_5;
wire n1472_5;
wire n1471_5;
wire n1468_5;
wire n1466_5;
wire n1465_5;
wire n1463_5;
wire n1462_5;
wire n1443_5;
wire n1442_5;
wire n1440_5;
wire n1439_5;
wire n1381_5;
wire n2190_17;
wire when_MyTopLevel_l129_5;
wire when_MyTopLevel_l129_6;
wire n3384_5;
wire when_MyTopLevel_l185_5;
wire when_StateMachine_l230_3_4;
wire pwm_1_apb_PWDATA_9_4;
wire pwm_1_apb_PWDATA_9_5;
wire pwm_1_apb_PWDATA_9_6;
wire pwm_1_apb_PWDATA_7_4;
wire pwm_1_apb_PWDATA_7_5;
wire pwm_1_apb_PWDATA_7_6;
wire pwm_1_apb_PWDATA_6_4;
wire pwm_1_apb_PWDATA_6_5;
wire pwm_1_apb_PWDATA_5_4;
wire pwm_1_apb_PWDATA_4_4;
wire pwm_1_apb_PWDATA_4_5;
wire pwm_1_apb_PWDATA_4_6;
wire pwm_1_apb_PWDATA_3_4;
wire pwm_1_apb_PWDATA_3_5;
wire pwm_1_apb_PWDATA_2_4;
wire pwm_1_apb_PWDATA_2_5;
wire pwm_1_apb_PWDATA_1_4;
wire pwm_1_apb_PWDATA_0_4;
wire pwm_1_apb_PWDATA_0_5;
wire pwm_1_apb_PWDATA_0_6;
wire n1554_17;
wire n2180_15;
wire n2180_16;
wire n2180_17;
wire config_reg_14_7;
wire pwm_area_period_15_7;
wire pwm_area_ccrs_0_15_7;
wire pwm_area_ccrs_1_15_7;
wire pwm_area_ccrs_2_15_7;
wire pwm_area_ccrs_3_15_7;
wire pwm_area_ccrs_4_15_7;
wire pwm_area_ccrs_5_15_7;
wire pwm_area_ccrs_6_15_7;
wire pwm_area_ccrs_7_15_7;
wire pwm_area_timeout_area_cnt_max_0_15_7;
wire pwm_area_timeout_area_cnt_max_1_15_7;
wire ctrl_fsm_master_write_reg_temp_7_7;
wire ctrl_fsm_master_write_reg_temp_7_8;
wire int_ctrl_int_ctrl_state_0_9;
wire ctrl_fsm_idle_state_3_10;
wire ctrl_fsm_master_read_read_state_0_9;
wire n2393_9;
wire n2394_9;
wire n2388_17;
wire n2387_16;
wire n2386_16;
wire n1633_6;
wire n1633_7;
wire n1632_6;
wire n1631_6;
wire n1598_7;
wire n1597_6;
wire n1596_6;
wire n1596_7;
wire n1477_6;
wire n1475_6;
wire n1473_6;
wire n1471_6;
wire n1469_6;
wire n1465_6;
wire n1462_6;
wire n1441_6;
wire n1439_6;
wire n1382_6;
wire n1382_7;
wire n1381_6;
wire n1529_7;
wire when_MyTopLevel_l129_7;
wire when_MyTopLevel_l129_8;
wire when_MyTopLevel_l129_9;
wire when_MyTopLevel_l129_10;
wire when_MyTopLevel_l129_11;
wire when_MyTopLevel_l129_12;
wire when_MyTopLevel_l129_13;
wire when_MyTopLevel_l129_14;
wire n3384_7;
wire when_MyTopLevel_l185_6;
wire when_StateMachine_l230_3_5;
wire when_StateMachine_l230_3_6;
wire pwm_1_apb_PWDATA_7_7;
wire pwm_1_apb_PWDATA_7_8;
wire pwm_1_apb_PWDATA_7_9;
wire pwm_1_apb_PWDATA_7_10;
wire pwm_1_apb_PWDATA_6_6;
wire pwm_1_apb_PWDATA_6_7;
wire pwm_1_apb_PWDATA_6_8;
wire pwm_1_apb_PWDATA_6_9;
wire pwm_1_apb_PWDATA_6_10;
wire pwm_1_apb_PWDATA_6_11;
wire pwm_1_apb_PWDATA_5_6;
wire pwm_1_apb_PWDATA_5_7;
wire pwm_1_apb_PWDATA_5_8;
wire pwm_1_apb_PWDATA_5_9;
wire pwm_1_apb_PWDATA_4_7;
wire pwm_1_apb_PWDATA_4_8;
wire pwm_1_apb_PWDATA_4_9;
wire pwm_1_apb_PWDATA_4_10;
wire pwm_1_apb_PWDATA_3_6;
wire pwm_1_apb_PWDATA_3_7;
wire pwm_1_apb_PWDATA_3_8;
wire pwm_1_apb_PWDATA_3_9;
wire pwm_1_apb_PWDATA_3_10;
wire pwm_1_apb_PWDATA_2_6;
wire pwm_1_apb_PWDATA_2_7;
wire pwm_1_apb_PWDATA_2_8;
wire pwm_1_apb_PWDATA_2_9;
wire pwm_1_apb_PWDATA_1_6;
wire pwm_1_apb_PWDATA_1_7;
wire pwm_1_apb_PWDATA_1_8;
wire pwm_1_apb_PWDATA_1_9;
wire pwm_1_apb_PWDATA_0_7;
wire pwm_1_apb_PWDATA_0_8;
wire pwm_1_apb_PWDATA_0_9;
wire pwm_1_apb_PWDATA_0_10;
wire config_reg_14_9;
wire config_reg_14_10;
wire config_reg_14_11;
wire pwm_area_ccrs_0_15_8;
wire pwm_area_ccrs_1_15_8;
wire pwm_area_ccrs_2_15_8;
wire pwm_area_ccrs_3_15_8;
wire pwm_area_ccrs_4_15_8;
wire pwm_area_ccrs_5_15_8;
wire pwm_area_ccrs_6_15_8;
wire pwm_area_ccrs_7_15_8;
wire ctrl_slave_drive_state_3_11;
wire ctrl_slave_drive_state_3_12;
wire n2387_17;
wire n2386_17;
wire n1633_8;
wire n1598_8;
wire n1382_8;
wire n1381_7;
wire n1056_7;
wire when_MyTopLevel_l129_15;
wire when_MyTopLevel_l129_16;
wire when_MyTopLevel_l129_17;
wire when_MyTopLevel_l129_18;
wire when_MyTopLevel_l129_19;
wire when_MyTopLevel_l129_20;
wire when_MyTopLevel_l129_21;
wire when_MyTopLevel_l129_22;
wire when_MyTopLevel_l129_23;
wire when_MyTopLevel_l129_24;
wire when_MyTopLevel_l129_25;
wire when_MyTopLevel_l129_26;
wire when_MyTopLevel_l129_27;
wire when_MyTopLevel_l129_28;
wire when_MyTopLevel_l129_29;
wire when_MyTopLevel_l129_30;
wire when_MyTopLevel_l129_31;
wire when_MyTopLevel_l129_32;
wire when_MyTopLevel_l129_33;
wire when_MyTopLevel_l129_34;
wire when_MyTopLevel_l129_35;
wire when_MyTopLevel_l129_36;
wire when_MyTopLevel_l129_37;
wire when_MyTopLevel_l129_38;
wire when_MyTopLevel_l129_39;
wire when_MyTopLevel_l129_40;
wire when_MyTopLevel_l129_41;
wire when_MyTopLevel_l129_42;
wire when_MyTopLevel_l129_43;
wire when_MyTopLevel_l129_44;
wire when_MyTopLevel_l129_45;
wire when_MyTopLevel_l129_46;
wire pwm_1_apb_PWDATA_7_12;
wire pwm_1_apb_PWDATA_7_14;
wire pwm_1_apb_PWDATA_7_15;
wire pwm_1_apb_PWDATA_7_17;
wire pwm_1_apb_PWDATA_7_18;
wire pwm_1_apb_PWDATA_7_19;
wire pwm_1_apb_PWDATA_7_20;
wire pwm_1_apb_PWDATA_7_21;
wire pwm_1_apb_PWDATA_7_22;
wire pwm_1_apb_PWDATA_6_12;
wire pwm_1_apb_PWDATA_6_13;
wire pwm_1_apb_PWDATA_6_15;
wire pwm_1_apb_PWDATA_6_16;
wire pwm_1_apb_PWDATA_6_17;
wire pwm_1_apb_PWDATA_6_18;
wire pwm_1_apb_PWDATA_6_19;
wire pwm_1_apb_PWDATA_6_20;
wire pwm_1_apb_PWDATA_5_10;
wire pwm_1_apb_PWDATA_5_11;
wire pwm_1_apb_PWDATA_5_12;
wire pwm_1_apb_PWDATA_5_14;
wire pwm_1_apb_PWDATA_5_15;
wire pwm_1_apb_PWDATA_5_17;
wire pwm_1_apb_PWDATA_5_18;
wire pwm_1_apb_PWDATA_5_19;
wire pwm_1_apb_PWDATA_5_20;
wire pwm_1_apb_PWDATA_5_22;
wire pwm_1_apb_PWDATA_4_11;
wire pwm_1_apb_PWDATA_4_12;
wire pwm_1_apb_PWDATA_4_13;
wire pwm_1_apb_PWDATA_4_14;
wire pwm_1_apb_PWDATA_4_15;
wire pwm_1_apb_PWDATA_4_16;
wire pwm_1_apb_PWDATA_4_17;
wire pwm_1_apb_PWDATA_4_18;
wire pwm_1_apb_PWDATA_3_11;
wire pwm_1_apb_PWDATA_3_12;
wire pwm_1_apb_PWDATA_3_13;
wire pwm_1_apb_PWDATA_3_14;
wire pwm_1_apb_PWDATA_3_15;
wire pwm_1_apb_PWDATA_3_16;
wire pwm_1_apb_PWDATA_3_17;
wire pwm_1_apb_PWDATA_3_18;
wire pwm_1_apb_PWDATA_2_10;
wire pwm_1_apb_PWDATA_2_11;
wire pwm_1_apb_PWDATA_2_12;
wire pwm_1_apb_PWDATA_2_13;
wire pwm_1_apb_PWDATA_2_14;
wire pwm_1_apb_PWDATA_2_16;
wire pwm_1_apb_PWDATA_2_17;
wire pwm_1_apb_PWDATA_2_18;
wire pwm_1_apb_PWDATA_2_19;
wire pwm_1_apb_PWDATA_1_10;
wire pwm_1_apb_PWDATA_1_12;
wire pwm_1_apb_PWDATA_1_13;
wire pwm_1_apb_PWDATA_1_14;
wire pwm_1_apb_PWDATA_1_15;
wire pwm_1_apb_PWDATA_1_16;
wire pwm_1_apb_PWDATA_1_18;
wire pwm_1_apb_PWDATA_1_19;
wire pwm_1_apb_PWDATA_1_20;
wire pwm_1_apb_PWDATA_0_12;
wire pwm_1_apb_PWDATA_0_13;
wire pwm_1_apb_PWDATA_0_14;
wire pwm_1_apb_PWDATA_0_15;
wire pwm_1_apb_PWDATA_0_17;
wire pwm_1_apb_PWDATA_0_18;
wire pwm_1_apb_PWDATA_0_19;
wire pwm_1_apb_PWDATA_0_20;
wire n1381_8;
wire pwm_1_apb_PWDATA_7_23;
wire pwm_1_apb_PWDATA_7_24;
wire pwm_1_apb_PWDATA_7_25;
wire pwm_1_apb_PWDATA_6_22;
wire pwm_1_apb_PWDATA_6_23;
wire pwm_1_apb_PWDATA_5_23;
wire pwm_1_apb_PWDATA_4_19;
wire pwm_1_apb_PWDATA_4_20;
wire pwm_1_apb_PWDATA_4_21;
wire pwm_1_apb_PWDATA_4_22;
wire pwm_1_apb_PWDATA_3_19;
wire pwm_1_apb_PWDATA_3_20;
wire pwm_1_apb_PWDATA_3_21;
wire pwm_1_apb_PWDATA_3_22;
wire pwm_1_apb_PWDATA_2_20;
wire pwm_1_apb_PWDATA_2_21;
wire pwm_1_apb_PWDATA_2_22;
wire pwm_1_apb_PWDATA_2_23;
wire pwm_1_apb_PWDATA_2_24;
wire pwm_1_apb_PWDATA_1_21;
wire pwm_1_apb_PWDATA_1_22;
wire pwm_1_apb_PWDATA_1_23;
wire pwm_1_apb_PWDATA_0_21;
wire pwm_1_apb_PWDATA_0_22;
wire pwm_1_apb_PWDATA_4_23;
wire pwm_1_apb_PWDATA_4_24;
wire pwm_1_apb_PWDATA_4_25;
wire pwm_1_apb_PWDATA_4_26;
wire pwm_1_apb_PWDATA_7_28;
wire config_reg_14_13;
wire int_ctrl_int_ctrl_state_0_11;
wire n1056_9;
wire n1464_8;
wire n1470_8;
wire n1475_8;
wire when_StateMachine_l230_3_9;
wire pwm_area_ccrs_5_15_10;
wire pwm_1_apb_PWDATA_1_25;
wire n1441_8;
wire n1467_8;
wire n1469_8;
wire n1598_10;
wire n1596_9;
wire ctrl_fsm_master_write_reg_temp_15_9;
wire n1061_8;
wire pwm_1_apb_PWDATA_6_25;
wire pwm_1_apb_PWDATA_7_30;
wire pwm_1_apb_PWDATA_0_24;
wire pwm_area_ccrs_4_15_10;
wire pwm_1_apb_PWDATA_5_25;
wire n1383_7;
wire n1382_10;
wire apb_operate_area_active_19;
wire n1529_9;
wire n2388_21;
wire pwm_area_ccrs_0_15_10;
wire pwm_1_apb_PWDATA_1_27;
wire pwm_area_ccrs_1_15_10;
wire ctrl_fsm_idle_state_3_13;
wire pwm_area_ccrs_6_15_10;
wire pwm_area_ccrs_7_15_10;
wire pwm_1_apb_PWDATA_2_26;
wire pwm_area_period_15_9;
wire ctrl_slave_drive_state_3_14;
wire ctrl_fsm_idle_state_3_15;
wire ctrl_fsm_hit_hit_state_0_11;
wire n2180_19;
wire pwm_1_apb_PWDATA_5_27;
wire pwm_1_apb_PWDATA_6_27;
wire pwm_area_ccrs_3_15_10;
wire pwm_1_apb_PWDATA_7_32;
wire pwm_area_ccrs_2_15_10;
wire ctrl_slave_drive_state_3_16;
wire pwm_1_apb_PWDATA_5_29;
wire config_reg_14_15;
wire pwm_1_apb_PWDATA_1_29;
wire pwm_1_apb_PWDATA_5_31;
wire pwm_area_timeout_area_cnt_max_1_15_9;
wire pwm_1_apb_PWDATA_0_26;
wire pwm_area_timeout_area_cnt_max_0_15_9;
wire n1464_10;
wire n1467_10;
wire n1470_10;
wire n1473_8;
wire n1476_7;
wire n2176_18;
wire ctrl_fsm_hit_hit_state_0_13;
wire n1477_14;
wire n1555_19;
wire n1556_17;
wire n1444_11;
wire n1444_13;
wire n1631_9;
wire ctrl_master_drive_state_3_13;
wire n2394_12;
wire ctrl_fsm_master_read_read_state_0_11;
wire int_1_regNext;
wire init_ok;
wire ctrl_fsm_hit_hit_context;
wire pwm_area_timeout_area_flag;
wire n717_33_SUM;
wire n717_36;
wire n717_34_SUM;
wire n717_38;
wire n717_35_SUM;
wire n717_40;
wire n717_36_SUM;
wire n717_42;
wire n717_37_SUM;
wire n717_44;
wire n717_38_SUM;
wire n717_46;
wire n717_39_SUM;
wire n717_48;
wire n717_40_SUM;
wire n717_50;
wire n717_41_SUM;
wire n717_52;
wire n717_42_SUM;
wire n717_54;
wire n717_43_SUM;
wire n717_56;
wire n717_44_SUM;
wire n717_58;
wire n717_45_SUM;
wire n717_60;
wire n717_46_SUM;
wire n717_62;
wire n717_47_SUM;
wire n717_64;
wire n717_48_SUM;
wire n717_66;
wire n721_33_SUM;
wire n721_36;
wire n721_34_SUM;
wire n721_38;
wire n721_35_SUM;
wire n721_40;
wire n721_36_SUM;
wire n721_42;
wire n721_37_SUM;
wire n721_44;
wire n721_38_SUM;
wire n721_46;
wire n721_39_SUM;
wire n721_48;
wire n721_40_SUM;
wire n721_50;
wire n721_41_SUM;
wire n721_52;
wire n721_42_SUM;
wire n721_54;
wire n721_43_SUM;
wire n721_56;
wire n721_44_SUM;
wire n721_58;
wire n721_45_SUM;
wire n721_60;
wire n721_46_SUM;
wire n721_62;
wire n721_47_SUM;
wire n721_64;
wire n721_48_SUM;
wire n721_66;
wire n725_33_SUM;
wire n725_36;
wire n725_34_SUM;
wire n725_38;
wire n725_35_SUM;
wire n725_40;
wire n725_36_SUM;
wire n725_42;
wire n725_37_SUM;
wire n725_44;
wire n725_38_SUM;
wire n725_46;
wire n725_39_SUM;
wire n725_48;
wire n725_40_SUM;
wire n725_50;
wire n725_41_SUM;
wire n725_52;
wire n725_42_SUM;
wire n725_54;
wire n725_43_SUM;
wire n725_56;
wire n725_44_SUM;
wire n725_58;
wire n725_45_SUM;
wire n725_60;
wire n725_46_SUM;
wire n725_62;
wire n725_47_SUM;
wire n725_64;
wire n725_48_SUM;
wire n725_66;
wire n729_33_SUM;
wire n729_36;
wire n729_34_SUM;
wire n729_38;
wire n729_35_SUM;
wire n729_40;
wire n729_36_SUM;
wire n729_42;
wire n729_37_SUM;
wire n729_44;
wire n729_38_SUM;
wire n729_46;
wire n729_39_SUM;
wire n729_48;
wire n729_40_SUM;
wire n729_50;
wire n729_41_SUM;
wire n729_52;
wire n729_42_SUM;
wire n729_54;
wire n729_43_SUM;
wire n729_56;
wire n729_44_SUM;
wire n729_58;
wire n729_45_SUM;
wire n729_60;
wire n729_46_SUM;
wire n729_62;
wire n729_47_SUM;
wire n729_64;
wire n729_48_SUM;
wire n729_66;
wire n733_33_SUM;
wire n733_36;
wire n733_34_SUM;
wire n733_38;
wire n733_35_SUM;
wire n733_40;
wire n733_36_SUM;
wire n733_42;
wire n733_37_SUM;
wire n733_44;
wire n733_38_SUM;
wire n733_46;
wire n733_39_SUM;
wire n733_48;
wire n733_40_SUM;
wire n733_50;
wire n733_41_SUM;
wire n733_52;
wire n733_42_SUM;
wire n733_54;
wire n733_43_SUM;
wire n733_56;
wire n733_44_SUM;
wire n733_58;
wire n733_45_SUM;
wire n733_60;
wire n733_46_SUM;
wire n733_62;
wire n733_47_SUM;
wire n733_64;
wire n733_48_SUM;
wire n733_66;
wire n737_33_SUM;
wire n737_36;
wire n737_34_SUM;
wire n737_38;
wire n737_35_SUM;
wire n737_40;
wire n737_36_SUM;
wire n737_42;
wire n737_37_SUM;
wire n737_44;
wire n737_38_SUM;
wire n737_46;
wire n737_39_SUM;
wire n737_48;
wire n737_40_SUM;
wire n737_50;
wire n737_41_SUM;
wire n737_52;
wire n737_42_SUM;
wire n737_54;
wire n737_43_SUM;
wire n737_56;
wire n737_44_SUM;
wire n737_58;
wire n737_45_SUM;
wire n737_60;
wire n737_46_SUM;
wire n737_62;
wire n737_47_SUM;
wire n737_64;
wire n737_48_SUM;
wire n737_66;
wire n741_33_SUM;
wire n741_36;
wire n741_34_SUM;
wire n741_38;
wire n741_35_SUM;
wire n741_40;
wire n741_36_SUM;
wire n741_42;
wire n741_37_SUM;
wire n741_44;
wire n741_38_SUM;
wire n741_46;
wire n741_39_SUM;
wire n741_48;
wire n741_40_SUM;
wire n741_50;
wire n741_41_SUM;
wire n741_52;
wire n741_42_SUM;
wire n741_54;
wire n741_43_SUM;
wire n741_56;
wire n741_44_SUM;
wire n741_58;
wire n741_45_SUM;
wire n741_60;
wire n741_46_SUM;
wire n741_62;
wire n741_47_SUM;
wire n741_64;
wire n741_48_SUM;
wire n741_66;
wire n745_33_SUM;
wire n745_36;
wire n745_34_SUM;
wire n745_38;
wire n745_35_SUM;
wire n745_40;
wire n745_36_SUM;
wire n745_42;
wire n745_37_SUM;
wire n745_44;
wire n745_38_SUM;
wire n745_46;
wire n745_39_SUM;
wire n745_48;
wire n745_40_SUM;
wire n745_50;
wire n745_41_SUM;
wire n745_52;
wire n745_42_SUM;
wire n745_54;
wire n745_43_SUM;
wire n745_56;
wire n745_44_SUM;
wire n745_58;
wire n745_45_SUM;
wire n745_60;
wire n745_46_SUM;
wire n745_62;
wire n745_47_SUM;
wire n745_64;
wire n745_48_SUM;
wire n745_66;
wire n2733_1;
wire n2733_2;
wire n2732_1;
wire n2732_2;
wire n2731_1;
wire n2731_2;
wire n2730_1;
wire n2730_2;
wire n2729_1;
wire n2729_2;
wire n2728_1;
wire n2728_2;
wire n2727_1;
wire n2727_2;
wire n2726_1;
wire n2726_2;
wire n2725_1;
wire n2725_2;
wire n2724_1;
wire n2724_2;
wire n2723_1;
wire n2723_2;
wire n2722_1;
wire n2722_2;
wire n2721_1;
wire n2721_2;
wire n2720_1;
wire n2720_2;
wire n2719_1;
wire n2719_2;
wire n2718_1;
wire n2718_2;
wire n2717_1;
wire n2717_2;
wire n2716_1;
wire n2716_2;
wire n2715_1;
wire n2715_2;
wire n2714_1;
wire n2714_2;
wire n2713_1;
wire n2713_2;
wire n2712_1;
wire n2712_2;
wire n2711_1;
wire n2711_2;
wire n2710_1;
wire n2710_2;
wire n2709_1;
wire n2709_2;
wire n2708_1;
wire n2708_2;
wire n2707_1;
wire n2707_2;
wire n2706_1;
wire n2706_2;
wire n2705_1;
wire n2705_2;
wire n2704_1;
wire n2704_2;
wire n2703_1;
wire n2703_0_COUT;
wire n604_1_SUM;
wire n604_3;
wire n605_1_SUM;
wire n605_3;
wire n606_1_SUM;
wire n606_3;
wire n607_1_SUM;
wire n607_3;
wire n608_1_SUM;
wire n608_3;
wire n649_1_SUM;
wire n649_3;
wire n650_1_SUM;
wire n650_3;
wire n651_1_SUM;
wire n651_3;
wire n652_1_SUM;
wire n652_3;
wire n653_1_SUM;
wire n653_3;
wire n654_1_SUM;
wire n654_3;
wire n655_1_SUM;
wire n655_3;
wire n656_1_SUM;
wire n656_3;
wire n657_1_SUM;
wire n657_3;
wire n658_1_SUM;
wire n658_3;
wire n659_1_SUM;
wire n659_3;
wire n660_1_SUM;
wire n660_3;
wire n661_1_SUM;
wire n661_3;
wire n662_1_SUM;
wire n662_3;
wire n663_1_SUM;
wire n663_3;
wire n664_1_SUM;
wire n664_3;
wire n665_1_SUM;
wire n665_3;
wire n666_1_SUM;
wire n666_3;
wire n667_1_SUM;
wire n667_3;
wire n668_1_SUM;
wire n668_3;
wire n669_1_SUM;
wire n669_3;
wire n670_1_SUM;
wire n670_3;
wire n671_1_SUM;
wire n671_3;
wire n672_1_SUM;
wire n672_3;
wire n673_1_SUM;
wire n673_3;
wire n674_1_SUM;
wire n674_3;
wire n675_1_SUM;
wire n675_3;
wire n676_1_SUM;
wire n676_3;
wire n677_1_SUM;
wire n677_3;
wire n678_1_SUM;
wire n678_3;
wire n679_1_SUM;
wire n679_3;
wire n680_1_SUM;
wire n680_3;
wire n682_1_SUM;
wire n682_3;
wire n683_1_SUM;
wire n683_3;
wire n684_1_SUM;
wire n684_3;
wire n685_1_SUM;
wire n685_3;
wire n686_1_SUM;
wire n686_3;
wire n687_1_SUM;
wire n687_3;
wire n688_1_SUM;
wire n688_3;
wire n689_1_SUM;
wire n689_3;
wire n690_1_SUM;
wire n690_3;
wire n691_1_SUM;
wire n691_3;
wire n692_1_SUM;
wire n692_3;
wire n693_1_SUM;
wire n693_3;
wire n694_1_SUM;
wire n694_3;
wire n695_1_SUM;
wire n695_3;
wire n696_1_SUM;
wire n696_3;
wire n697_1_SUM;
wire n697_3;
wire n699_1_SUM;
wire n699_3;
wire n700_1_SUM;
wire n700_3;
wire n701_1_SUM;
wire n701_3;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n710_1_SUM;
wire n710_3;
wire n711_1_SUM;
wire n711_3;
wire n712_1_SUM;
wire n712_3;
wire n713_1_SUM;
wire n713_3;
wire n714_1_SUM;
wire n715_2;
wire n1495_5;
wire n2734_6;
wire when_MyTopLevel_l104_7;
wire [15:0] config_reg;
wire [4:0] pre_divicder_counter;
wire [15:0] pwm_area_counter;
wire [15:0] pwm_area_period;
wire [15:0] pwm_area_ccrs_0;
wire [15:0] pwm_area_ccrs_1;
wire [15:0] pwm_area_ccrs_2;
wire [15:0] pwm_area_ccrs_3;
wire [15:0] pwm_area_ccrs_4;
wire [15:0] pwm_area_ccrs_5;
wire [15:0] pwm_area_ccrs_6;
wire [15:0] pwm_area_ccrs_7;
wire [15:0] pwm_area_timeout_area_cnt_max_0;
wire [15:0] pwm_area_timeout_area_cnt_max_1;
wire [7:0] apb_operate_area_result;
wire [7:0] ctrl_reg_choose_addr;
wire [1:0] ctrl_fsm_stateReg_0;
wire [15:0] pwm_area_period_buf;
wire [31:0] pwm_area_timeout_area_counter;
wire [15:0] ctrl_fsm_master_write_reg_temp;
wire [0:0] ctrl_fsm_master_read_read_state;
wire [0:0] ctrl_fsm_hit_hit_state;
wire [1:0] ctrl_fsm_master_write_write_state;
wire VCC;
wire GND;
  LUT4 when_MyTopLevel_l129_s0 (
    .F(when_MyTopLevel_l129),
    .I0(when_MyTopLevel_l129_5),
    .I1(when_MyTopLevel_l129_6),
    .I2(pwm_area_timeout_area_flag),
    .I3(config_reg[15]) 
);
defparam when_MyTopLevel_l129_s0.INIT=16'h0700;
  LUT4 n3384_s0 (
    .F(n3384_3),
    .I0(init_state[2]),
    .I1(n3384_4),
    .I2(n3384_5),
    .I3(n3384_6) 
);
defparam n3384_s0.INIT=16'h0001;
  LUT4 when_MyTopLevel_l185_s0 (
    .F(when_MyTopLevel_l185),
    .I0(apb_operate_area_operating_4),
    .I1(when_MyTopLevel_l185_4),
    .I2(apb_operate_area_active_19),
    .I3(when_MyTopLevel_l185_5) 
);
defparam when_MyTopLevel_l185_s0.INIT=16'h1000;
  LUT2 when_StateMachine_l230_3_s0 (
    .F(when_StateMachine_l230_3),
    .I0(ctrl_fsm_stateReg_0[0]),
    .I1(when_StateMachine_l230_3_4) 
);
defparam when_StateMachine_l230_3_s0.INIT=4'h4;
  LUT3 pwm_1_apb_PWDATA_9_s (
    .F(pwm_1_apb_PWDATA_9),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_9_5),
    .I2(pwm_1_apb_PWDATA_9_6) 
);
defparam pwm_1_apb_PWDATA_9_s.INIT=8'hFE;
  LUT4 pwm_1_apb_PWDATA_7_s (
    .F(pwm_1_apb_PWDATA_7),
    .I0(pwm_1_apb_PWDATA_7_4),
    .I1(pwm_1_apb_PWDATA_7_5),
    .I2(pwm_1_apb_PWDATA_9_5),
    .I3(pwm_1_apb_PWDATA_7_6) 
);
defparam pwm_1_apb_PWDATA_7_s.INIT=16'hFF10;
  LUT3 pwm_1_apb_PWDATA_6_s (
    .F(pwm_1_apb_PWDATA_6),
    .I0(pwm_1_apb_PWDATA_6_4),
    .I1(pwm_1_apb_PWDATA_6_5),
    .I2(pwm_1_apb_PWDATA_7_6) 
);
defparam pwm_1_apb_PWDATA_6_s.INIT=8'hF4;
  LUT4 pwm_1_apb_PWDATA_5_s (
    .F(pwm_1_apb_PWDATA_5),
    .I0(pwm_1_apb_PWDATA_9_5),
    .I1(pwm_1_apb_PWDATA_5_4),
    .I2(pwm_1_apb_PWDATA_5_25),
    .I3(pwm_1_apb_PWDATA_9_4) 
);
defparam pwm_1_apb_PWDATA_5_s.INIT=16'h008F;
  LUT3 pwm_1_apb_PWDATA_4_s (
    .F(pwm_1_apb_PWDATA_4),
    .I0(pwm_1_apb_PWDATA_4_4),
    .I1(pwm_1_apb_PWDATA_4_5),
    .I2(pwm_1_apb_PWDATA_4_6) 
);
defparam pwm_1_apb_PWDATA_4_s.INIT=8'hF4;
  LUT4 pwm_1_apb_PWDATA_3_s (
    .F(pwm_1_apb_PWDATA_3),
    .I0(pwm_1_apb_PWDATA_3_4),
    .I1(pwm_1_apb_PWDATA_3_5),
    .I2(pwm_1_apb_PWDATA_9_5),
    .I3(pwm_1_apb_PWDATA_4_6) 
);
defparam pwm_1_apb_PWDATA_3_s.INIT=16'hFF10;
  LUT4 pwm_1_apb_PWDATA_2_s (
    .F(pwm_1_apb_PWDATA_2),
    .I0(pwm_1_apb_PWDATA_9_5),
    .I1(pwm_1_apb_PWDATA_2_4),
    .I2(pwm_1_apb_PWDATA_2_5),
    .I3(when_MyTopLevel_l185_5) 
);
defparam pwm_1_apb_PWDATA_2_s.INIT=16'hF800;
  LUT4 pwm_1_apb_PWDATA_1_s (
    .F(pwm_1_apb_PWDATA_1),
    .I0(pwm_1_apb_PWDATA_9_5),
    .I1(pwm_1_apb_PWDATA_1_4),
    .I2(pwm_1_apb_PWDATA_1_25),
    .I3(when_MyTopLevel_l185_5) 
);
defparam pwm_1_apb_PWDATA_1_s.INIT=16'hF800;
  LUT4 pwm_1_apb_PWDATA_0_s (
    .F(pwm_1_apb_PWDATA_0),
    .I0(pwm_1_apb_PWDATA_0_4),
    .I1(pwm_1_apb_PWDATA_0_5),
    .I2(pwm_1_apb_PWDATA_0_6),
    .I3(pwm_1_apb_PWDATA_9_6) 
);
defparam pwm_1_apb_PWDATA_0_s.INIT=16'hFFF2;
  LUT4 n1554_s10 (
    .F(n1554_16),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(n1554_17),
    .I3(init_state[2]) 
);
defparam n1554_s10.INIT=16'hFF80;
  LUT3 n1553_s9 (
    .F(n1553_13),
    .I0(init_state[0]),
    .I1(init_state[1]),
    .I2(init_state[2]) 
);
defparam n1553_s9.INIT=8'h10;
  LUT2 ctrl_fsm_master_write_reg_temp_15_s2 (
    .F(ctrl_fsm_master_write_reg_temp_15_6),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_reg_temp_15_9) 
);
defparam ctrl_fsm_master_write_reg_temp_15_s2.INIT=4'h4;
  LUT2 ctrl_fsm_master_write_reg_temp_7_s2 (
    .F(ctrl_fsm_master_write_reg_temp_7_6),
    .I0(ctrl_fsm_master_write_reg_temp_7_7),
    .I1(ctrl_fsm_master_write_reg_temp_7_8) 
);
defparam ctrl_fsm_master_write_reg_temp_7_s2.INIT=4'h8;
  LUT4 n1539_s4 (
    .F(n1539_8),
    .I0(apb_operate_area_operating_4),
    .I1(int_ctrl_int_ctrl_state_0_9),
    .I2(int_ctrl_int_ctrl_state[0]),
    .I3(int_ctrl_int_ctrl_state[1]) 
);
defparam n1539_s4.INIT=16'h31A0;
  LUT3 n2393_s2 (
    .F(n2393_6),
    .I0(n1383_7),
    .I1(n1382_10),
    .I2(n2393_9) 
);
defparam n2393_s2.INIT=8'hF8;
  LUT3 n2388_s10 (
    .F(n2388_15),
    .I0(n2388_21),
    .I1(n2388_17),
    .I2(ctrl_fsm_idle_state_3_10) 
);
defparam n2388_s10.INIT=8'hB0;
  LUT2 n2387_s10 (
    .F(n2387_15),
    .I0(n2387_16),
    .I1(ctrl_fsm_idle_state_3_10) 
);
defparam n2387_s10.INIT=4'h8;
  LUT2 n2386_s10 (
    .F(n2386_15),
    .I0(n2386_16),
    .I1(ctrl_fsm_idle_state_3_10) 
);
defparam n2386_s10.INIT=4'h4;
  LUT3 n1633_s1 (
    .F(n1633_5),
    .I0(n1633_6),
    .I1(n1633_7),
    .I2(ctrl_slave_drive_state_3_14) 
);
defparam n1633_s1.INIT=8'h0D;
  LUT4 n1632_s1 (
    .F(n1632_5),
    .I0(n1632_6),
    .I1(n1554_17),
    .I2(ctrl_slave_drive_state_3_14),
    .I3(ctrl_master_drive_state[1]) 
);
defparam n1632_s1.INIT=16'h0708;
  LUT3 n1598_s1 (
    .F(n1598_5),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(n1598_10),
    .I2(n1598_7) 
);
defparam n1598_s1.INIT=8'h01;
  LUT4 n1597_s1 (
    .F(n1597_5),
    .I0(ctrl_slave_drive_state[2]),
    .I1(n1598_10),
    .I2(n1597_6),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam n1597_s1.INIT=16'h00F4;
  LUT2 pwm_1_apb_PWDATA_15_s (
    .F(pwm_1_apb_PWDATA_15),
    .I0(pwm_1_apb_PWDATA_15_5),
    .I1(n1056_11) 
);
defparam pwm_1_apb_PWDATA_15_s.INIT=4'h4;
  LUT2 pwm_1_apb_PWDATA_17_s (
    .F(pwm_1_apb_PWDATA_17),
    .I0(pwm_1_apb_PWDATA_15_5),
    .I1(n3384_3) 
);
defparam pwm_1_apb_PWDATA_17_s.INIT=4'h4;
  LUT4 n2393_s3 (
    .F(n2393_8),
    .I0(ctrl_master_drive_state_3_11),
    .I1(ctrl_fsm_master_write_reg_temp_7_8),
    .I2(ctrl_fsm_master_write_write_state[1]),
    .I3(n2394_9) 
);
defparam n2393_s3.INIT=16'h00F4;
  LUT4 n1474_s1 (
    .F(n1474_5),
    .I0(pwm_area_counter[2]),
    .I1(n1475_6),
    .I2(pwm_area_counter[3]),
    .I3(n1477_6) 
);
defparam n1474_s1.INIT=16'h7800;
  LUT4 n1472_s1 (
    .F(n1472_5),
    .I0(pwm_area_counter[4]),
    .I1(n1473_6),
    .I2(pwm_area_counter[5]),
    .I3(n1477_6) 
);
defparam n1472_s1.INIT=16'h7800;
  LUT4 n1471_s1 (
    .F(n1471_5),
    .I0(n1473_6),
    .I1(n1471_6),
    .I2(pwm_area_counter[6]),
    .I3(n1477_6) 
);
defparam n1471_s1.INIT=16'h7800;
  LUT4 n1468_s1 (
    .F(n1468_5),
    .I0(pwm_area_counter[8]),
    .I1(n1469_6),
    .I2(pwm_area_counter[9]),
    .I3(n1477_6) 
);
defparam n1468_s1.INIT=16'h7800;
  LUT4 n1466_s1 (
    .F(n1466_5),
    .I0(pwm_area_counter[10]),
    .I1(n1467_8),
    .I2(pwm_area_counter[11]),
    .I3(n1477_6) 
);
defparam n1466_s1.INIT=16'h7800;
  LUT4 n1465_s1 (
    .F(n1465_5),
    .I0(n1467_8),
    .I1(n1465_6),
    .I2(pwm_area_counter[12]),
    .I3(n1477_6) 
);
defparam n1465_s1.INIT=16'h7800;
  LUT4 n1463_s1 (
    .F(n1463_5),
    .I0(pwm_area_counter[13]),
    .I1(n1464_8),
    .I2(pwm_area_counter[14]),
    .I3(n1477_6) 
);
defparam n1463_s1.INIT=16'h7800;
  LUT4 n1462_s1 (
    .F(n1462_5),
    .I0(n1464_8),
    .I1(n1462_6),
    .I2(pwm_area_counter[15]),
    .I3(n1477_6) 
);
defparam n1462_s1.INIT=16'h7800;
  LUT2 n1443_s1 (
    .F(n1443_5),
    .I0(pre_divicder_counter[0]),
    .I1(n608_3) 
);
defparam n1443_s1.INIT=4'h4;
  LUT3 n1442_s1 (
    .F(n1442_5),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(n608_3) 
);
defparam n1442_s1.INIT=8'h60;
  LUT4 n1440_s1 (
    .F(n1440_5),
    .I0(pre_divicder_counter[2]),
    .I1(n1441_6),
    .I2(pre_divicder_counter[3]),
    .I3(n608_3) 
);
defparam n1440_s1.INIT=16'h7800;
  LUT4 n1439_s1 (
    .F(n1439_5),
    .I0(n1441_6),
    .I1(n1439_6),
    .I2(pre_divicder_counter[4]),
    .I3(n608_3) 
);
defparam n1439_s1.INIT=16'h7800;
  LUT2 n1381_s1 (
    .F(n1381_5),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(n1381_6) 
);
defparam n1381_s1.INIT=4'h4;
  LUT2 n1061_s1 (
    .F(n1061_5),
    .I0(n3384_4),
    .I1(n1061_8) 
);
defparam n1061_s1.INIT=4'h4;
  LUT3 n2190_s12 (
    .F(n2190_17),
    .I0(ctrl_slave_drive_state_3_16),
    .I1(n1383_7),
    .I2(n1381_6) 
);
defparam n2190_s12.INIT=8'hEF;
  LUT4 when_MyTopLevel_l129_s1 (
    .F(when_MyTopLevel_l129_5),
    .I0(when_MyTopLevel_l129_7),
    .I1(when_MyTopLevel_l129_8),
    .I2(when_MyTopLevel_l129_9),
    .I3(when_MyTopLevel_l129_10) 
);
defparam when_MyTopLevel_l129_s1.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s2 (
    .F(when_MyTopLevel_l129_6),
    .I0(when_MyTopLevel_l129_11),
    .I1(when_MyTopLevel_l129_12),
    .I2(when_MyTopLevel_l129_13),
    .I3(when_MyTopLevel_l129_14) 
);
defparam when_MyTopLevel_l129_s2.INIT=16'h8000;
  LUT4 n3384_s1 (
    .F(n3384_4),
    .I0(n2180_16),
    .I1(n2180_15),
    .I2(ctrl_fsm_master_write_reg_temp_7_7),
    .I3(n3384_7) 
);
defparam n3384_s1.INIT=16'hF800;
  LUT4 n3384_s2 (
    .F(n3384_5),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n3384_s2.INIT=16'h0700;
  LUT3 n3384_s3 (
    .F(n3384_6),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]) 
);
defparam n3384_s3.INIT=8'h0B;
  LUT4 when_MyTopLevel_l185_s1 (
    .F(when_MyTopLevel_l185_4),
    .I0(when_MyTopLevel_l185_6),
    .I1(n3384_5),
    .I2(when_MyTopLevel_l185_7),
    .I3(when_MyTopLevel_l185_8) 
);
defparam when_MyTopLevel_l185_s1.INIT=16'h000E;
  LUT2 when_MyTopLevel_l185_s2 (
    .F(when_MyTopLevel_l185_5),
    .I0(n3384_4),
    .I1(pwm_1_apb_PWDATA_15_5) 
);
defparam when_MyTopLevel_l185_s2.INIT=4'h1;
  LUT4 when_StateMachine_l230_3_s1 (
    .F(when_StateMachine_l230_3_4),
    .I0(when_StateMachine_l230_3_5),
    .I1(when_StateMachine_l230_3_6),
    .I2(when_StateMachine_l230_3_9),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam when_StateMachine_l230_3_s1.INIT=16'h00F4;
  LUT4 pwm_1_apb_PWDATA_9_s0 (
    .F(pwm_1_apb_PWDATA_9_4),
    .I0(pwm_1_apb_PWDATA_15_5),
    .I1(ctrl_master_drive_state[0]),
    .I2(n943_23),
    .I3(n3384_4) 
);
defparam pwm_1_apb_PWDATA_9_s0.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_9_s1 (
    .F(pwm_1_apb_PWDATA_9_5),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[1]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam pwm_1_apb_PWDATA_9_s1.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_9_s2 (
    .F(pwm_1_apb_PWDATA_9_6),
    .I0(pwm_1_apb_PWDATA_9_7),
    .I1(ctrl_slave_drive_state_3_9),
    .I2(n1061_8),
    .I3(when_MyTopLevel_l185_5) 
);
defparam pwm_1_apb_PWDATA_9_s2.INIT=16'hF800;
  LUT4 pwm_1_apb_PWDATA_7_s0 (
    .F(pwm_1_apb_PWDATA_7_4),
    .I0(pwm_area_ccrs_7_15_7),
    .I1(pwm_area_ccrs_7[15]),
    .I2(pwm_1_apb_PWDATA_7_7),
    .I3(pwm_1_apb_PWDATA_7_8) 
);
defparam pwm_1_apb_PWDATA_7_s0.INIT=16'h7000;
  LUT3 pwm_1_apb_PWDATA_7_s1 (
    .F(pwm_1_apb_PWDATA_7_5),
    .I0(pwm_1_apb_PWDATA_7_9),
    .I1(pwm_1_apb_PWDATA_7_10),
    .I2(pwm_1_apb_PWDATA_7_32) 
);
defparam pwm_1_apb_PWDATA_7_s1.INIT=8'h40;
  LUT3 pwm_1_apb_PWDATA_7_s2 (
    .F(pwm_1_apb_PWDATA_7_6),
    .I0(n1061_8),
    .I1(n950_4),
    .I2(pwm_1_apb_PWDATA_9_4) 
);
defparam pwm_1_apb_PWDATA_7_s2.INIT=8'h0B;
  LUT4 pwm_1_apb_PWDATA_6_s0 (
    .F(pwm_1_apb_PWDATA_6_4),
    .I0(pwm_1_apb_PWDATA_6_6),
    .I1(pwm_1_apb_PWDATA_6_7),
    .I2(pwm_1_apb_PWDATA_6_8),
    .I3(pwm_1_apb_PWDATA_6_9) 
);
defparam pwm_1_apb_PWDATA_6_s0.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_6_s1 (
    .F(pwm_1_apb_PWDATA_6_5),
    .I0(pwm_1_apb_PWDATA_6_10),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(pwm_1_apb_PWDATA_6_11),
    .I3(pwm_1_apb_PWDATA_9_5) 
);
defparam pwm_1_apb_PWDATA_6_s1.INIT=16'h4F00;
  LUT4 pwm_1_apb_PWDATA_5_s0 (
    .F(pwm_1_apb_PWDATA_5_4),
    .I0(pwm_1_apb_PWDATA_5_6),
    .I1(pwm_1_apb_PWDATA_5_7),
    .I2(pwm_1_apb_PWDATA_5_8),
    .I3(pwm_1_apb_PWDATA_5_9) 
);
defparam pwm_1_apb_PWDATA_5_s0.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_4_s0 (
    .F(pwm_1_apb_PWDATA_4_4),
    .I0(pwm_1_apb_PWDATA_4_7),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_4_8) 
);
defparam pwm_1_apb_PWDATA_4_s0.INIT=16'h000B;
  LUT4 pwm_1_apb_PWDATA_4_s1 (
    .F(pwm_1_apb_PWDATA_4_5),
    .I0(pwm_1_apb_PWDATA_4_9),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(pwm_1_apb_PWDATA_4_10),
    .I3(pwm_1_apb_PWDATA_9_5) 
);
defparam pwm_1_apb_PWDATA_4_s1.INIT=16'h4F00;
  LUT3 pwm_1_apb_PWDATA_4_s2 (
    .F(pwm_1_apb_PWDATA_4_6),
    .I0(pwm_1_apb_PWDATA_2_5),
    .I1(n950_4),
    .I2(pwm_1_apb_PWDATA_9_4) 
);
defparam pwm_1_apb_PWDATA_4_s2.INIT=8'h0B;
  LUT4 pwm_1_apb_PWDATA_3_s0 (
    .F(pwm_1_apb_PWDATA_3_4),
    .I0(pwm_1_apb_PWDATA_3_6),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(pwm_1_apb_PWDATA_3_7),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_3_s0.INIT=16'h0B00;
  LUT3 pwm_1_apb_PWDATA_3_s1 (
    .F(pwm_1_apb_PWDATA_3_5),
    .I0(pwm_1_apb_PWDATA_3_8),
    .I1(pwm_1_apb_PWDATA_3_9),
    .I2(pwm_1_apb_PWDATA_3_10) 
);
defparam pwm_1_apb_PWDATA_3_s1.INIT=8'h40;
  LUT4 pwm_1_apb_PWDATA_2_s0 (
    .F(pwm_1_apb_PWDATA_2_4),
    .I0(pwm_1_apb_PWDATA_2_6),
    .I1(pwm_1_apb_PWDATA_2_7),
    .I2(pwm_1_apb_PWDATA_2_8),
    .I3(pwm_1_apb_PWDATA_2_9) 
);
defparam pwm_1_apb_PWDATA_2_s0.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_2_s1 (
    .F(pwm_1_apb_PWDATA_2_5),
    .I0(init_state[2]),
    .I1(init_state[1]),
    .I2(n1056_9) 
);
defparam pwm_1_apb_PWDATA_2_s1.INIT=8'hB0;
  LUT4 pwm_1_apb_PWDATA_1_s0 (
    .F(pwm_1_apb_PWDATA_1_4),
    .I0(pwm_1_apb_PWDATA_1_6),
    .I1(pwm_1_apb_PWDATA_1_7),
    .I2(pwm_1_apb_PWDATA_1_8),
    .I3(pwm_1_apb_PWDATA_1_9) 
);
defparam pwm_1_apb_PWDATA_1_s0.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s0 (
    .F(pwm_1_apb_PWDATA_0_4),
    .I0(pwm_1_apb_PWDATA_0_7),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(pwm_1_apb_PWDATA_0_8),
    .I3(pwm_1_apb_PWDATA_9_5) 
);
defparam pwm_1_apb_PWDATA_0_s0.INIT=16'h4F00;
  LUT3 pwm_1_apb_PWDATA_0_s1 (
    .F(pwm_1_apb_PWDATA_0_5),
    .I0(pwm_1_apb_PWDATA_0_9),
    .I1(pwm_1_apb_PWDATA_0_10),
    .I2(pwm_1_apb_PWDATA_0_26) 
);
defparam pwm_1_apb_PWDATA_0_s1.INIT=8'h40;
  LUT4 pwm_1_apb_PWDATA_0_s2 (
    .F(pwm_1_apb_PWDATA_0_6),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_0_s2.INIT=16'h4100;
  LUT4 n1554_s11 (
    .F(n1554_17),
    .I0(n1045_4),
    .I1(init_state[2]),
    .I2(n1529_7),
    .I3(apb_operate_area_operating_4) 
);
defparam n1554_s11.INIT=16'h0700;
  LUT2 n2180_s11 (
    .F(n2180_15),
    .I0(ctrl_fsm_stateReg_0[1]),
    .I1(ctrl_fsm_stateReg[2]) 
);
defparam n2180_s11.INIT=4'h4;
  LUT3 n2180_s12 (
    .F(n2180_16),
    .I0(ctrl_fsm_hit_hit_context),
    .I1(ctrl_fsm_hit_hit_state[0]),
    .I2(ctrl_fsm_stateReg_0[0]) 
);
defparam n2180_s12.INIT=8'h40;
  LUT3 n2180_s13 (
    .F(n2180_17),
    .I0(ctrl_master_drive_state[0]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_master_drive_state[2]) 
);
defparam n2180_s13.INIT=8'h10;
  LUT2 config_reg_14_s3 (
    .F(config_reg_14_7),
    .I0(config_reg_14_9),
    .I1(config_reg_14_10) 
);
defparam config_reg_14_s3.INIT=4'h8;
  LUT2 pwm_area_period_15_s3 (
    .F(pwm_area_period_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(config_reg_14_10) 
);
defparam pwm_area_period_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_0_15_s3 (
    .F(pwm_area_ccrs_0_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_0_15_8) 
);
defparam pwm_area_ccrs_0_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_1_15_s3 (
    .F(pwm_area_ccrs_1_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_1_15_8) 
);
defparam pwm_area_ccrs_1_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_2_15_s3 (
    .F(pwm_area_ccrs_2_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_2_15_8) 
);
defparam pwm_area_ccrs_2_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_3_15_s3 (
    .F(pwm_area_ccrs_3_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_3_15_8) 
);
defparam pwm_area_ccrs_3_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_4_15_s3 (
    .F(pwm_area_ccrs_4_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_4_15_8) 
);
defparam pwm_area_ccrs_4_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_5_15_s3 (
    .F(pwm_area_ccrs_5_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_5_15_8) 
);
defparam pwm_area_ccrs_5_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_6_15_s3 (
    .F(pwm_area_ccrs_6_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_6_15_8) 
);
defparam pwm_area_ccrs_6_15_s3.INIT=4'h8;
  LUT2 pwm_area_ccrs_7_15_s3 (
    .F(pwm_area_ccrs_7_15_7),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_7_15_8) 
);
defparam pwm_area_ccrs_7_15_s3.INIT=4'h8;
  LUT2 pwm_area_timeout_area_cnt_max_0_15_s3 (
    .F(pwm_area_timeout_area_cnt_max_0_15_7),
    .I0(config_reg_14_9),
    .I1(pwm_area_ccrs_0_15_8) 
);
defparam pwm_area_timeout_area_cnt_max_0_15_s3.INIT=4'h8;
  LUT2 pwm_area_timeout_area_cnt_max_1_15_s3 (
    .F(pwm_area_timeout_area_cnt_max_1_15_7),
    .I0(config_reg_14_9),
    .I1(pwm_area_ccrs_1_15_8) 
);
defparam pwm_area_timeout_area_cnt_max_1_15_s3.INIT=4'h8;
  LUT4 ctrl_fsm_master_write_reg_temp_7_s3 (
    .F(ctrl_fsm_master_write_reg_temp_7_7),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(ctrl_fsm_stateReg_0[1]),
    .I3(ctrl_fsm_stateReg_0[0]) 
);
defparam ctrl_fsm_master_write_reg_temp_7_s3.INIT=16'h1000;
  LUT4 ctrl_fsm_master_write_reg_temp_7_s4 (
    .F(ctrl_fsm_master_write_reg_temp_7_8),
    .I0(ctrl_master_drive_state[0]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_master_drive_state[2]),
    .I3(ctrl_fsm_master_write_write_state[0]) 
);
defparam ctrl_fsm_master_write_reg_temp_7_s4.INIT=16'h1000;
  LUT2 int_ctrl_int_ctrl_state_0_s4 (
    .F(int_ctrl_int_ctrl_state_0_9),
    .I0(int_1_regNext),
    .I1(i2c_apb_io_interrupt) 
);
defparam int_ctrl_int_ctrl_state_0_s4.INIT=4'h4;
  LUT3 ctrl_slave_drive_state_3_s4 (
    .F(ctrl_slave_drive_state_3_9),
    .I0(ctrl_fsm_stateReg_0[1]),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam ctrl_slave_drive_state_3_s4.INIT=8'h10;
  LUT3 ctrl_fsm_idle_state_3_s4 (
    .F(ctrl_fsm_idle_state_3_9),
    .I0(ctrl_fsm_stateReg_0[0]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(ctrl_fsm_stateReg_0[1]) 
);
defparam ctrl_fsm_idle_state_3_s4.INIT=8'h10;
  LUT4 ctrl_fsm_idle_state_3_s5 (
    .F(ctrl_fsm_idle_state_3_10),
    .I0(ctrl_fsm_idle_state_3_9),
    .I1(n1383_7),
    .I2(ctrl_fsm_idle_state_3_15),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam ctrl_fsm_idle_state_3_s5.INIT=16'h00FE;
  LUT4 ctrl_fsm_master_read_read_state_0_s4 (
    .F(ctrl_fsm_master_read_read_state_0_9),
    .I0(ctrl_fsm_master_read_read_state[0]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(n1596_6) 
);
defparam ctrl_fsm_master_read_read_state_0_s4.INIT=16'h4000;
  LUT3 n2393_s4 (
    .F(n2393_9),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(ctrl_fsm_stateReg_0[1]) 
);
defparam n2393_s4.INIT=8'h40;
  LUT4 n2394_s4 (
    .F(n2394_9),
    .I0(n2393_9),
    .I1(n1382_6),
    .I2(n1382_7),
    .I3(when_StateMachine_l230_3_4) 
);
defparam n2394_s4.INIT=16'h1000;
  LUT4 n2388_s12 (
    .F(n2388_17),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[1]),
    .I3(ctrl_slave_drive_state_3_12) 
);
defparam n2388_s12.INIT=16'hEFF7;
  LUT4 n2387_s11 (
    .F(n2387_16),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(n1554_17),
    .I2(n2387_17),
    .I3(ctrl_fsm_idle_state[1]) 
);
defparam n2387_s11.INIT=16'h1FE0;
  LUT4 n2386_s11 (
    .F(n2386_16),
    .I0(apb_operate_area_result[0]),
    .I1(n1554_17),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(n2386_17) 
);
defparam n2386_s11.INIT=16'hF70F;
  LUT3 n1633_s2 (
    .F(n1633_6),
    .I0(n1554_17),
    .I1(n950_8),
    .I2(n1633_8) 
);
defparam n1633_s2.INIT=8'h07;
  LUT3 n1633_s3 (
    .F(n1633_7),
    .I0(n1554_17),
    .I1(ctrl_master_drive_state[2]),
    .I2(ctrl_master_drive_state[0]) 
);
defparam n1633_s3.INIT=8'hD0;
  LUT2 n1632_s2 (
    .F(n1632_6),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[0]) 
);
defparam n1632_s2.INIT=4'h4;
  LUT4 n1631_s2 (
    .F(n1631_6),
    .I0(n1554_17),
    .I1(ctrl_master_drive_state[2]),
    .I2(ctrl_master_drive_state[0]),
    .I3(ctrl_master_drive_state[1]) 
);
defparam n1631_s2.INIT=16'h133F;
  LUT4 n1598_s3 (
    .F(n1598_7),
    .I0(n1554_17),
    .I1(n1598_8),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[2]) 
);
defparam n1598_s3.INIT=16'h1D15;
  LUT4 n1597_s2 (
    .F(n1597_6),
    .I0(ctrl_slave_drive_state[2]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state_3_12),
    .I3(ctrl_slave_drive_state[1]) 
);
defparam n1597_s2.INIT=16'hBF00;
  LUT2 n1596_s2 (
    .F(n1596_6),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]) 
);
defparam n1596_s2.INIT=4'h4;
  LUT3 n1596_s3 (
    .F(n1596_7),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state[2]) 
);
defparam n1596_s3.INIT=8'h07;
  LUT4 pwm_1_apb_PWDATA_15_s0 (
    .F(pwm_1_apb_PWDATA_15_5),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[0]),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_15_s0.INIT=16'h3500;
  LUT2 n1477_s2 (
    .F(n1477_6),
    .I0(n715_2),
    .I1(n697_3) 
);
defparam n1477_s2.INIT=4'h4;
  LUT2 n1475_s2 (
    .F(n1475_6),
    .I0(pwm_area_counter[1]),
    .I1(pwm_area_counter[0]) 
);
defparam n1475_s2.INIT=4'h8;
  LUT4 n1473_s2 (
    .F(n1473_6),
    .I0(pwm_area_counter[1]),
    .I1(pwm_area_counter[0]),
    .I2(pwm_area_counter[2]),
    .I3(pwm_area_counter[3]) 
);
defparam n1473_s2.INIT=16'h8000;
  LUT2 n1471_s2 (
    .F(n1471_6),
    .I0(pwm_area_counter[4]),
    .I1(pwm_area_counter[5]) 
);
defparam n1471_s2.INIT=4'h8;
  LUT2 n1469_s2 (
    .F(n1469_6),
    .I0(pwm_area_counter[7]),
    .I1(n1470_8) 
);
defparam n1469_s2.INIT=4'h8;
  LUT2 n1465_s2 (
    .F(n1465_6),
    .I0(pwm_area_counter[10]),
    .I1(pwm_area_counter[11]) 
);
defparam n1465_s2.INIT=4'h8;
  LUT2 n1462_s2 (
    .F(n1462_6),
    .I0(pwm_area_counter[13]),
    .I1(pwm_area_counter[14]) 
);
defparam n1462_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_6),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_6),
    .I0(pre_divicder_counter[2]),
    .I1(pre_divicder_counter[3]) 
);
defparam n1439_s2.INIT=4'h8;
  LUT3 n1382_s2 (
    .F(n1382_6),
    .I0(n1382_8),
    .I1(ctrl_fsm_idle_state_3_15),
    .I2(ctrl_slave_drive_state_3_14) 
);
defparam n1382_s2.INIT=8'h0D;
  LUT3 n1382_s3 (
    .F(n1382_7),
    .I0(ctrl_fsm_stateReg_0[0]),
    .I1(ctrl_fsm_stateReg_0[1]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam n1382_s3.INIT=8'h3E;
  LUT4 n1381_s2 (
    .F(n1381_6),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(n1381_7),
    .I2(when_StateMachine_l230_3_9),
    .I3(n1382_7) 
);
defparam n1381_s2.INIT=16'hF800;
  LUT2 n1529_s3 (
    .F(n1529_7),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(int_ctrl_int_ctrl_state[1]) 
);
defparam n1529_s3.INIT=4'h6;
  LUT4 when_MyTopLevel_l129_s3 (
    .F(when_MyTopLevel_l129_7),
    .I0(when_MyTopLevel_l129_15),
    .I1(when_MyTopLevel_l129_16),
    .I2(when_MyTopLevel_l129_17),
    .I3(when_MyTopLevel_l129_18) 
);
defparam when_MyTopLevel_l129_s3.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s4 (
    .F(when_MyTopLevel_l129_8),
    .I0(when_MyTopLevel_l129_19),
    .I1(when_MyTopLevel_l129_20),
    .I2(when_MyTopLevel_l129_21),
    .I3(when_MyTopLevel_l129_22) 
);
defparam when_MyTopLevel_l129_s4.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s5 (
    .F(when_MyTopLevel_l129_9),
    .I0(when_MyTopLevel_l129_23),
    .I1(when_MyTopLevel_l129_24),
    .I2(when_MyTopLevel_l129_25),
    .I3(when_MyTopLevel_l129_26) 
);
defparam when_MyTopLevel_l129_s5.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s6 (
    .F(when_MyTopLevel_l129_10),
    .I0(when_MyTopLevel_l129_27),
    .I1(when_MyTopLevel_l129_28),
    .I2(when_MyTopLevel_l129_29),
    .I3(when_MyTopLevel_l129_30) 
);
defparam when_MyTopLevel_l129_s6.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s7 (
    .F(when_MyTopLevel_l129_11),
    .I0(when_MyTopLevel_l129_31),
    .I1(when_MyTopLevel_l129_32),
    .I2(when_MyTopLevel_l129_33),
    .I3(when_MyTopLevel_l129_34) 
);
defparam when_MyTopLevel_l129_s7.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s8 (
    .F(when_MyTopLevel_l129_12),
    .I0(when_MyTopLevel_l129_35),
    .I1(when_MyTopLevel_l129_36),
    .I2(when_MyTopLevel_l129_37),
    .I3(when_MyTopLevel_l129_38) 
);
defparam when_MyTopLevel_l129_s8.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s9 (
    .F(when_MyTopLevel_l129_13),
    .I0(when_MyTopLevel_l129_39),
    .I1(when_MyTopLevel_l129_40),
    .I2(when_MyTopLevel_l129_41),
    .I3(when_MyTopLevel_l129_42) 
);
defparam when_MyTopLevel_l129_s9.INIT=16'h8000;
  LUT4 when_MyTopLevel_l129_s10 (
    .F(when_MyTopLevel_l129_14),
    .I0(when_MyTopLevel_l129_43),
    .I1(when_MyTopLevel_l129_44),
    .I2(when_MyTopLevel_l129_45),
    .I3(when_MyTopLevel_l129_46) 
);
defparam when_MyTopLevel_l129_s10.INIT=16'h8000;
  LUT2 n3384_s4 (
    .F(n3384_7),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[2]) 
);
defparam n3384_s4.INIT=4'h1;
  LUT4 when_MyTopLevel_l185_s3 (
    .F(when_MyTopLevel_l185_6),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(n1056_7) 
);
defparam when_MyTopLevel_l185_s3.INIT=16'h00EF;
  LUT4 when_MyTopLevel_l185_s4 (
    .F(when_MyTopLevel_l185_7),
    .I0(n2388_19),
    .I1(n2388_18),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(when_MyTopLevel_l185_9) 
);
defparam when_MyTopLevel_l185_s4.INIT=16'h00FE;
  LUT4 when_MyTopLevel_l185_s5 (
    .F(when_MyTopLevel_l185_8),
    .I0(n2180_16),
    .I1(n2180_15),
    .I2(ctrl_fsm_master_write_reg_temp_7_7),
    .I3(n1632_6) 
);
defparam when_MyTopLevel_l185_s5.INIT=16'hF800;
  LUT4 when_StateMachine_l230_3_s2 (
    .F(when_StateMachine_l230_3_5),
    .I0(init_ok),
    .I1(config_reg_14_11),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_fsm_stateReg_0[1]) 
);
defparam when_StateMachine_l230_3_s2.INIT=16'h0C0A;
  LUT4 when_StateMachine_l230_3_s3 (
    .F(when_StateMachine_l230_3_6),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(ctrl_fsm_hit_hit_context),
    .I2(n2180_15),
    .I3(ctrl_fsm_stateReg_0[0]) 
);
defparam when_StateMachine_l230_3_s3.INIT=16'h7F00;
  LUT3 pwm_1_apb_PWDATA_9_s3 (
    .F(pwm_1_apb_PWDATA_9_7),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]) 
);
defparam pwm_1_apb_PWDATA_9_s3.INIT=8'h10;
  LUT4 pwm_1_apb_PWDATA_7_s3 (
    .F(pwm_1_apb_PWDATA_7_7),
    .I0(pwm_1_apb_PWDATA_7_12),
    .I1(pwm_1_apb_PWDATA_7_30),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_7_14) 
);
defparam pwm_1_apb_PWDATA_7_s3.INIT=16'h0B00;
  LUT3 pwm_1_apb_PWDATA_7_s4 (
    .F(pwm_1_apb_PWDATA_7_8),
    .I0(pwm_1_apb_PWDATA_7_15),
    .I1(pwm_1_apb_PWDATA_7_28),
    .I2(pwm_1_apb_PWDATA_7_17) 
);
defparam pwm_1_apb_PWDATA_7_s4.INIT=8'hB0;
  LUT4 pwm_1_apb_PWDATA_7_s5 (
    .F(pwm_1_apb_PWDATA_7_9),
    .I0(pwm_1_apb_PWDATA_7_18),
    .I1(pwm_1_apb_PWDATA_7_19),
    .I2(pwm_1_apb_PWDATA_7_20),
    .I3(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_7_s5.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_7_s6 (
    .F(pwm_1_apb_PWDATA_7_10),
    .I0(config_reg_14_7),
    .I1(config_reg[7]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_7_21) 
);
defparam pwm_1_apb_PWDATA_7_s6.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_6_s2 (
    .F(pwm_1_apb_PWDATA_6_6),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[14]),
    .I2(pwm_1_apb_PWDATA_6_12),
    .I3(pwm_1_apb_PWDATA_6_13) 
);
defparam pwm_1_apb_PWDATA_6_s2.INIT=16'h7000;
  LUT3 pwm_1_apb_PWDATA_6_s3 (
    .F(pwm_1_apb_PWDATA_6_7),
    .I0(config_reg_14_10),
    .I1(pwm_area_period[14]),
    .I2(pwm_1_apb_PWDATA_6_25) 
);
defparam pwm_1_apb_PWDATA_6_s3.INIT=8'h07;
  LUT4 pwm_1_apb_PWDATA_6_s4 (
    .F(pwm_1_apb_PWDATA_6_8),
    .I0(ctrl_reg_choose_addr[4]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam pwm_1_apb_PWDATA_6_s4.INIT=16'h0001;
  LUT4 pwm_1_apb_PWDATA_6_s5 (
    .F(pwm_1_apb_PWDATA_6_9),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[14]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_6_15) 
);
defparam pwm_1_apb_PWDATA_6_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_6_s6 (
    .F(pwm_1_apb_PWDATA_6_10),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[6]),
    .I2(pwm_1_apb_PWDATA_6_16),
    .I3(pwm_1_apb_PWDATA_6_17) 
);
defparam pwm_1_apb_PWDATA_6_s6.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_6_s7 (
    .F(pwm_1_apb_PWDATA_6_11),
    .I0(pwm_1_apb_PWDATA_6_18),
    .I1(pwm_1_apb_PWDATA_6_19),
    .I2(pwm_1_apb_PWDATA_6_20),
    .I3(pwm_1_apb_PWDATA_6_27) 
);
defparam pwm_1_apb_PWDATA_6_s7.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_5_s2 (
    .F(pwm_1_apb_PWDATA_5_6),
    .I0(pwm_1_apb_PWDATA_5_10),
    .I1(pwm_1_apb_PWDATA_5_11),
    .I2(pwm_1_apb_PWDATA_5_12),
    .I3(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_5_s2.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_5_s3 (
    .F(pwm_1_apb_PWDATA_5_7),
    .I0(pwm_1_apb_PWDATA_5_31),
    .I1(pwm_1_apb_PWDATA_5_14),
    .I2(pwm_1_apb_PWDATA_5_15),
    .I3(pwm_1_apb_PWDATA_5_27) 
);
defparam pwm_1_apb_PWDATA_5_s3.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_5_s4 (
    .F(pwm_1_apb_PWDATA_5_8),
    .I0(pwm_1_apb_PWDATA_5_17),
    .I1(pwm_1_apb_PWDATA_5_18),
    .I2(pwm_1_apb_PWDATA_5_19),
    .I3(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_5_s4.INIT=16'h7F00;
  LUT3 pwm_1_apb_PWDATA_5_s5 (
    .F(pwm_1_apb_PWDATA_5_9),
    .I0(pwm_1_apb_PWDATA_5_20),
    .I1(pwm_1_apb_PWDATA_5_29),
    .I2(pwm_1_apb_PWDATA_5_22) 
);
defparam pwm_1_apb_PWDATA_5_s5.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_4_s3 (
    .F(pwm_1_apb_PWDATA_4_7),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[12]),
    .I2(pwm_1_apb_PWDATA_4_11),
    .I3(pwm_1_apb_PWDATA_4_12) 
);
defparam pwm_1_apb_PWDATA_4_s3.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_4_s4 (
    .F(pwm_1_apb_PWDATA_4_8),
    .I0(pwm_area_ccrs_0_15_8),
    .I1(pwm_area_timeout_area_cnt_max_0[12]),
    .I2(pwm_1_apb_PWDATA_4_13),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_4_s4.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_4_s5 (
    .F(pwm_1_apb_PWDATA_4_9),
    .I0(pwm_1_apb_PWDATA_4_14),
    .I1(pwm_1_apb_PWDATA_4_15),
    .I2(pwm_1_apb_PWDATA_4_16),
    .I3(pwm_1_apb_PWDATA_4_17) 
);
defparam pwm_1_apb_PWDATA_4_s5.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_4_s6 (
    .F(pwm_1_apb_PWDATA_4_10),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[4]),
    .I2(pwm_1_apb_PWDATA_4_18),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_4_s6.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_3_s2 (
    .F(pwm_1_apb_PWDATA_3_6),
    .I0(pwm_1_apb_PWDATA_3_11),
    .I1(pwm_1_apb_PWDATA_3_12),
    .I2(pwm_1_apb_PWDATA_3_13),
    .I3(pwm_1_apb_PWDATA_3_14) 
);
defparam pwm_1_apb_PWDATA_3_s2.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_3_s3 (
    .F(pwm_1_apb_PWDATA_3_7),
    .I0(pwm_area_ccrs_0_15_8),
    .I1(pwm_area_timeout_area_cnt_max_0[3]),
    .I2(pwm_1_apb_PWDATA_3_15),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_3_s3.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_3_s4 (
    .F(pwm_1_apb_PWDATA_3_8),
    .I0(pwm_area_ccrs_4_15_8),
    .I1(pwm_area_ccrs_4[11]),
    .I2(pwm_1_apb_PWDATA_3_16),
    .I3(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_3_s4.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_3_s5 (
    .F(pwm_1_apb_PWDATA_3_9),
    .I0(pwm_area_timeout_area_cnt_max_1_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[11]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_3_17) 
);
defparam pwm_1_apb_PWDATA_3_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_3_s6 (
    .F(pwm_1_apb_PWDATA_3_10),
    .I0(pwm_1_apb_PWDATA_7_30),
    .I1(pwm_1_apb_PWDATA_3_18),
    .I2(pwm_area_timeout_area_cnt_max_0[11]),
    .I3(pwm_area_timeout_area_cnt_max_0_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s6.INIT=16'h0DDD;
  LUT4 pwm_1_apb_PWDATA_2_s2 (
    .F(pwm_1_apb_PWDATA_2_6),
    .I0(pwm_1_apb_PWDATA_2_10),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(pwm_1_apb_PWDATA_2_11),
    .I3(pwm_1_apb_PWDATA_2_12) 
);
defparam pwm_1_apb_PWDATA_2_s2.INIT=16'hB000;
  LUT4 pwm_1_apb_PWDATA_2_s3 (
    .F(pwm_1_apb_PWDATA_2_7),
    .I0(pwm_1_apb_PWDATA_2_13),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(pwm_1_apb_PWDATA_2_14),
    .I3(pwm_1_apb_PWDATA_2_26) 
);
defparam pwm_1_apb_PWDATA_2_s3.INIT=16'hB000;
  LUT4 pwm_1_apb_PWDATA_2_s4 (
    .F(pwm_1_apb_PWDATA_2_8),
    .I0(pwm_area_ccrs_4_15_7),
    .I1(pwm_area_ccrs_4[10]),
    .I2(pwm_1_apb_PWDATA_2_16),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_2_s4.INIT=16'h0007;
  LUT3 pwm_1_apb_PWDATA_2_s5 (
    .F(pwm_1_apb_PWDATA_2_9),
    .I0(pwm_1_apb_PWDATA_2_17),
    .I1(pwm_1_apb_PWDATA_2_18),
    .I2(pwm_1_apb_PWDATA_2_19) 
);
defparam pwm_1_apb_PWDATA_2_s5.INIT=8'h40;
  LUT3 pwm_1_apb_PWDATA_1_s2 (
    .F(pwm_1_apb_PWDATA_1_6),
    .I0(pwm_1_apb_PWDATA_1_10),
    .I1(pwm_1_apb_PWDATA_1_27),
    .I2(pwm_1_apb_PWDATA_1_12) 
);
defparam pwm_1_apb_PWDATA_1_s2.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_1_s3 (
    .F(pwm_1_apb_PWDATA_1_7),
    .I0(pwm_area_ccrs_3_15_7),
    .I1(pwm_area_ccrs_3[9]),
    .I2(pwm_1_apb_PWDATA_1_13),
    .I3(pwm_1_apb_PWDATA_1_14) 
);
defparam pwm_1_apb_PWDATA_1_s3.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_1_s4 (
    .F(pwm_1_apb_PWDATA_1_8),
    .I0(pwm_1_apb_PWDATA_1_15),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_1_16) 
);
defparam pwm_1_apb_PWDATA_1_s4.INIT=16'hB000;
  LUT4 pwm_1_apb_PWDATA_1_s5 (
    .F(pwm_1_apb_PWDATA_1_9),
    .I0(pwm_1_apb_PWDATA_1_29),
    .I1(pwm_1_apb_PWDATA_1_18),
    .I2(pwm_1_apb_PWDATA_1_19),
    .I3(pwm_1_apb_PWDATA_1_20) 
);
defparam pwm_1_apb_PWDATA_1_s5.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_0_s3 (
    .F(pwm_1_apb_PWDATA_0_7),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[8]),
    .I2(pwm_1_apb_PWDATA_0_12),
    .I3(pwm_1_apb_PWDATA_0_13) 
);
defparam pwm_1_apb_PWDATA_0_s3.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_0_s4 (
    .F(pwm_1_apb_PWDATA_0_8),
    .I0(pwm_1_apb_PWDATA_0_14),
    .I1(pwm_1_apb_PWDATA_0_15),
    .I2(pwm_1_apb_PWDATA_0_24),
    .I3(pwm_1_apb_PWDATA_0_17) 
);
defparam pwm_1_apb_PWDATA_0_s4.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_0_s5 (
    .F(pwm_1_apb_PWDATA_0_9),
    .I0(config_reg_14_10),
    .I1(pwm_area_period[0]),
    .I2(pwm_1_apb_PWDATA_0_18),
    .I3(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_0_s5.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_0_s6 (
    .F(pwm_1_apb_PWDATA_0_10),
    .I0(pwm_area_ccrs_2_15_7),
    .I1(pwm_area_ccrs_2[0]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_0_19) 
);
defparam pwm_1_apb_PWDATA_0_s6.INIT=16'h7000;
  LUT4 config_reg_14_s5 (
    .F(config_reg_14_9),
    .I0(ctrl_reg_choose_addr[4]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam config_reg_14_s5.INIT=16'h0100;
  LUT4 config_reg_14_s6 (
    .F(config_reg_14_10),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(ctrl_reg_choose_addr[3]) 
);
defparam config_reg_14_s6.INIT=16'h0001;
  LUT2 config_reg_14_s7 (
    .F(config_reg_14_11),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]) 
);
defparam config_reg_14_s7.INIT=4'h4;
  LUT4 pwm_area_ccrs_0_15_s4 (
    .F(pwm_area_ccrs_0_15_8),
    .I0(ctrl_reg_choose_addr[1]),
    .I1(ctrl_reg_choose_addr[2]),
    .I2(ctrl_reg_choose_addr[3]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_area_ccrs_0_15_s4.INIT=16'h0100;
  LUT4 pwm_area_ccrs_1_15_s4 (
    .F(pwm_area_ccrs_1_15_8),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[2]),
    .I2(ctrl_reg_choose_addr[3]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_area_ccrs_1_15_s4.INIT=16'h0100;
  LUT4 pwm_area_ccrs_2_15_s4 (
    .F(pwm_area_ccrs_2_15_8),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_area_ccrs_2_15_s4.INIT=16'h1000;
  LUT4 pwm_area_ccrs_3_15_s4 (
    .F(pwm_area_ccrs_3_15_8),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[3]),
    .I3(ctrl_reg_choose_addr[2]) 
);
defparam pwm_area_ccrs_3_15_s4.INIT=16'h0100;
  LUT4 pwm_area_ccrs_4_15_s4 (
    .F(pwm_area_ccrs_4_15_8),
    .I0(ctrl_reg_choose_addr[1]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_area_ccrs_4_15_s4.INIT=16'h1000;
  LUT4 pwm_area_ccrs_5_15_s4 (
    .F(pwm_area_ccrs_5_15_8),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_area_ccrs_5_15_s4.INIT=16'h1000;
  LUT4 pwm_area_ccrs_6_15_s4 (
    .F(pwm_area_ccrs_6_15_8),
    .I0(ctrl_reg_choose_addr[3]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_area_ccrs_6_15_s4.INIT=16'h4000;
  LUT4 pwm_area_ccrs_7_15_s4 (
    .F(pwm_area_ccrs_7_15_8),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(ctrl_reg_choose_addr[3]) 
);
defparam pwm_area_ccrs_7_15_s4.INIT=16'h0100;
  LUT4 ctrl_slave_drive_state_3_s6 (
    .F(ctrl_slave_drive_state_3_11),
    .I0(apb_operate_area_result[4]),
    .I1(apb_operate_area_result[5]),
    .I2(apb_operate_area_result[6]),
    .I3(apb_operate_area_result[7]) 
);
defparam ctrl_slave_drive_state_3_s6.INIT=16'h0001;
  LUT3 ctrl_slave_drive_state_3_s7 (
    .F(ctrl_slave_drive_state_3_12),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(apb_operate_area_operating_4),
    .I2(int_ctrl_int_ctrl_state[1]) 
);
defparam ctrl_slave_drive_state_3_s7.INIT=8'h40;
  LUT2 n2388_s13 (
    .F(n2388_18),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state[0]) 
);
defparam n2388_s13.INIT=4'h4;
  LUT3 n2388_s14 (
    .F(n2388_19),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[0]) 
);
defparam n2388_s14.INIT=8'h0B;
  LUT4 n2387_s12 (
    .F(n2387_17),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_slave_drive_state_3_12),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(ctrl_fsm_idle_state[0]) 
);
defparam n2387_s12.INIT=16'hEF00;
  LUT2 n2386_s12 (
    .F(n2386_17),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[1]) 
);
defparam n2386_s12.INIT=4'h8;
  LUT3 n1633_s4 (
    .F(n1633_8),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_slave_drive_state_3_12) 
);
defparam n1633_s4.INIT=8'h40;
  LUT3 n1598_s4 (
    .F(n1598_8),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[1]) 
);
defparam n1598_s4.INIT=8'hD3;
  LUT4 n1382_s4 (
    .F(n1382_8),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(init_ok),
    .I2(ctrl_fsm_stateReg_0[1]),
    .I3(when_StateMachine_l230_3_9) 
);
defparam n1382_s4.INIT=16'h00FE;
  LUT4 n1381_s3 (
    .F(n1381_7),
    .I0(n2180_17),
    .I1(n2180_16),
    .I2(ctrl_slave_drive_state[2]),
    .I3(n1381_8) 
);
defparam n1381_s3.INIT=16'h0777;
  LUT3 n1056_s3 (
    .F(n1056_7),
    .I0(int_ctrl_int_ctrl_state[1]),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(init_state[2]) 
);
defparam n1056_s3.INIT=8'hD0;
  LUT4 when_MyTopLevel_l129_s11 (
    .F(when_MyTopLevel_l129_15),
    .I0(pwm_area_ccrs_1[0]),
    .I1(pwm_area_ccrs_1[1]),
    .I2(pwm_area_ccrs_1[2]),
    .I3(pwm_area_ccrs_1[3]) 
);
defparam when_MyTopLevel_l129_s11.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s12 (
    .F(when_MyTopLevel_l129_16),
    .I0(pwm_area_ccrs_1[8]),
    .I1(pwm_area_ccrs_1[9]),
    .I2(pwm_area_ccrs_1[10]),
    .I3(pwm_area_ccrs_1[11]) 
);
defparam when_MyTopLevel_l129_s12.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s13 (
    .F(when_MyTopLevel_l129_17),
    .I0(pwm_area_ccrs_1[12]),
    .I1(pwm_area_ccrs_1[13]),
    .I2(pwm_area_ccrs_1[14]),
    .I3(pwm_area_ccrs_1[15]) 
);
defparam when_MyTopLevel_l129_s13.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s14 (
    .F(when_MyTopLevel_l129_18),
    .I0(pwm_area_ccrs_1[4]),
    .I1(pwm_area_ccrs_1[5]),
    .I2(pwm_area_ccrs_1[6]),
    .I3(pwm_area_ccrs_1[7]) 
);
defparam when_MyTopLevel_l129_s14.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s15 (
    .F(when_MyTopLevel_l129_19),
    .I0(pwm_area_ccrs_0[0]),
    .I1(pwm_area_ccrs_0[1]),
    .I2(pwm_area_ccrs_0[2]),
    .I3(pwm_area_ccrs_0[3]) 
);
defparam when_MyTopLevel_l129_s15.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s16 (
    .F(when_MyTopLevel_l129_20),
    .I0(pwm_area_ccrs_0[8]),
    .I1(pwm_area_ccrs_0[9]),
    .I2(pwm_area_ccrs_0[10]),
    .I3(pwm_area_ccrs_0[11]) 
);
defparam when_MyTopLevel_l129_s16.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s17 (
    .F(when_MyTopLevel_l129_21),
    .I0(pwm_area_ccrs_0[12]),
    .I1(pwm_area_ccrs_0[13]),
    .I2(pwm_area_ccrs_0[14]),
    .I3(pwm_area_ccrs_0[15]) 
);
defparam when_MyTopLevel_l129_s17.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s18 (
    .F(when_MyTopLevel_l129_22),
    .I0(pwm_area_ccrs_0[4]),
    .I1(pwm_area_ccrs_0[5]),
    .I2(pwm_area_ccrs_0[6]),
    .I3(pwm_area_ccrs_0[7]) 
);
defparam when_MyTopLevel_l129_s18.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s19 (
    .F(when_MyTopLevel_l129_23),
    .I0(pwm_area_ccrs_2[0]),
    .I1(pwm_area_ccrs_2[1]),
    .I2(pwm_area_ccrs_2[2]),
    .I3(pwm_area_ccrs_2[3]) 
);
defparam when_MyTopLevel_l129_s19.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s20 (
    .F(when_MyTopLevel_l129_24),
    .I0(pwm_area_ccrs_2[8]),
    .I1(pwm_area_ccrs_2[9]),
    .I2(pwm_area_ccrs_2[10]),
    .I3(pwm_area_ccrs_2[11]) 
);
defparam when_MyTopLevel_l129_s20.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s21 (
    .F(when_MyTopLevel_l129_25),
    .I0(pwm_area_ccrs_2[12]),
    .I1(pwm_area_ccrs_2[13]),
    .I2(pwm_area_ccrs_2[14]),
    .I3(pwm_area_ccrs_2[15]) 
);
defparam when_MyTopLevel_l129_s21.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s22 (
    .F(when_MyTopLevel_l129_26),
    .I0(pwm_area_ccrs_2[4]),
    .I1(pwm_area_ccrs_2[5]),
    .I2(pwm_area_ccrs_2[6]),
    .I3(pwm_area_ccrs_2[7]) 
);
defparam when_MyTopLevel_l129_s22.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s23 (
    .F(when_MyTopLevel_l129_27),
    .I0(pwm_area_ccrs_3[0]),
    .I1(pwm_area_ccrs_3[1]),
    .I2(pwm_area_ccrs_3[2]),
    .I3(pwm_area_ccrs_3[3]) 
);
defparam when_MyTopLevel_l129_s23.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s24 (
    .F(when_MyTopLevel_l129_28),
    .I0(pwm_area_ccrs_3[8]),
    .I1(pwm_area_ccrs_3[9]),
    .I2(pwm_area_ccrs_3[10]),
    .I3(pwm_area_ccrs_3[11]) 
);
defparam when_MyTopLevel_l129_s24.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s25 (
    .F(when_MyTopLevel_l129_29),
    .I0(pwm_area_ccrs_3[12]),
    .I1(pwm_area_ccrs_3[13]),
    .I2(pwm_area_ccrs_3[14]),
    .I3(pwm_area_ccrs_3[15]) 
);
defparam when_MyTopLevel_l129_s25.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s26 (
    .F(when_MyTopLevel_l129_30),
    .I0(pwm_area_ccrs_3[4]),
    .I1(pwm_area_ccrs_3[5]),
    .I2(pwm_area_ccrs_3[6]),
    .I3(pwm_area_ccrs_3[7]) 
);
defparam when_MyTopLevel_l129_s26.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s27 (
    .F(when_MyTopLevel_l129_31),
    .I0(pwm_area_ccrs_5[0]),
    .I1(pwm_area_ccrs_5[1]),
    .I2(pwm_area_ccrs_5[2]),
    .I3(pwm_area_ccrs_5[3]) 
);
defparam when_MyTopLevel_l129_s27.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s28 (
    .F(when_MyTopLevel_l129_32),
    .I0(pwm_area_ccrs_5[8]),
    .I1(pwm_area_ccrs_5[9]),
    .I2(pwm_area_ccrs_5[10]),
    .I3(pwm_area_ccrs_5[11]) 
);
defparam when_MyTopLevel_l129_s28.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s29 (
    .F(when_MyTopLevel_l129_33),
    .I0(pwm_area_ccrs_5[12]),
    .I1(pwm_area_ccrs_5[13]),
    .I2(pwm_area_ccrs_5[14]),
    .I3(pwm_area_ccrs_5[15]) 
);
defparam when_MyTopLevel_l129_s29.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s30 (
    .F(when_MyTopLevel_l129_34),
    .I0(pwm_area_ccrs_5[4]),
    .I1(pwm_area_ccrs_5[5]),
    .I2(pwm_area_ccrs_5[6]),
    .I3(pwm_area_ccrs_5[7]) 
);
defparam when_MyTopLevel_l129_s30.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s31 (
    .F(when_MyTopLevel_l129_35),
    .I0(pwm_area_ccrs_4[0]),
    .I1(pwm_area_ccrs_4[1]),
    .I2(pwm_area_ccrs_4[2]),
    .I3(pwm_area_ccrs_4[3]) 
);
defparam when_MyTopLevel_l129_s31.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s32 (
    .F(when_MyTopLevel_l129_36),
    .I0(pwm_area_ccrs_4[8]),
    .I1(pwm_area_ccrs_4[9]),
    .I2(pwm_area_ccrs_4[10]),
    .I3(pwm_area_ccrs_4[11]) 
);
defparam when_MyTopLevel_l129_s32.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s33 (
    .F(when_MyTopLevel_l129_37),
    .I0(pwm_area_ccrs_4[12]),
    .I1(pwm_area_ccrs_4[13]),
    .I2(pwm_area_ccrs_4[14]),
    .I3(pwm_area_ccrs_4[15]) 
);
defparam when_MyTopLevel_l129_s33.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s34 (
    .F(when_MyTopLevel_l129_38),
    .I0(pwm_area_ccrs_4[4]),
    .I1(pwm_area_ccrs_4[5]),
    .I2(pwm_area_ccrs_4[6]),
    .I3(pwm_area_ccrs_4[7]) 
);
defparam when_MyTopLevel_l129_s34.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s35 (
    .F(when_MyTopLevel_l129_39),
    .I0(pwm_area_ccrs_7[0]),
    .I1(pwm_area_ccrs_7[1]),
    .I2(pwm_area_ccrs_7[2]),
    .I3(pwm_area_ccrs_7[3]) 
);
defparam when_MyTopLevel_l129_s35.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s36 (
    .F(when_MyTopLevel_l129_40),
    .I0(pwm_area_ccrs_7[8]),
    .I1(pwm_area_ccrs_7[9]),
    .I2(pwm_area_ccrs_7[10]),
    .I3(pwm_area_ccrs_7[11]) 
);
defparam when_MyTopLevel_l129_s36.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s37 (
    .F(when_MyTopLevel_l129_41),
    .I0(pwm_area_ccrs_7[12]),
    .I1(pwm_area_ccrs_7[13]),
    .I2(pwm_area_ccrs_7[14]),
    .I3(pwm_area_ccrs_7[15]) 
);
defparam when_MyTopLevel_l129_s37.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s38 (
    .F(when_MyTopLevel_l129_42),
    .I0(pwm_area_ccrs_7[4]),
    .I1(pwm_area_ccrs_7[5]),
    .I2(pwm_area_ccrs_7[6]),
    .I3(pwm_area_ccrs_7[7]) 
);
defparam when_MyTopLevel_l129_s38.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s39 (
    .F(when_MyTopLevel_l129_43),
    .I0(pwm_area_ccrs_6[0]),
    .I1(pwm_area_ccrs_6[1]),
    .I2(pwm_area_ccrs_6[2]),
    .I3(pwm_area_ccrs_6[3]) 
);
defparam when_MyTopLevel_l129_s39.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s40 (
    .F(when_MyTopLevel_l129_44),
    .I0(pwm_area_ccrs_6[8]),
    .I1(pwm_area_ccrs_6[9]),
    .I2(pwm_area_ccrs_6[10]),
    .I3(pwm_area_ccrs_6[11]) 
);
defparam when_MyTopLevel_l129_s40.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s41 (
    .F(when_MyTopLevel_l129_45),
    .I0(pwm_area_ccrs_6[12]),
    .I1(pwm_area_ccrs_6[13]),
    .I2(pwm_area_ccrs_6[14]),
    .I3(pwm_area_ccrs_6[15]) 
);
defparam when_MyTopLevel_l129_s41.INIT=16'h0001;
  LUT4 when_MyTopLevel_l129_s42 (
    .F(when_MyTopLevel_l129_46),
    .I0(pwm_area_ccrs_6[4]),
    .I1(pwm_area_ccrs_6[5]),
    .I2(pwm_area_ccrs_6[6]),
    .I3(pwm_area_ccrs_6[7]) 
);
defparam when_MyTopLevel_l129_s42.INIT=16'h0001;
  LUT4 when_MyTopLevel_l185_s6 (
    .F(when_MyTopLevel_l185_9),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(ctrl_fsm_stateReg_0[1]),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_fsm_stateReg_0[0]) 
);
defparam when_MyTopLevel_l185_s6.INIT=16'hEFF3;
  LUT4 pwm_1_apb_PWDATA_7_s8 (
    .F(pwm_1_apb_PWDATA_7_12),
    .I0(pwm_area_ccrs_2[15]),
    .I1(pwm_area_ccrs_1[15]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(pwm_1_apb_PWDATA_7_23) 
);
defparam pwm_1_apb_PWDATA_7_s8.INIT=16'h305F;
  LUT4 pwm_1_apb_PWDATA_7_s10 (
    .F(pwm_1_apb_PWDATA_7_14),
    .I0(config_reg_14_7),
    .I1(config_reg[15]),
    .I2(pwm_area_ccrs_6[15]),
    .I3(pwm_area_ccrs_6_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s11 (
    .F(pwm_1_apb_PWDATA_7_15),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(pwm_area_ccrs_5[15]),
    .I2(pwm_1_apb_PWDATA_7_25),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_7_s11.INIT=16'hBB0F;
  LUT4 pwm_1_apb_PWDATA_7_s13 (
    .F(pwm_1_apb_PWDATA_7_17),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[15]),
    .I2(pwm_area_timeout_area_cnt_max_1[15]),
    .I3(pwm_area_timeout_area_cnt_max_1_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s14 (
    .F(pwm_1_apb_PWDATA_7_18),
    .I0(pwm_area_ccrs_4[7]),
    .I1(pwm_area_ccrs_4_15_8),
    .I2(pwm_area_ccrs_0[7]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s15 (
    .F(pwm_1_apb_PWDATA_7_19),
    .I0(pwm_area_ccrs_5[7]),
    .I1(pwm_area_ccrs_5_15_8),
    .I2(pwm_area_ccrs_1[7]),
    .I3(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s16 (
    .F(pwm_1_apb_PWDATA_7_20),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[7]),
    .I2(pwm_area_ccrs_3[7]),
    .I3(pwm_area_ccrs_3_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s17 (
    .F(pwm_1_apb_PWDATA_7_21),
    .I0(pwm_area_timeout_area_cnt_max_0[7]),
    .I1(pwm_area_timeout_area_cnt_max_0_15_7),
    .I2(pwm_area_ccrs_6[7]),
    .I3(pwm_area_ccrs_6_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s18 (
    .F(pwm_1_apb_PWDATA_7_22),
    .I0(pwm_area_period[7]),
    .I1(pwm_area_period_15_7),
    .I2(pwm_area_timeout_area_cnt_max_1[7]),
    .I3(pwm_area_timeout_area_cnt_max_1_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s18.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_6_s8 (
    .F(pwm_1_apb_PWDATA_6_12),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[14]),
    .I2(pwm_1_apb_PWDATA_6_22) 
);
defparam pwm_1_apb_PWDATA_6_s8.INIT=8'h70;
  LUT4 pwm_1_apb_PWDATA_6_s9 (
    .F(pwm_1_apb_PWDATA_6_13),
    .I0(pwm_area_ccrs_3[14]),
    .I1(pwm_area_ccrs_3_15_8),
    .I2(pwm_area_ccrs_0[14]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s11 (
    .F(pwm_1_apb_PWDATA_6_15),
    .I0(config_reg_14_7),
    .I1(config_reg[14]),
    .I2(pwm_area_timeout_area_cnt_max_1[14]),
    .I3(pwm_area_timeout_area_cnt_max_1_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s11.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s12 (
    .F(pwm_1_apb_PWDATA_6_16),
    .I0(config_reg_14_10),
    .I1(pwm_area_period[6]),
    .I2(pwm_area_ccrs_4[6]),
    .I3(pwm_area_ccrs_4_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s13 (
    .F(pwm_1_apb_PWDATA_6_17),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[6]),
    .I2(pwm_area_ccrs_0[6]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s14 (
    .F(pwm_1_apb_PWDATA_6_18),
    .I0(pwm_area_ccrs_7_15_7),
    .I1(pwm_area_ccrs_7[6]),
    .I2(pwm_area_ccrs_2[6]),
    .I3(pwm_area_ccrs_2_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s15 (
    .F(pwm_1_apb_PWDATA_6_19),
    .I0(config_reg_14_7),
    .I1(config_reg[6]),
    .I2(pwm_area_timeout_area_cnt_max_0[6]),
    .I3(pwm_area_timeout_area_cnt_max_0_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s16 (
    .F(pwm_1_apb_PWDATA_6_20),
    .I0(pwm_area_timeout_area_cnt_max_1_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[6]),
    .I2(pwm_area_ccrs_1[6]),
    .I3(pwm_area_ccrs_1_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s6 (
    .F(pwm_1_apb_PWDATA_5_10),
    .I0(config_reg_14_10),
    .I1(pwm_area_period[13]),
    .I2(pwm_area_ccrs_2[13]),
    .I3(pwm_area_ccrs_2_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s6.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s7 (
    .F(pwm_1_apb_PWDATA_5_11),
    .I0(pwm_area_ccrs_7[13]),
    .I1(pwm_area_ccrs_7_15_8),
    .I2(pwm_area_ccrs_6[13]),
    .I3(pwm_area_ccrs_6_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s8 (
    .F(pwm_1_apb_PWDATA_5_12),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[13]),
    .I2(pwm_area_ccrs_4[13]),
    .I3(pwm_area_ccrs_4_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s8.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s10 (
    .F(pwm_1_apb_PWDATA_5_14),
    .I0(config_reg_14_7),
    .I1(config_reg[13]),
    .I2(pwm_area_ccrs_1[13]),
    .I3(pwm_area_ccrs_1_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s11 (
    .F(pwm_1_apb_PWDATA_5_15),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[13]),
    .I2(pwm_area_ccrs_0[13]),
    .I3(pwm_area_ccrs_0_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s11.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_5_s13 (
    .F(pwm_1_apb_PWDATA_5_17),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[5]),
    .I2(pwm_1_apb_PWDATA_5_23) 
);
defparam pwm_1_apb_PWDATA_5_s13.INIT=8'h70;
  LUT4 pwm_1_apb_PWDATA_5_s14 (
    .F(pwm_1_apb_PWDATA_5_18),
    .I0(config_reg_14_10),
    .I1(pwm_area_period[5]),
    .I2(pwm_area_ccrs_6[5]),
    .I3(pwm_area_ccrs_6_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s15 (
    .F(pwm_1_apb_PWDATA_5_19),
    .I0(pwm_area_ccrs_4[5]),
    .I1(pwm_area_ccrs_4_15_8),
    .I2(pwm_area_ccrs_1[5]),
    .I3(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s16 (
    .F(pwm_1_apb_PWDATA_5_20),
    .I0(pwm_area_timeout_area_cnt_max_1_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[5]),
    .I2(pwm_area_ccrs_0[5]),
    .I3(pwm_area_ccrs_0_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s18 (
    .F(pwm_1_apb_PWDATA_5_22),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[5]),
    .I2(pwm_area_ccrs_2[5]),
    .I3(pwm_area_ccrs_2_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s18.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_4_s7 (
    .F(pwm_1_apb_PWDATA_4_11),
    .I0(pwm_1_apb_PWDATA_4_19),
    .I1(pwm_1_apb_PWDATA_4_20),
    .I2(ctrl_reg_choose_addr[3]) 
);
defparam pwm_1_apb_PWDATA_4_s7.INIT=8'h0E;
  LUT4 pwm_1_apb_PWDATA_4_s8 (
    .F(pwm_1_apb_PWDATA_4_12),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[12]),
    .I2(pwm_area_ccrs_5[12]),
    .I3(pwm_area_ccrs_5_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s8.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s9 (
    .F(pwm_1_apb_PWDATA_4_13),
    .I0(config_reg_14_10),
    .I1(config_reg[12]),
    .I2(pwm_area_timeout_area_cnt_max_1[12]),
    .I3(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s10 (
    .F(pwm_1_apb_PWDATA_4_14),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[4]),
    .I2(pwm_area_ccrs_0[4]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s10.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_4_s11 (
    .F(pwm_1_apb_PWDATA_4_15),
    .I0(pwm_area_ccrs_1_15_8),
    .I1(pwm_area_ccrs_1[4]),
    .I2(pwm_1_apb_PWDATA_4_21) 
);
defparam pwm_1_apb_PWDATA_4_s11.INIT=8'h70;
  LUT4 pwm_1_apb_PWDATA_4_s12 (
    .F(pwm_1_apb_PWDATA_4_16),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[4]),
    .I2(pwm_area_ccrs_3[4]),
    .I3(pwm_area_ccrs_3_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s13 (
    .F(pwm_1_apb_PWDATA_4_17),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[4]),
    .I2(pwm_area_ccrs_2[4]),
    .I3(pwm_area_ccrs_2_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s14 (
    .F(pwm_1_apb_PWDATA_4_18),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(pwm_1_apb_PWDATA_4_22),
    .I2(config_reg_14_9),
    .I3(pwm_1_apb_PWDATA_7_24) 
);
defparam pwm_1_apb_PWDATA_4_s14.INIT=16'h4000;
  LUT3 pwm_1_apb_PWDATA_3_s7 (
    .F(pwm_1_apb_PWDATA_3_11),
    .I0(ctrl_reg_choose_addr[3]),
    .I1(pwm_1_apb_PWDATA_3_19),
    .I2(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_3_s7.INIT=8'h10;
  LUT3 pwm_1_apb_PWDATA_3_s8 (
    .F(pwm_1_apb_PWDATA_3_12),
    .I0(pwm_area_ccrs_1_15_8),
    .I1(pwm_area_ccrs_1[3]),
    .I2(pwm_1_apb_PWDATA_3_20) 
);
defparam pwm_1_apb_PWDATA_3_s8.INIT=8'h70;
  LUT4 pwm_1_apb_PWDATA_3_s9 (
    .F(pwm_1_apb_PWDATA_3_13),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[3]),
    .I2(pwm_area_ccrs_3[3]),
    .I3(pwm_area_ccrs_3_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s10 (
    .F(pwm_1_apb_PWDATA_3_14),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[3]),
    .I2(pwm_area_ccrs_0[3]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s11 (
    .F(pwm_1_apb_PWDATA_3_15),
    .I0(config_reg_14_10),
    .I1(config_reg[3]),
    .I2(pwm_area_timeout_area_cnt_max_1[3]),
    .I3(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s11.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_3_s12 (
    .F(pwm_1_apb_PWDATA_3_16),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[11]),
    .I2(pwm_1_apb_PWDATA_3_21) 
);
defparam pwm_1_apb_PWDATA_3_s12.INIT=8'h70;
  LUT4 pwm_1_apb_PWDATA_3_s13 (
    .F(pwm_1_apb_PWDATA_3_17),
    .I0(config_reg_14_7),
    .I1(config_reg[11]),
    .I2(pwm_area_ccrs_6[11]),
    .I3(pwm_area_ccrs_6_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s14 (
    .F(pwm_1_apb_PWDATA_3_18),
    .I0(pwm_area_ccrs_2[11]),
    .I1(pwm_area_ccrs_1[11]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(pwm_1_apb_PWDATA_3_22) 
);
defparam pwm_1_apb_PWDATA_3_s14.INIT=16'h5F30;
  LUT4 pwm_1_apb_PWDATA_2_s6 (
    .F(pwm_1_apb_PWDATA_2_10),
    .I0(pwm_area_ccrs_4_15_8),
    .I1(pwm_area_ccrs_4[2]),
    .I2(pwm_area_ccrs_3[2]),
    .I3(pwm_area_ccrs_3_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s6.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s7 (
    .F(pwm_1_apb_PWDATA_2_11),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[2]),
    .I2(pwm_area_ccrs_5[2]),
    .I3(pwm_area_ccrs_5_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s8 (
    .F(pwm_1_apb_PWDATA_2_12),
    .I0(pwm_1_apb_PWDATA_2_20),
    .I1(pwm_1_apb_PWDATA_6_8),
    .I2(config_reg[2]),
    .I3(config_reg_14_7) 
);
defparam pwm_1_apb_PWDATA_2_s8.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_2_s9 (
    .F(pwm_1_apb_PWDATA_2_13),
    .I0(pwm_area_ccrs_1[2]),
    .I1(pwm_area_ccrs_1_15_8),
    .I2(pwm_area_ccrs_0[2]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s10 (
    .F(pwm_1_apb_PWDATA_2_14),
    .I0(pwm_area_timeout_area_cnt_max_1[2]),
    .I1(pwm_area_timeout_area_cnt_max_1_15_7),
    .I2(pwm_area_ccrs_7[2]),
    .I3(pwm_area_ccrs_7_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s12 (
    .F(pwm_1_apb_PWDATA_2_16),
    .I0(config_reg_14_10),
    .I1(config_reg[10]),
    .I2(pwm_1_apb_PWDATA_2_21),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_2_s12.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_2_s13 (
    .F(pwm_1_apb_PWDATA_2_17),
    .I0(pwm_area_ccrs_1_15_8),
    .I1(pwm_area_ccrs_1[10]),
    .I2(pwm_1_apb_PWDATA_2_22),
    .I3(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_2_s13.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_2_s14 (
    .F(pwm_1_apb_PWDATA_2_18),
    .I0(pwm_area_ccrs_3[10]),
    .I1(pwm_area_ccrs_3_15_7),
    .I2(pwm_area_ccrs_2[10]),
    .I3(pwm_area_ccrs_2_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s15 (
    .F(pwm_1_apb_PWDATA_2_19),
    .I0(pwm_1_apb_PWDATA_2_23),
    .I1(pwm_1_apb_PWDATA_2_24),
    .I2(pwm_area_ccrs_6[10]),
    .I3(pwm_area_ccrs_6_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s6 (
    .F(pwm_1_apb_PWDATA_1_10),
    .I0(pwm_area_period[9]),
    .I1(pwm_area_period_15_7),
    .I2(pwm_area_ccrs_2[9]),
    .I3(pwm_area_ccrs_2_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s6.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s8 (
    .F(pwm_1_apb_PWDATA_1_12),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[9]),
    .I2(pwm_area_timeout_area_cnt_max_1[9]),
    .I3(pwm_area_timeout_area_cnt_max_1_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s8.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_1_s9 (
    .F(pwm_1_apb_PWDATA_1_13),
    .I0(pwm_1_apb_PWDATA_1_21),
    .I1(pwm_1_apb_PWDATA_1_22),
    .I2(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_1_s9.INIT=8'h70;
  LUT4 pwm_1_apb_PWDATA_1_s10 (
    .F(pwm_1_apb_PWDATA_1_14),
    .I0(config_reg_14_7),
    .I1(config_reg[9]),
    .I2(pwm_area_ccrs_0[9]),
    .I3(pwm_area_ccrs_0_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s11 (
    .F(pwm_1_apb_PWDATA_1_15),
    .I0(pwm_area_ccrs_1[1]),
    .I1(pwm_area_ccrs_1_15_8),
    .I2(pwm_area_ccrs_0[1]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s11.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s12 (
    .F(pwm_1_apb_PWDATA_1_16),
    .I0(pwm_area_period[1]),
    .I1(pwm_area_period_15_7),
    .I2(pwm_area_timeout_area_cnt_max_0[1]),
    .I3(pwm_area_timeout_area_cnt_max_0_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s14 (
    .F(pwm_1_apb_PWDATA_1_18),
    .I0(pwm_area_ccrs_7_15_7),
    .I1(pwm_area_ccrs_7[1]),
    .I2(pwm_area_ccrs_2[1]),
    .I3(pwm_area_ccrs_2_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s15 (
    .F(pwm_1_apb_PWDATA_1_19),
    .I0(pwm_1_apb_PWDATA_1_23),
    .I1(pwm_1_apb_PWDATA_7_28),
    .I2(pwm_area_ccrs_3[1]),
    .I3(pwm_area_ccrs_3_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s15.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_1_s16 (
    .F(pwm_1_apb_PWDATA_1_20),
    .I0(config_reg_14_7),
    .I1(config_reg[1]),
    .I2(pwm_area_ccrs_6[1]),
    .I3(pwm_area_ccrs_6_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s8 (
    .F(pwm_1_apb_PWDATA_0_12),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[8]),
    .I2(pwm_area_ccrs_3[8]),
    .I3(pwm_area_ccrs_3_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s8.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s9 (
    .F(pwm_1_apb_PWDATA_0_13),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[8]),
    .I2(pwm_area_ccrs_0[8]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s10 (
    .F(pwm_1_apb_PWDATA_0_14),
    .I0(pwm_area_timeout_area_cnt_max_1_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[8]),
    .I2(pwm_area_ccrs_1[8]),
    .I3(pwm_area_ccrs_1_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s11 (
    .F(pwm_1_apb_PWDATA_0_15),
    .I0(config_reg_14_7),
    .I1(config_reg[8]),
    .I2(pwm_area_timeout_area_cnt_max_0[8]),
    .I3(pwm_area_timeout_area_cnt_max_0_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s11.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s13 (
    .F(pwm_1_apb_PWDATA_0_17),
    .I0(pwm_area_period[8]),
    .I1(pwm_area_period_15_7),
    .I2(pwm_area_ccrs_2[8]),
    .I3(pwm_area_ccrs_2_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s14 (
    .F(pwm_1_apb_PWDATA_0_18),
    .I0(pwm_area_ccrs_0_15_8),
    .I1(pwm_area_ccrs_0[0]),
    .I2(pwm_1_apb_PWDATA_0_21),
    .I3(pwm_1_apb_PWDATA_0_22) 
);
defparam pwm_1_apb_PWDATA_0_s14.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_0_s15 (
    .F(pwm_1_apb_PWDATA_0_19),
    .I0(config_reg_14_7),
    .I1(config_reg[0]),
    .I2(pwm_area_timeout_area_cnt_max_1[0]),
    .I3(pwm_area_timeout_area_cnt_max_1_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s16 (
    .F(pwm_1_apb_PWDATA_0_20),
    .I0(pwm_area_ccrs_7_15_7),
    .I1(pwm_area_ccrs_7[0]),
    .I2(pwm_area_ccrs_3[0]),
    .I3(pwm_area_ccrs_3_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s16.INIT=16'h0777;
  LUT4 n1381_s4 (
    .F(n1381_8),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(ctrl_slave_drive_state[0]) 
);
defparam n1381_s4.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_7_s19 (
    .F(pwm_1_apb_PWDATA_7_23),
    .I0(pwm_area_period[15]),
    .I1(pwm_area_ccrs_0[15]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_7_s19.INIT=16'h0CFA;
  LUT2 pwm_1_apb_PWDATA_7_s20 (
    .F(pwm_1_apb_PWDATA_7_24),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]) 
);
defparam pwm_1_apb_PWDATA_7_s20.INIT=4'h1;
  LUT3 pwm_1_apb_PWDATA_7_s21 (
    .F(pwm_1_apb_PWDATA_7_25),
    .I0(pwm_area_ccrs_4[15]),
    .I1(pwm_area_ccrs_3[15]),
    .I2(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_7_s21.INIT=8'hAC;
  LUT4 pwm_1_apb_PWDATA_6_s18 (
    .F(pwm_1_apb_PWDATA_6_22),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[14]),
    .I2(pwm_area_ccrs_4[14]),
    .I3(pwm_area_ccrs_4_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s18.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_6_s19 (
    .F(pwm_1_apb_PWDATA_6_23),
    .I0(pwm_area_ccrs_2[14]),
    .I1(pwm_area_ccrs_1[14]),
    .I2(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_6_s19.INIT=8'hAC;
  LUT4 pwm_1_apb_PWDATA_5_s19 (
    .F(pwm_1_apb_PWDATA_5_23),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[5]),
    .I2(pwm_area_ccrs_3[5]),
    .I3(pwm_area_ccrs_3_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s15 (
    .F(pwm_1_apb_PWDATA_4_19),
    .I0(pwm_1_apb_PWDATA_4_23),
    .I1(pwm_1_apb_PWDATA_4_24),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(pwm_1_apb_PWDATA_4_25) 
);
defparam pwm_1_apb_PWDATA_4_s15.INIT=16'h0A03;
  LUT3 pwm_1_apb_PWDATA_4_s16 (
    .F(pwm_1_apb_PWDATA_4_20),
    .I0(ctrl_reg_choose_addr[1]),
    .I1(pwm_1_apb_PWDATA_4_26),
    .I2(ctrl_reg_choose_addr[2]) 
);
defparam pwm_1_apb_PWDATA_4_s16.INIT=8'h40;
  LUT4 pwm_1_apb_PWDATA_4_s17 (
    .F(pwm_1_apb_PWDATA_4_21),
    .I0(config_reg_14_10),
    .I1(pwm_area_period[4]),
    .I2(pwm_area_ccrs_4[4]),
    .I3(pwm_area_ccrs_4_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s17.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_4_s18 (
    .F(pwm_1_apb_PWDATA_4_22),
    .I0(config_reg[4]),
    .I1(pwm_area_timeout_area_cnt_max_1[4]),
    .I2(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_4_s18.INIT=8'hCA;
  LUT4 pwm_1_apb_PWDATA_3_s15 (
    .F(pwm_1_apb_PWDATA_3_19),
    .I0(pwm_area_ccrs_4[3]),
    .I1(pwm_area_ccrs_2[3]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(ctrl_reg_choose_addr[2]) 
);
defparam pwm_1_apb_PWDATA_3_s15.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_3_s16 (
    .F(pwm_1_apb_PWDATA_3_20),
    .I0(config_reg_14_10),
    .I1(pwm_area_period[3]),
    .I2(pwm_area_ccrs_5[3]),
    .I3(pwm_area_ccrs_5_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s17 (
    .F(pwm_1_apb_PWDATA_3_21),
    .I0(pwm_area_ccrs_7_15_8),
    .I1(pwm_area_ccrs_7[11]),
    .I2(pwm_area_ccrs_3[11]),
    .I3(pwm_area_ccrs_3_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s18 (
    .F(pwm_1_apb_PWDATA_3_22),
    .I0(pwm_area_ccrs_0[11]),
    .I1(pwm_area_period[11]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_3_s18.INIT=16'hF503;
  LUT4 pwm_1_apb_PWDATA_2_s16 (
    .F(pwm_1_apb_PWDATA_2_20),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[2]),
    .I2(pwm_area_ccrs_2[2]),
    .I3(pwm_area_ccrs_2_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s17 (
    .F(pwm_1_apb_PWDATA_2_21),
    .I0(pwm_area_ccrs_0_15_8),
    .I1(pwm_area_timeout_area_cnt_max_0[10]),
    .I2(pwm_area_timeout_area_cnt_max_1[10]),
    .I3(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s18 (
    .F(pwm_1_apb_PWDATA_2_22),
    .I0(pwm_area_ccrs_5[10]),
    .I1(pwm_area_ccrs_5_15_8),
    .I2(pwm_area_ccrs_0[10]),
    .I3(pwm_area_ccrs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s19 (
    .F(pwm_1_apb_PWDATA_2_23),
    .I0(pwm_area_period[10]),
    .I1(pwm_area_ccrs_7[10]),
    .I2(ctrl_reg_choose_addr[3]),
    .I3(pwm_1_apb_PWDATA_6_8) 
);
defparam pwm_1_apb_PWDATA_2_s19.INIT=16'hCA00;
  LUT3 pwm_1_apb_PWDATA_2_s20 (
    .F(pwm_1_apb_PWDATA_2_24),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[2]) 
);
defparam pwm_1_apb_PWDATA_2_s20.INIT=8'h01;
  LUT4 pwm_1_apb_PWDATA_1_s17 (
    .F(pwm_1_apb_PWDATA_1_21),
    .I0(pwm_area_ccrs_7[9]),
    .I1(pwm_area_ccrs_7_15_8),
    .I2(pwm_area_ccrs_6[9]),
    .I3(pwm_area_ccrs_6_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s18 (
    .F(pwm_1_apb_PWDATA_1_22),
    .I0(pwm_area_ccrs_5_15_8),
    .I1(pwm_area_ccrs_5[9]),
    .I2(pwm_area_ccrs_4[9]),
    .I3(pwm_area_ccrs_4_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s19 (
    .F(pwm_1_apb_PWDATA_1_23),
    .I0(pwm_area_ccrs_5[1]),
    .I1(pwm_area_ccrs_4[1]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_1_s19.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_0_s17 (
    .F(pwm_1_apb_PWDATA_0_21),
    .I0(pwm_area_ccrs_6_15_8),
    .I1(pwm_area_ccrs_6[0]),
    .I2(pwm_area_ccrs_5[0]),
    .I3(pwm_area_ccrs_5_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s18 (
    .F(pwm_1_apb_PWDATA_0_22),
    .I0(pwm_area_ccrs_4[0]),
    .I1(pwm_area_ccrs_4_15_8),
    .I2(pwm_area_ccrs_1[0]),
    .I3(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s18.INIT=16'h0777;
  LUT2 pwm_1_apb_PWDATA_4_s19 (
    .F(pwm_1_apb_PWDATA_4_23),
    .I0(pwm_area_ccrs_1[12]),
    .I1(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_4_s19.INIT=4'h8;
  LUT2 pwm_1_apb_PWDATA_4_s20 (
    .F(pwm_1_apb_PWDATA_4_24),
    .I0(pwm_area_ccrs_2[12]),
    .I1(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_4_s20.INIT=4'h4;
  LUT4 pwm_1_apb_PWDATA_4_s21 (
    .F(pwm_1_apb_PWDATA_4_25),
    .I0(pwm_area_period[12]),
    .I1(pwm_area_ccrs_0[12]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_4_s21.INIT=16'h03F5;
  LUT3 pwm_1_apb_PWDATA_4_s22 (
    .F(pwm_1_apb_PWDATA_4_26),
    .I0(pwm_area_ccrs_4[12]),
    .I1(pwm_area_ccrs_3[12]),
    .I2(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_4_s22.INIT=8'hAC;
  LUT3 pwm_1_apb_PWDATA_7_s23 (
    .F(pwm_1_apb_PWDATA_7_28),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[2]) 
);
defparam pwm_1_apb_PWDATA_7_s23.INIT=8'h20;
  LUT3 config_reg_14_s8 (
    .F(config_reg_14_13),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(n2393_9) 
);
defparam config_reg_14_s8.INIT=8'h40;
  LUT3 int_ctrl_int_ctrl_state_0_s5 (
    .F(int_ctrl_int_ctrl_state_0_11),
    .I0(int_1_regNext),
    .I1(i2c_apb_io_interrupt),
    .I2(n1529_9) 
);
defparam int_ctrl_int_ctrl_state_0_s5.INIT=8'h4F;
  LUT4 n1056_s4 (
    .F(n1056_9),
    .I0(n3384_5),
    .I1(int_ctrl_int_ctrl_state[1]),
    .I2(int_ctrl_int_ctrl_state[0]),
    .I3(init_state[2]) 
);
defparam n1056_s4.INIT=16'h0455;
  LUT4 n1464_s3 (
    .F(n1464_8),
    .I0(pwm_area_counter[12]),
    .I1(n1467_8),
    .I2(pwm_area_counter[10]),
    .I3(pwm_area_counter[11]) 
);
defparam n1464_s3.INIT=16'h8000;
  LUT4 n1470_s3 (
    .F(n1470_8),
    .I0(pwm_area_counter[6]),
    .I1(n1473_6),
    .I2(pwm_area_counter[4]),
    .I3(pwm_area_counter[5]) 
);
defparam n1470_s3.INIT=16'h8000;
  LUT4 n1475_s3 (
    .F(n1475_8),
    .I0(pwm_area_counter[2]),
    .I1(pwm_area_counter[1]),
    .I2(pwm_area_counter[0]),
    .I3(n1477_6) 
);
defparam n1475_s3.INIT=16'h6A00;
  LUT4 when_StateMachine_l230_3_s5 (
    .F(when_StateMachine_l230_3_9),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state_3_9),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state[1]) 
);
defparam when_StateMachine_l230_3_s5.INIT=16'h8000;
  LUT3 pwm_area_ccrs_5_15_s5 (
    .F(pwm_area_ccrs_5_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_5_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_5_15_s5.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_1_s20 (
    .F(pwm_1_apb_PWDATA_1_25),
    .I0(init_state[2]),
    .I1(init_state[1]),
    .I2(init_state[0]),
    .I3(n1056_9) 
);
defparam pwm_1_apb_PWDATA_1_s20.INIT=16'hBF00;
  LUT4 n1441_s3 (
    .F(n1441_8),
    .I0(pre_divicder_counter[2]),
    .I1(pre_divicder_counter[1]),
    .I2(pre_divicder_counter[0]),
    .I3(n608_3) 
);
defparam n1441_s3.INIT=16'h6A00;
  LUT4 n1467_s3 (
    .F(n1467_8),
    .I0(pwm_area_counter[8]),
    .I1(pwm_area_counter[9]),
    .I2(pwm_area_counter[7]),
    .I3(n1470_8) 
);
defparam n1467_s3.INIT=16'h8000;
  LUT4 n1469_s3 (
    .F(n1469_8),
    .I0(pwm_area_counter[8]),
    .I1(pwm_area_counter[7]),
    .I2(n1470_8),
    .I3(n1477_6) 
);
defparam n1469_s3.INIT=16'h6A00;
  LUT3 n1598_s5 (
    .F(n1598_10),
    .I0(n1554_17),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[0]) 
);
defparam n1598_s5.INIT=8'h20;
  LUT4 n1596_s4 (
    .F(n1596_9),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(n1596_7) 
);
defparam n1596_s4.INIT=16'h0045;
  LUT4 ctrl_fsm_master_write_reg_temp_15_s4 (
    .F(ctrl_fsm_master_write_reg_temp_15_9),
    .I0(ctrl_fsm_master_write_reg_temp_7_7),
    .I1(ctrl_master_drive_state[0]),
    .I2(ctrl_master_drive_state[1]),
    .I3(ctrl_master_drive_state[2]) 
);
defparam ctrl_fsm_master_write_reg_temp_15_s4.INIT=16'h0200;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n1056_9) 
);
defparam n1061_s3.INIT=16'hF400;
  LUT4 pwm_1_apb_PWDATA_6_s20 (
    .F(pwm_1_apb_PWDATA_6_25),
    .I0(pwm_1_apb_PWDATA_6_23),
    .I1(ctrl_reg_choose_addr[2]),
    .I2(ctrl_reg_choose_addr[3]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_6_s20.INIT=16'h0200;
  LUT3 pwm_1_apb_PWDATA_7_s24 (
    .F(pwm_1_apb_PWDATA_7_30),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(ctrl_reg_choose_addr[2]),
    .I2(ctrl_reg_choose_addr[3]) 
);
defparam pwm_1_apb_PWDATA_7_s24.INIT=8'h02;
  LUT4 pwm_1_apb_PWDATA_0_s19 (
    .F(pwm_1_apb_PWDATA_0_24),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_4_15_8),
    .I2(pwm_area_ccrs_4[8]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_0_s19.INIT=16'h007F;
  LUT3 pwm_area_ccrs_4_15_s5 (
    .F(pwm_area_ccrs_4_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_4_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_4_15_s5.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_5_s20 (
    .F(pwm_1_apb_PWDATA_5_25),
    .I0(n1056_9),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n950_4) 
);
defparam pwm_1_apb_PWDATA_5_s20.INIT=16'h5700;
  LUT4 n1056_s5 (
    .F(n1056_11),
    .I0(n3384_4),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n1056_9) 
);
defparam n1056_s5.INIT=16'h5400;
  LUT4 n1383_s2 (
    .F(n1383_7),
    .I0(when_StateMachine_l230_3_4),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(ctrl_fsm_stateReg_0[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1383_s2.INIT=16'hFAAB;
  LUT4 n1382_s5 (
    .F(n1382_10),
    .I0(n1382_6),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(ctrl_fsm_stateReg_0[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1382_s5.INIT=16'h0554;
  LUT4 apb_operate_area_active_s13 (
    .F(apb_operate_area_active_19),
    .I0(init_state[2]),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(int_ctrl_int_ctrl_state[1]),
    .I3(n1045_4) 
);
defparam apb_operate_area_active_s13.INIT=16'h7DFF;
  LUT3 n1529_s4 (
    .F(n1529_9),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(int_ctrl_int_ctrl_state[1]),
    .I2(apb_operate_area_operating_4) 
);
defparam n1529_s4.INIT=8'h9F;
  LUT4 n2388_s15 (
    .F(n2388_21),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state[0]),
    .I2(n2388_19),
    .I3(n1554_17) 
);
defparam n2388_s15.INIT=16'hF044;
  LUT3 pwm_area_ccrs_0_15_s5 (
    .F(pwm_area_ccrs_0_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_0_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_0_15_s5.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_1_s21 (
    .F(pwm_1_apb_PWDATA_1_27),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_1_15_8),
    .I2(pwm_area_ccrs_1[9]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_1_s21.INIT=16'h007F;
  LUT3 pwm_area_ccrs_1_15_s5 (
    .F(pwm_area_ccrs_1_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_1_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_1_15_s5.INIT=8'h80;
  LUT4 ctrl_fsm_idle_state_3_s7 (
    .F(ctrl_fsm_idle_state_3_13),
    .I0(ctrl_fsm_stateReg_0[0]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(ctrl_fsm_stateReg_0[1]),
    .I3(ctrl_fsm_idle_state_3_10) 
);
defparam ctrl_fsm_idle_state_3_s7.INIT=16'h10FF;
  LUT3 pwm_area_ccrs_6_15_s5 (
    .F(pwm_area_ccrs_6_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_6_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_6_15_s5.INIT=8'h80;
  LUT3 pwm_area_ccrs_7_15_s5 (
    .F(pwm_area_ccrs_7_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_7_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_7_15_s5.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_2_s21 (
    .F(pwm_1_apb_PWDATA_2_26),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(config_reg_14_10),
    .I2(pwm_area_period[2]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_2_s21.INIT=16'h7F00;
  LUT3 pwm_area_period_15_s4 (
    .F(pwm_area_period_15_9),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(config_reg_14_10),
    .I2(config_reg_14_13) 
);
defparam pwm_area_period_15_s4.INIT=8'h80;
  LUT4 ctrl_slave_drive_state_3_s8 (
    .F(ctrl_slave_drive_state_3_14),
    .I0(ctrl_slave_drive_state_3_11),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(apb_operate_area_operating_4),
    .I3(int_ctrl_int_ctrl_state[1]) 
);
defparam ctrl_slave_drive_state_3_s8.INIT=16'h1000;
  LUT3 ctrl_fsm_idle_state_3_s8 (
    .F(ctrl_fsm_idle_state_3_15),
    .I0(ctrl_fsm_stateReg_0[1]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(n1381_7) 
);
defparam ctrl_fsm_idle_state_3_s8.INIT=8'h40;
  LUT4 ctrl_fsm_hit_hit_state_0_s5 (
    .F(ctrl_fsm_hit_hit_state_0_11),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(ctrl_fsm_stateReg_0[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam ctrl_fsm_hit_hit_state_0_s5.INIT=16'h0400;
  LUT4 ctrl_master_drive_state_3_s5 (
    .F(ctrl_master_drive_state_3_11),
    .I0(n2180_16),
    .I1(ctrl_fsm_stateReg_0[1]),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_fsm_master_write_reg_temp_7_7) 
);
defparam ctrl_master_drive_state_3_s5.INIT=16'h00DF;
  LUT4 n2180_s14 (
    .F(n2180_19),
    .I0(ctrl_fsm_stateReg_0[1]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(n2180_16),
    .I3(n2180_17) 
);
defparam n2180_s14.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_5_s21 (
    .F(pwm_1_apb_PWDATA_5_27),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_3_15_8),
    .I2(pwm_area_ccrs_3[13]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_5_s21.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_6_s21 (
    .F(pwm_1_apb_PWDATA_6_27),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_3_15_8),
    .I2(pwm_area_ccrs_3[6]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_6_s21.INIT=16'h7F00;
  LUT3 pwm_area_ccrs_3_15_s5 (
    .F(pwm_area_ccrs_3_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_3_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_3_15_s5.INIT=8'h80;
  LUT3 pwm_ch_out_ch8_d_s0 (
    .F(pwm_ch_out_ch8_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n745_66) 
);
defparam pwm_ch_out_ch8_d_s0.INIT=8'h70;
  LUT3 pwm_ch_out_ch7_d_s0 (
    .F(pwm_ch_out_ch7_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n741_66) 
);
defparam pwm_ch_out_ch7_d_s0.INIT=8'h70;
  LUT3 pwm_ch_out_ch6_d_s0 (
    .F(pwm_ch_out_ch6_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n737_66) 
);
defparam pwm_ch_out_ch6_d_s0.INIT=8'h70;
  LUT3 pwm_ch_out_ch5_d_s0 (
    .F(pwm_ch_out_ch5_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n733_66) 
);
defparam pwm_ch_out_ch5_d_s0.INIT=8'h70;
  LUT3 pwm_ch_out_ch4_d_s0 (
    .F(pwm_ch_out_ch4_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n729_66) 
);
defparam pwm_ch_out_ch4_d_s0.INIT=8'h70;
  LUT3 pwm_ch_out_ch3_d_s0 (
    .F(pwm_ch_out_ch3_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n725_66) 
);
defparam pwm_ch_out_ch3_d_s0.INIT=8'h70;
  LUT3 pwm_ch_out_ch2_d_s0 (
    .F(pwm_ch_out_ch2_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n721_66) 
);
defparam pwm_ch_out_ch2_d_s0.INIT=8'h70;
  LUT3 pwm_ch_out_ch1_d_s1 (
    .F(pwm_ch_out_ch1_d),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag),
    .I2(n717_66) 
);
defparam pwm_ch_out_ch1_d_s1.INIT=8'h70;
  LUT4 pwm_1_apb_PWDATA_7_s25 (
    .F(pwm_1_apb_PWDATA_7_32),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_2_15_8),
    .I2(pwm_area_ccrs_2[7]),
    .I3(pwm_1_apb_PWDATA_7_22) 
);
defparam pwm_1_apb_PWDATA_7_s25.INIT=16'h7F00;
  LUT3 pwm_area_ccrs_2_15_s5 (
    .F(pwm_area_ccrs_2_15_10),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_area_ccrs_2_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_ccrs_2_15_s5.INIT=8'h80;
  LUT4 ctrl_slave_drive_state_3_s9 (
    .F(ctrl_slave_drive_state_3_16),
    .I0(ctrl_fsm_stateReg_0[1]),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam ctrl_slave_drive_state_3_s9.INIT=16'hFF10;
  LUT4 pwm_1_apb_PWDATA_5_s22 (
    .F(pwm_1_apb_PWDATA_5_29),
    .I0(config_reg_14_9),
    .I1(config_reg_14_10),
    .I2(config_reg[5]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_5_s22.INIT=16'h7F00;
  LUT3 config_reg_14_s9 (
    .F(config_reg_14_15),
    .I0(config_reg_14_9),
    .I1(config_reg_14_10),
    .I2(config_reg_14_13) 
);
defparam config_reg_14_s9.INIT=8'h80;
  LUT3 pwm_1_apb_PWDATA_1_s22 (
    .F(pwm_1_apb_PWDATA_1_29),
    .I0(pwm_area_timeout_area_cnt_max_1[1]),
    .I1(config_reg_14_9),
    .I2(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s22.INIT=8'h80;
  LUT3 pwm_1_apb_PWDATA_5_s23 (
    .F(pwm_1_apb_PWDATA_5_31),
    .I0(pwm_area_timeout_area_cnt_max_1[13]),
    .I1(config_reg_14_9),
    .I2(pwm_area_ccrs_1_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s23.INIT=8'h80;
  LUT3 pwm_area_timeout_area_cnt_max_1_15_s4 (
    .F(pwm_area_timeout_area_cnt_max_1_15_9),
    .I0(config_reg_14_9),
    .I1(pwm_area_ccrs_1_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_timeout_area_cnt_max_1_15_s4.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_0_s20 (
    .F(pwm_1_apb_PWDATA_0_26),
    .I0(config_reg_14_9),
    .I1(pwm_area_ccrs_0_15_8),
    .I2(pwm_area_timeout_area_cnt_max_0[0]),
    .I3(pwm_1_apb_PWDATA_0_20) 
);
defparam pwm_1_apb_PWDATA_0_s20.INIT=16'h7F00;
  LUT3 pwm_area_timeout_area_cnt_max_0_15_s4 (
    .F(pwm_area_timeout_area_cnt_max_0_15_9),
    .I0(config_reg_14_9),
    .I1(pwm_area_ccrs_0_15_8),
    .I2(config_reg_14_13) 
);
defparam pwm_area_timeout_area_cnt_max_0_15_s4.INIT=8'h80;
  LUT4 n1464_s4 (
    .F(n1464_10),
    .I0(pwm_area_counter[13]),
    .I1(n1464_8),
    .I2(n715_2),
    .I3(n697_3) 
);
defparam n1464_s4.INIT=16'h0600;
  LUT4 n1467_s4 (
    .F(n1467_10),
    .I0(pwm_area_counter[10]),
    .I1(n1467_8),
    .I2(n715_2),
    .I3(n697_3) 
);
defparam n1467_s4.INIT=16'h0600;
  LUT4 n1470_s4 (
    .F(n1470_10),
    .I0(pwm_area_counter[7]),
    .I1(n1470_8),
    .I2(n715_2),
    .I3(n697_3) 
);
defparam n1470_s4.INIT=16'h0600;
  LUT4 n1473_s3 (
    .F(n1473_8),
    .I0(pwm_area_counter[4]),
    .I1(n1473_6),
    .I2(n715_2),
    .I3(n697_3) 
);
defparam n1473_s3.INIT=16'h0600;
  LUT4 n1476_s2 (
    .F(n1476_7),
    .I0(pwm_area_counter[1]),
    .I1(pwm_area_counter[0]),
    .I2(n715_2),
    .I3(n697_3) 
);
defparam n1476_s2.INIT=16'h0600;
  LUT3 n2176_s12 (
    .F(n2176_18),
    .I0(ctrl_fsm_stateReg_0[0]),
    .I1(when_StateMachine_l230_3_4),
    .I2(apb_operate_area_result[0]) 
);
defparam n2176_s12.INIT=8'hB0;
  LUT4 ctrl_fsm_hit_hit_state_0_s6 (
    .F(ctrl_fsm_hit_hit_state_0_13),
    .I0(n1554_17),
    .I1(ctrl_fsm_hit_hit_state_0_11),
    .I2(ctrl_fsm_stateReg_0[0]),
    .I3(when_StateMachine_l230_3_4) 
);
defparam ctrl_fsm_hit_hit_state_0_s6.INIT=16'h8F88;
  LUT4 n1477_s5 (
    .F(n1477_14),
    .I0(pwm_area_counter[0]),
    .I1(n715_2),
    .I2(n697_3),
    .I3(n608_3) 
);
defparam n1477_s5.INIT=16'hAA10;
  LUT4 n1555_s13 (
    .F(n1555_19),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n1554_17) 
);
defparam n1555_s13.INIT=16'hA6AA;
  LUT3 n1556_s11 (
    .F(n1556_17),
    .I0(init_state[0]),
    .I1(init_state[2]),
    .I2(n1554_17) 
);
defparam n1556_s11.INIT=8'h9A;
  LUT4 n1444_s5 (
    .F(n1444_11),
    .I0(pwm_area_timeout_area_flag),
    .I1(ctrl_fsm_stateReg_0[0]),
    .I2(when_StateMachine_l230_3_4),
    .I3(n680_3) 
);
defparam n1444_s5.INIT=16'h8ACF;
  LUT2 n1444_s6 (
    .F(n1444_13),
    .I0(ctrl_fsm_stateReg_0[0]),
    .I1(when_StateMachine_l230_3_4) 
);
defparam n1444_s6.INIT=4'hB;
  LUT4 n1631_s4 (
    .F(n1631_9),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_slave_drive_state_3_14),
    .I2(n1631_6),
    .I3(ctrl_master_drive_state_3_11) 
);
defparam n1631_s4.INIT=16'h2203;
  LUT2 ctrl_master_drive_state_3_s6 (
    .F(ctrl_master_drive_state_3_13),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(ctrl_master_drive_state_3_11) 
);
defparam ctrl_master_drive_state_3_s6.INIT=4'hB;
  LUT3 n2394_s6 (
    .F(n2394_12),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(n2394_9),
    .I2(ctrl_fsm_master_write_reg_temp_15_9) 
);
defparam n2394_s6.INIT=8'h12;
  LUT4 ctrl_fsm_master_read_read_state_0_s5 (
    .F(ctrl_fsm_master_read_read_state_0_11),
    .I0(ctrl_fsm_master_read_read_state_0_9),
    .I1(ctrl_slave_drive_state_3_16),
    .I2(n1383_7),
    .I3(n1381_6) 
);
defparam ctrl_fsm_master_read_read_state_0_s5.INIT=16'hABAA;
  DFFCE config_reg_14_s0 (
    .Q(config_reg[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_13_s0 (
    .Q(config_reg[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_12_s0 (
    .Q(config_reg[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_11_s0 (
    .Q(config_reg[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_10_s0 (
    .Q(config_reg[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_9_s0 (
    .Q(config_reg[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_8_s0 (
    .Q(config_reg[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_7_s0 (
    .Q(config_reg[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_6_s0 (
    .Q(config_reg[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_5_s0 (
    .Q(config_reg[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_4_s0 (
    .Q(config_reg[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_3_s0 (
    .Q(config_reg[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_2_s0 (
    .Q(config_reg[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_1_s0 (
    .Q(config_reg[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFCE config_reg_0_s0 (
    .Q(config_reg[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFC pre_divicder_counter_4_s0 (
    .Q(pre_divicder_counter[4]),
    .D(n1439_5),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC pre_divicder_counter_3_s0 (
    .Q(pre_divicder_counter[3]),
    .D(n1440_5),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC pre_divicder_counter_2_s0 (
    .Q(pre_divicder_counter[2]),
    .D(n1441_8),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC pre_divicder_counter_1_s0 (
    .Q(pre_divicder_counter[1]),
    .D(n1442_5),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC pre_divicder_counter_0_s0 (
    .Q(pre_divicder_counter[0]),
    .D(n1443_5),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_15_s0 (
    .Q(pwm_area_counter[15]),
    .D(n1462_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_14_s0 (
    .Q(pwm_area_counter[14]),
    .D(n1463_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_13_s0 (
    .Q(pwm_area_counter[13]),
    .D(n1464_10),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_12_s0 (
    .Q(pwm_area_counter[12]),
    .D(n1465_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_11_s0 (
    .Q(pwm_area_counter[11]),
    .D(n1466_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_10_s0 (
    .Q(pwm_area_counter[10]),
    .D(n1467_10),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_9_s0 (
    .Q(pwm_area_counter[9]),
    .D(n1468_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_8_s0 (
    .Q(pwm_area_counter[8]),
    .D(n1469_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_7_s0 (
    .Q(pwm_area_counter[7]),
    .D(n1470_10),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_6_s0 (
    .Q(pwm_area_counter[6]),
    .D(n1471_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_5_s0 (
    .Q(pwm_area_counter[5]),
    .D(n1472_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_4_s0 (
    .Q(pwm_area_counter[4]),
    .D(n1473_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_3_s0 (
    .Q(pwm_area_counter[3]),
    .D(n1474_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_2_s0 (
    .Q(pwm_area_counter[2]),
    .D(n1475_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_counter_1_s0 (
    .Q(pwm_area_counter[1]),
    .D(n1476_7),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l104_7),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_15_s0 (
    .Q(pwm_area_period[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_14_s0 (
    .Q(pwm_area_period[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_13_s0 (
    .Q(pwm_area_period[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_12_s0 (
    .Q(pwm_area_period[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_11_s0 (
    .Q(pwm_area_period[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFPE pwm_area_period_9_s0 (
    .Q(pwm_area_period[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .PRESET(n1432_6) 
);
  DFFPE pwm_area_period_8_s0 (
    .Q(pwm_area_period[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .PRESET(n1432_6) 
);
  DFFPE pwm_area_period_7_s0 (
    .Q(pwm_area_period[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .PRESET(n1432_6) 
);
  DFFPE pwm_area_period_6_s0 (
    .Q(pwm_area_period[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .PRESET(n1432_6) 
);
  DFFCE pwm_area_period_5_s0 (
    .Q(pwm_area_period[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFPE pwm_area_period_4_s0 (
    .Q(pwm_area_period[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .PRESET(n1432_6) 
);
  DFFCE pwm_area_period_3_s0 (
    .Q(pwm_area_period[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_2_s0 (
    .Q(pwm_area_period[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_1_s0 (
    .Q(pwm_area_period[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_period_0_s0 (
    .Q(pwm_area_period[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_15_s0 (
    .Q(pwm_area_ccrs_0[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_14_s0 (
    .Q(pwm_area_ccrs_0[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_13_s0 (
    .Q(pwm_area_ccrs_0[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_12_s0 (
    .Q(pwm_area_ccrs_0[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_11_s0 (
    .Q(pwm_area_ccrs_0[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_10_s0 (
    .Q(pwm_area_ccrs_0[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_9_s0 (
    .Q(pwm_area_ccrs_0[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_8_s0 (
    .Q(pwm_area_ccrs_0[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_7_s0 (
    .Q(pwm_area_ccrs_0[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_6_s0 (
    .Q(pwm_area_ccrs_0[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_5_s0 (
    .Q(pwm_area_ccrs_0[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_4_s0 (
    .Q(pwm_area_ccrs_0[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_3_s0 (
    .Q(pwm_area_ccrs_0[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_2_s0 (
    .Q(pwm_area_ccrs_0[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_1_s0 (
    .Q(pwm_area_ccrs_0[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_0_0_s0 (
    .Q(pwm_area_ccrs_0[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_0_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_15_s0 (
    .Q(pwm_area_ccrs_1[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_14_s0 (
    .Q(pwm_area_ccrs_1[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_13_s0 (
    .Q(pwm_area_ccrs_1[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_12_s0 (
    .Q(pwm_area_ccrs_1[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_11_s0 (
    .Q(pwm_area_ccrs_1[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_10_s0 (
    .Q(pwm_area_ccrs_1[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_9_s0 (
    .Q(pwm_area_ccrs_1[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_8_s0 (
    .Q(pwm_area_ccrs_1[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_7_s0 (
    .Q(pwm_area_ccrs_1[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_6_s0 (
    .Q(pwm_area_ccrs_1[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_5_s0 (
    .Q(pwm_area_ccrs_1[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_4_s0 (
    .Q(pwm_area_ccrs_1[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_3_s0 (
    .Q(pwm_area_ccrs_1[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_2_s0 (
    .Q(pwm_area_ccrs_1[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_1_s0 (
    .Q(pwm_area_ccrs_1[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_1_0_s0 (
    .Q(pwm_area_ccrs_1[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_1_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_15_s0 (
    .Q(pwm_area_ccrs_2[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_14_s0 (
    .Q(pwm_area_ccrs_2[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_13_s0 (
    .Q(pwm_area_ccrs_2[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_12_s0 (
    .Q(pwm_area_ccrs_2[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_11_s0 (
    .Q(pwm_area_ccrs_2[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_10_s0 (
    .Q(pwm_area_ccrs_2[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_9_s0 (
    .Q(pwm_area_ccrs_2[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_8_s0 (
    .Q(pwm_area_ccrs_2[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_7_s0 (
    .Q(pwm_area_ccrs_2[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_6_s0 (
    .Q(pwm_area_ccrs_2[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_5_s0 (
    .Q(pwm_area_ccrs_2[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_4_s0 (
    .Q(pwm_area_ccrs_2[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_3_s0 (
    .Q(pwm_area_ccrs_2[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_2_s0 (
    .Q(pwm_area_ccrs_2[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_1_s0 (
    .Q(pwm_area_ccrs_2[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_2_0_s0 (
    .Q(pwm_area_ccrs_2[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_2_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_15_s0 (
    .Q(pwm_area_ccrs_3[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_14_s0 (
    .Q(pwm_area_ccrs_3[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_13_s0 (
    .Q(pwm_area_ccrs_3[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_12_s0 (
    .Q(pwm_area_ccrs_3[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_11_s0 (
    .Q(pwm_area_ccrs_3[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_10_s0 (
    .Q(pwm_area_ccrs_3[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_9_s0 (
    .Q(pwm_area_ccrs_3[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_8_s0 (
    .Q(pwm_area_ccrs_3[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_7_s0 (
    .Q(pwm_area_ccrs_3[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_6_s0 (
    .Q(pwm_area_ccrs_3[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_5_s0 (
    .Q(pwm_area_ccrs_3[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_4_s0 (
    .Q(pwm_area_ccrs_3[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_3_s0 (
    .Q(pwm_area_ccrs_3[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_2_s0 (
    .Q(pwm_area_ccrs_3[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_1_s0 (
    .Q(pwm_area_ccrs_3[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_3_0_s0 (
    .Q(pwm_area_ccrs_3[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_3_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_15_s0 (
    .Q(pwm_area_ccrs_4[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_14_s0 (
    .Q(pwm_area_ccrs_4[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_13_s0 (
    .Q(pwm_area_ccrs_4[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_12_s0 (
    .Q(pwm_area_ccrs_4[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_11_s0 (
    .Q(pwm_area_ccrs_4[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_10_s0 (
    .Q(pwm_area_ccrs_4[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_9_s0 (
    .Q(pwm_area_ccrs_4[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_8_s0 (
    .Q(pwm_area_ccrs_4[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_7_s0 (
    .Q(pwm_area_ccrs_4[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_6_s0 (
    .Q(pwm_area_ccrs_4[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_5_s0 (
    .Q(pwm_area_ccrs_4[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_4_s0 (
    .Q(pwm_area_ccrs_4[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_3_s0 (
    .Q(pwm_area_ccrs_4[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_2_s0 (
    .Q(pwm_area_ccrs_4[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_1_s0 (
    .Q(pwm_area_ccrs_4[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_4_0_s0 (
    .Q(pwm_area_ccrs_4[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_4_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_15_s0 (
    .Q(pwm_area_ccrs_5[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_14_s0 (
    .Q(pwm_area_ccrs_5[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_13_s0 (
    .Q(pwm_area_ccrs_5[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_12_s0 (
    .Q(pwm_area_ccrs_5[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_11_s0 (
    .Q(pwm_area_ccrs_5[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_10_s0 (
    .Q(pwm_area_ccrs_5[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_9_s0 (
    .Q(pwm_area_ccrs_5[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_8_s0 (
    .Q(pwm_area_ccrs_5[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_7_s0 (
    .Q(pwm_area_ccrs_5[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_6_s0 (
    .Q(pwm_area_ccrs_5[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_5_s0 (
    .Q(pwm_area_ccrs_5[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_4_s0 (
    .Q(pwm_area_ccrs_5[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_3_s0 (
    .Q(pwm_area_ccrs_5[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_2_s0 (
    .Q(pwm_area_ccrs_5[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_1_s0 (
    .Q(pwm_area_ccrs_5[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_5_0_s0 (
    .Q(pwm_area_ccrs_5[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_5_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_15_s0 (
    .Q(pwm_area_ccrs_6[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_14_s0 (
    .Q(pwm_area_ccrs_6[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_13_s0 (
    .Q(pwm_area_ccrs_6[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_12_s0 (
    .Q(pwm_area_ccrs_6[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_11_s0 (
    .Q(pwm_area_ccrs_6[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_10_s0 (
    .Q(pwm_area_ccrs_6[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_9_s0 (
    .Q(pwm_area_ccrs_6[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_8_s0 (
    .Q(pwm_area_ccrs_6[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_7_s0 (
    .Q(pwm_area_ccrs_6[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_6_s0 (
    .Q(pwm_area_ccrs_6[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_5_s0 (
    .Q(pwm_area_ccrs_6[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_4_s0 (
    .Q(pwm_area_ccrs_6[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_3_s0 (
    .Q(pwm_area_ccrs_6[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_2_s0 (
    .Q(pwm_area_ccrs_6[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_1_s0 (
    .Q(pwm_area_ccrs_6[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_6_0_s0 (
    .Q(pwm_area_ccrs_6[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_6_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_15_s0 (
    .Q(pwm_area_ccrs_7[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_14_s0 (
    .Q(pwm_area_ccrs_7[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_13_s0 (
    .Q(pwm_area_ccrs_7[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_12_s0 (
    .Q(pwm_area_ccrs_7[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_11_s0 (
    .Q(pwm_area_ccrs_7[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_10_s0 (
    .Q(pwm_area_ccrs_7[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_9_s0 (
    .Q(pwm_area_ccrs_7[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_8_s0 (
    .Q(pwm_area_ccrs_7[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_7_s0 (
    .Q(pwm_area_ccrs_7[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_6_s0 (
    .Q(pwm_area_ccrs_7[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_5_s0 (
    .Q(pwm_area_ccrs_7[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_4_s0 (
    .Q(pwm_area_ccrs_7[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_3_s0 (
    .Q(pwm_area_ccrs_7[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_2_s0 (
    .Q(pwm_area_ccrs_7[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_1_s0 (
    .Q(pwm_area_ccrs_7[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_ccrs_7_0_s0 (
    .Q(pwm_area_ccrs_7[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrs_7_15_10),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_15_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_14_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_13_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_12_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_11_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_10_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_9_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_8_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_7_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_6_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_5_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_4_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_3_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_2_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_1_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_0_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_15_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_14_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_13_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_12_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_11_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_10_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_9_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_8_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_7_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_6_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_5_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_4_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_3_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_2_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_1_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_0_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_7_s0 (
    .Q(apb_operate_area_result[7]),
    .D(i2c_apb_io_apb_PRDATA[7]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_6_s0 (
    .Q(apb_operate_area_result[6]),
    .D(i2c_apb_io_apb_PRDATA[6]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_5_s0 (
    .Q(apb_operate_area_result[5]),
    .D(i2c_apb_io_apb_PRDATA[5]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_4_s0 (
    .Q(apb_operate_area_result[4]),
    .D(i2c_apb_io_apb_PRDATA[4]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_3_s0 (
    .Q(apb_operate_area_result[3]),
    .D(i2c_apb_io_apb_PRDATA[3]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_2_s0 (
    .Q(apb_operate_area_result[2]),
    .D(i2c_apb_io_apb_PRDATA[2]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_1_s0 (
    .Q(apb_operate_area_result[1]),
    .D(i2c_apb_io_apb_PRDATA[1]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFCE apb_operate_area_result_0_s0 (
    .Q(apb_operate_area_result[0]),
    .D(i2c_apb_io_apb_PRDATA[0]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l185),
    .CLEAR(n1432_6) 
);
  DFFC int_ctrl_int_ctrl_state_1_s0 (
    .Q(int_ctrl_int_ctrl_state[1]),
    .D(n1539_8),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC int_1_regNext_s0 (
    .Q(int_1_regNext),
    .D(i2c_apb_io_interrupt),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFCE init_ok_s0 (
    .Q(init_ok),
    .D(VCC),
    .CLK(clk_osc),
    .CE(n1553_13),
    .CLEAR(n1432_6) 
);
  DFFC init_state_2_s0 (
    .Q(init_state[2]),
    .D(n1554_16),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_7_s0 (
    .Q(ctrl_reg_choose_addr[7]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_6_s0 (
    .Q(ctrl_reg_choose_addr[6]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_5_s0 (
    .Q(ctrl_reg_choose_addr[5]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_4_s0 (
    .Q(ctrl_reg_choose_addr[4]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_3_s0 (
    .Q(ctrl_reg_choose_addr[3]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_2_s0 (
    .Q(ctrl_reg_choose_addr[2]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_1_s0 (
    .Q(ctrl_reg_choose_addr[1]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_reg_choose_addr_0_s0 (
    .Q(ctrl_reg_choose_addr[0]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(n2180_19),
    .CLEAR(n1432_6) 
);
  DFFC ctrl_fsm_stateReg_2_s0 (
    .Q(ctrl_fsm_stateReg[2]),
    .D(n1381_5),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC ctrl_fsm_stateReg_1_s0 (
    .Q(ctrl_fsm_stateReg_0[1]),
    .D(n1382_10),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC ctrl_fsm_stateReg_0_s0 (
    .Q(ctrl_fsm_stateReg_0[0]),
    .D(n1383_7),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFF pwm_area_period_buf_15_s0 (
    .Q(pwm_area_period_buf[15]),
    .D(pwm_area_period[15]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_14_s0 (
    .Q(pwm_area_period_buf[14]),
    .D(pwm_area_period[14]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_13_s0 (
    .Q(pwm_area_period_buf[13]),
    .D(pwm_area_period[13]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_12_s0 (
    .Q(pwm_area_period_buf[12]),
    .D(pwm_area_period[12]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_11_s0 (
    .Q(pwm_area_period_buf[11]),
    .D(pwm_area_period[11]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_10_s0 (
    .Q(pwm_area_period_buf[10]),
    .D(pwm_area_period[10]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_9_s0 (
    .Q(pwm_area_period_buf[9]),
    .D(pwm_area_period[9]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_8_s0 (
    .Q(pwm_area_period_buf[8]),
    .D(pwm_area_period[8]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_7_s0 (
    .Q(pwm_area_period_buf[7]),
    .D(pwm_area_period[7]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_6_s0 (
    .Q(pwm_area_period_buf[6]),
    .D(pwm_area_period[6]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_5_s0 (
    .Q(pwm_area_period_buf[5]),
    .D(pwm_area_period[5]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_4_s0 (
    .Q(pwm_area_period_buf[4]),
    .D(pwm_area_period[4]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_3_s0 (
    .Q(pwm_area_period_buf[3]),
    .D(pwm_area_period[3]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_2_s0 (
    .Q(pwm_area_period_buf[2]),
    .D(pwm_area_period[2]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_1_s0 (
    .Q(pwm_area_period_buf[1]),
    .D(pwm_area_period[1]),
    .CLK(clk_osc) 
);
  DFF pwm_area_period_buf_0_s0 (
    .Q(pwm_area_period_buf[0]),
    .D(pwm_area_period[0]),
    .CLK(clk_osc) 
);
  DFFRE pwm_area_timeout_area_counter_31_s0 (
    .Q(pwm_area_timeout_area_counter[31]),
    .D(n2703_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_30_s0 (
    .Q(pwm_area_timeout_area_counter[30]),
    .D(n2704_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_29_s0 (
    .Q(pwm_area_timeout_area_counter[29]),
    .D(n2705_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_28_s0 (
    .Q(pwm_area_timeout_area_counter[28]),
    .D(n2706_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_27_s0 (
    .Q(pwm_area_timeout_area_counter[27]),
    .D(n2707_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_26_s0 (
    .Q(pwm_area_timeout_area_counter[26]),
    .D(n2708_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_25_s0 (
    .Q(pwm_area_timeout_area_counter[25]),
    .D(n2709_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_24_s0 (
    .Q(pwm_area_timeout_area_counter[24]),
    .D(n2710_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_23_s0 (
    .Q(pwm_area_timeout_area_counter[23]),
    .D(n2711_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_22_s0 (
    .Q(pwm_area_timeout_area_counter[22]),
    .D(n2712_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_21_s0 (
    .Q(pwm_area_timeout_area_counter[21]),
    .D(n2713_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_20_s0 (
    .Q(pwm_area_timeout_area_counter[20]),
    .D(n2714_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_19_s0 (
    .Q(pwm_area_timeout_area_counter[19]),
    .D(n2715_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_18_s0 (
    .Q(pwm_area_timeout_area_counter[18]),
    .D(n2716_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_17_s0 (
    .Q(pwm_area_timeout_area_counter[17]),
    .D(n2717_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_16_s0 (
    .Q(pwm_area_timeout_area_counter[16]),
    .D(n2718_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_15_s0 (
    .Q(pwm_area_timeout_area_counter[15]),
    .D(n2719_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_14_s0 (
    .Q(pwm_area_timeout_area_counter[14]),
    .D(n2720_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_13_s0 (
    .Q(pwm_area_timeout_area_counter[13]),
    .D(n2721_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_12_s0 (
    .Q(pwm_area_timeout_area_counter[12]),
    .D(n2722_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_11_s0 (
    .Q(pwm_area_timeout_area_counter[11]),
    .D(n2723_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_10_s0 (
    .Q(pwm_area_timeout_area_counter[10]),
    .D(n2724_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_9_s0 (
    .Q(pwm_area_timeout_area_counter[9]),
    .D(n2725_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_8_s0 (
    .Q(pwm_area_timeout_area_counter[8]),
    .D(n2726_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_7_s0 (
    .Q(pwm_area_timeout_area_counter[7]),
    .D(n2727_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_6_s0 (
    .Q(pwm_area_timeout_area_counter[6]),
    .D(n2728_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_5_s0 (
    .Q(pwm_area_timeout_area_counter[5]),
    .D(n2729_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_4_s0 (
    .Q(pwm_area_timeout_area_counter[4]),
    .D(n2730_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_3_s0 (
    .Q(pwm_area_timeout_area_counter[3]),
    .D(n2731_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_2_s0 (
    .Q(pwm_area_timeout_area_counter[2]),
    .D(n2732_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_1_s0 (
    .Q(pwm_area_timeout_area_counter[1]),
    .D(n2733_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_0_s0 (
    .Q(pwm_area_timeout_area_counter[0]),
    .D(n2734_6),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l129),
    .RESET(when_StateMachine_l230_3) 
);
  DFFE ctrl_fsm_master_write_reg_temp_15_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[15]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_14_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[14]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_13_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[13]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_12_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[12]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_11_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[11]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_10_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[10]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_9_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[9]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_8_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[8]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_7_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[7]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_6_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[6]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_5_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[5]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_4_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[4]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_3_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[3]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_2_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[2]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_1_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[1]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_0_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[0]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFCE config_reg_15_s0 (
    .Q(config_reg[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(config_reg_14_15),
    .CLEAR(n1432_6) 
);
  DFFPE pwm_area_period_10_s0 (
    .Q(pwm_area_period[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_period_15_9),
    .PRESET(n1432_6) 
);
  DFFCE int_ctrl_int_ctrl_state_0_s1 (
    .Q(int_ctrl_int_ctrl_state[0]),
    .D(n1529_9),
    .CLK(clk_osc),
    .CE(int_ctrl_int_ctrl_state_0_11),
    .CLEAR(n1432_6) 
);
defparam int_ctrl_int_ctrl_state_0_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_2_s1 (
    .Q(ctrl_slave_drive_state[2]),
    .D(n1596_9),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1432_6) 
);
defparam ctrl_slave_drive_state_2_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_1_s1 (
    .Q(ctrl_slave_drive_state[1]),
    .D(n1597_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1432_6) 
);
defparam ctrl_slave_drive_state_1_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_0_s1 (
    .Q(ctrl_slave_drive_state[0]),
    .D(n1598_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1432_6) 
);
defparam ctrl_slave_drive_state_0_s1.INIT=1'b0;
  DFFCE ctrl_master_drive_state_1_s1 (
    .Q(ctrl_master_drive_state[1]),
    .D(n1632_5),
    .CLK(clk_osc),
    .CE(ctrl_master_drive_state_3_13),
    .CLEAR(n1432_6) 
);
defparam ctrl_master_drive_state_1_s1.INIT=1'b0;
  DFFCE ctrl_master_drive_state_0_s1 (
    .Q(ctrl_master_drive_state[0]),
    .D(n1633_5),
    .CLK(clk_osc),
    .CE(ctrl_master_drive_state_3_13),
    .CLEAR(n1432_6) 
);
defparam ctrl_master_drive_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_2_s1 (
    .Q(ctrl_fsm_idle_state[2]),
    .D(n2386_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_13),
    .CLEAR(n1432_6) 
);
defparam ctrl_fsm_idle_state_2_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_1_s1 (
    .Q(ctrl_fsm_idle_state[1]),
    .D(n2387_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_13),
    .CLEAR(n1432_6) 
);
defparam ctrl_fsm_idle_state_1_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_0_s1 (
    .Q(ctrl_fsm_idle_state[0]),
    .D(n2388_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_13),
    .CLEAR(n1432_6) 
);
defparam ctrl_fsm_idle_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_master_read_read_state_0_s1 (
    .Q(ctrl_fsm_master_read_read_state[0]),
    .D(n2190_17),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_read_read_state_0_11),
    .CLEAR(n1432_6) 
);
defparam ctrl_fsm_master_read_read_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_hit_hit_state_0_s1 (
    .Q(ctrl_fsm_hit_hit_state[0]),
    .D(n1444_13),
    .CLK(clk_osc),
    .CE(ctrl_fsm_hit_hit_state_0_13),
    .CLEAR(n1432_6) 
);
defparam ctrl_fsm_hit_hit_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_hit_hit_context_s1 (
    .Q(ctrl_fsm_hit_hit_context),
    .D(n2176_18),
    .CLK(clk_osc),
    .CE(ctrl_fsm_hit_hit_state_0_13),
    .CLEAR(n1432_6) 
);
defparam ctrl_fsm_hit_hit_context_s1.INIT=1'b0;
  DFFCE apb_operate_area_operating_s1 (
    .Q(apb_operate_area_operating_4),
    .D(n1495_5),
    .CLK(clk_osc),
    .CE(apb_operate_area_active_19),
    .CLEAR(n1432_6) 
);
  DFFCE ctrl_fsm_master_write_write_state_1_s1 (
    .Q(ctrl_fsm_master_write_write_state[1]),
    .D(n2393_8),
    .CLK(clk_osc),
    .CE(n2393_6),
    .CLEAR(n1432_6) 
);
  DFFC pwm_area_counter_0_s1 (
    .Q(pwm_area_counter[0]),
    .D(n1477_14),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam pwm_area_counter_0_s1.INIT=1'b0;
  DFFC init_state_1_s4 (
    .Q(init_state[1]),
    .D(n1555_19),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam init_state_1_s4.INIT=1'b0;
  DFFC init_state_0_s4 (
    .Q(init_state[0]),
    .D(n1556_17),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam init_state_0_s4.INIT=1'b0;
  DFFC pwm_area_timeout_area_flag_s5 (
    .Q(pwm_area_timeout_area_flag),
    .D(n1444_11),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam pwm_area_timeout_area_flag_s5.INIT=1'b0;
  DFFC ctrl_master_drive_state_2_s3 (
    .Q(ctrl_master_drive_state[2]),
    .D(n1631_9),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam ctrl_master_drive_state_2_s3.INIT=1'b0;
  DFFC ctrl_fsm_master_write_write_state_0_s2 (
    .Q(ctrl_fsm_master_write_write_state[0]),
    .D(n2394_12),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam ctrl_fsm_master_write_write_state_0_s2.INIT=1'b0;
  ALU n717_s32 (
    .SUM(n717_33_SUM),
    .COUT(n717_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_0[0]) 
);
defparam n717_s32.ALU_MODE=1;
  ALU n717_s33 (
    .SUM(n717_34_SUM),
    .COUT(n717_38),
    .I0(pwm_area_ccrs_0[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n717_36) 
);
defparam n717_s33.ALU_MODE=1;
  ALU n717_s34 (
    .SUM(n717_35_SUM),
    .COUT(n717_40),
    .I0(pwm_area_ccrs_0[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n717_38) 
);
defparam n717_s34.ALU_MODE=1;
  ALU n717_s35 (
    .SUM(n717_36_SUM),
    .COUT(n717_42),
    .I0(pwm_area_ccrs_0[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n717_40) 
);
defparam n717_s35.ALU_MODE=1;
  ALU n717_s36 (
    .SUM(n717_37_SUM),
    .COUT(n717_44),
    .I0(pwm_area_ccrs_0[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n717_42) 
);
defparam n717_s36.ALU_MODE=1;
  ALU n717_s37 (
    .SUM(n717_38_SUM),
    .COUT(n717_46),
    .I0(pwm_area_ccrs_0[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n717_44) 
);
defparam n717_s37.ALU_MODE=1;
  ALU n717_s38 (
    .SUM(n717_39_SUM),
    .COUT(n717_48),
    .I0(pwm_area_ccrs_0[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n717_46) 
);
defparam n717_s38.ALU_MODE=1;
  ALU n717_s39 (
    .SUM(n717_40_SUM),
    .COUT(n717_50),
    .I0(pwm_area_ccrs_0[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n717_48) 
);
defparam n717_s39.ALU_MODE=1;
  ALU n717_s40 (
    .SUM(n717_41_SUM),
    .COUT(n717_52),
    .I0(pwm_area_ccrs_0[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n717_50) 
);
defparam n717_s40.ALU_MODE=1;
  ALU n717_s41 (
    .SUM(n717_42_SUM),
    .COUT(n717_54),
    .I0(pwm_area_ccrs_0[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n717_52) 
);
defparam n717_s41.ALU_MODE=1;
  ALU n717_s42 (
    .SUM(n717_43_SUM),
    .COUT(n717_56),
    .I0(pwm_area_ccrs_0[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n717_54) 
);
defparam n717_s42.ALU_MODE=1;
  ALU n717_s43 (
    .SUM(n717_44_SUM),
    .COUT(n717_58),
    .I0(pwm_area_ccrs_0[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n717_56) 
);
defparam n717_s43.ALU_MODE=1;
  ALU n717_s44 (
    .SUM(n717_45_SUM),
    .COUT(n717_60),
    .I0(pwm_area_ccrs_0[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n717_58) 
);
defparam n717_s44.ALU_MODE=1;
  ALU n717_s45 (
    .SUM(n717_46_SUM),
    .COUT(n717_62),
    .I0(pwm_area_ccrs_0[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n717_60) 
);
defparam n717_s45.ALU_MODE=1;
  ALU n717_s46 (
    .SUM(n717_47_SUM),
    .COUT(n717_64),
    .I0(pwm_area_ccrs_0[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n717_62) 
);
defparam n717_s46.ALU_MODE=1;
  ALU n717_s47 (
    .SUM(n717_48_SUM),
    .COUT(n717_66),
    .I0(pwm_area_ccrs_0[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n717_64) 
);
defparam n717_s47.ALU_MODE=1;
  ALU n721_s32 (
    .SUM(n721_33_SUM),
    .COUT(n721_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_1[0]) 
);
defparam n721_s32.ALU_MODE=1;
  ALU n721_s33 (
    .SUM(n721_34_SUM),
    .COUT(n721_38),
    .I0(pwm_area_ccrs_1[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n721_36) 
);
defparam n721_s33.ALU_MODE=1;
  ALU n721_s34 (
    .SUM(n721_35_SUM),
    .COUT(n721_40),
    .I0(pwm_area_ccrs_1[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n721_38) 
);
defparam n721_s34.ALU_MODE=1;
  ALU n721_s35 (
    .SUM(n721_36_SUM),
    .COUT(n721_42),
    .I0(pwm_area_ccrs_1[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n721_40) 
);
defparam n721_s35.ALU_MODE=1;
  ALU n721_s36 (
    .SUM(n721_37_SUM),
    .COUT(n721_44),
    .I0(pwm_area_ccrs_1[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n721_42) 
);
defparam n721_s36.ALU_MODE=1;
  ALU n721_s37 (
    .SUM(n721_38_SUM),
    .COUT(n721_46),
    .I0(pwm_area_ccrs_1[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n721_44) 
);
defparam n721_s37.ALU_MODE=1;
  ALU n721_s38 (
    .SUM(n721_39_SUM),
    .COUT(n721_48),
    .I0(pwm_area_ccrs_1[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n721_46) 
);
defparam n721_s38.ALU_MODE=1;
  ALU n721_s39 (
    .SUM(n721_40_SUM),
    .COUT(n721_50),
    .I0(pwm_area_ccrs_1[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n721_48) 
);
defparam n721_s39.ALU_MODE=1;
  ALU n721_s40 (
    .SUM(n721_41_SUM),
    .COUT(n721_52),
    .I0(pwm_area_ccrs_1[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n721_50) 
);
defparam n721_s40.ALU_MODE=1;
  ALU n721_s41 (
    .SUM(n721_42_SUM),
    .COUT(n721_54),
    .I0(pwm_area_ccrs_1[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n721_52) 
);
defparam n721_s41.ALU_MODE=1;
  ALU n721_s42 (
    .SUM(n721_43_SUM),
    .COUT(n721_56),
    .I0(pwm_area_ccrs_1[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n721_54) 
);
defparam n721_s42.ALU_MODE=1;
  ALU n721_s43 (
    .SUM(n721_44_SUM),
    .COUT(n721_58),
    .I0(pwm_area_ccrs_1[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n721_56) 
);
defparam n721_s43.ALU_MODE=1;
  ALU n721_s44 (
    .SUM(n721_45_SUM),
    .COUT(n721_60),
    .I0(pwm_area_ccrs_1[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n721_58) 
);
defparam n721_s44.ALU_MODE=1;
  ALU n721_s45 (
    .SUM(n721_46_SUM),
    .COUT(n721_62),
    .I0(pwm_area_ccrs_1[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n721_60) 
);
defparam n721_s45.ALU_MODE=1;
  ALU n721_s46 (
    .SUM(n721_47_SUM),
    .COUT(n721_64),
    .I0(pwm_area_ccrs_1[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n721_62) 
);
defparam n721_s46.ALU_MODE=1;
  ALU n721_s47 (
    .SUM(n721_48_SUM),
    .COUT(n721_66),
    .I0(pwm_area_ccrs_1[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n721_64) 
);
defparam n721_s47.ALU_MODE=1;
  ALU n725_s32 (
    .SUM(n725_33_SUM),
    .COUT(n725_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_2[0]) 
);
defparam n725_s32.ALU_MODE=1;
  ALU n725_s33 (
    .SUM(n725_34_SUM),
    .COUT(n725_38),
    .I0(pwm_area_ccrs_2[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n725_36) 
);
defparam n725_s33.ALU_MODE=1;
  ALU n725_s34 (
    .SUM(n725_35_SUM),
    .COUT(n725_40),
    .I0(pwm_area_ccrs_2[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n725_38) 
);
defparam n725_s34.ALU_MODE=1;
  ALU n725_s35 (
    .SUM(n725_36_SUM),
    .COUT(n725_42),
    .I0(pwm_area_ccrs_2[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n725_40) 
);
defparam n725_s35.ALU_MODE=1;
  ALU n725_s36 (
    .SUM(n725_37_SUM),
    .COUT(n725_44),
    .I0(pwm_area_ccrs_2[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n725_42) 
);
defparam n725_s36.ALU_MODE=1;
  ALU n725_s37 (
    .SUM(n725_38_SUM),
    .COUT(n725_46),
    .I0(pwm_area_ccrs_2[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n725_44) 
);
defparam n725_s37.ALU_MODE=1;
  ALU n725_s38 (
    .SUM(n725_39_SUM),
    .COUT(n725_48),
    .I0(pwm_area_ccrs_2[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n725_46) 
);
defparam n725_s38.ALU_MODE=1;
  ALU n725_s39 (
    .SUM(n725_40_SUM),
    .COUT(n725_50),
    .I0(pwm_area_ccrs_2[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n725_48) 
);
defparam n725_s39.ALU_MODE=1;
  ALU n725_s40 (
    .SUM(n725_41_SUM),
    .COUT(n725_52),
    .I0(pwm_area_ccrs_2[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n725_50) 
);
defparam n725_s40.ALU_MODE=1;
  ALU n725_s41 (
    .SUM(n725_42_SUM),
    .COUT(n725_54),
    .I0(pwm_area_ccrs_2[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n725_52) 
);
defparam n725_s41.ALU_MODE=1;
  ALU n725_s42 (
    .SUM(n725_43_SUM),
    .COUT(n725_56),
    .I0(pwm_area_ccrs_2[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n725_54) 
);
defparam n725_s42.ALU_MODE=1;
  ALU n725_s43 (
    .SUM(n725_44_SUM),
    .COUT(n725_58),
    .I0(pwm_area_ccrs_2[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n725_56) 
);
defparam n725_s43.ALU_MODE=1;
  ALU n725_s44 (
    .SUM(n725_45_SUM),
    .COUT(n725_60),
    .I0(pwm_area_ccrs_2[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n725_58) 
);
defparam n725_s44.ALU_MODE=1;
  ALU n725_s45 (
    .SUM(n725_46_SUM),
    .COUT(n725_62),
    .I0(pwm_area_ccrs_2[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n725_60) 
);
defparam n725_s45.ALU_MODE=1;
  ALU n725_s46 (
    .SUM(n725_47_SUM),
    .COUT(n725_64),
    .I0(pwm_area_ccrs_2[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n725_62) 
);
defparam n725_s46.ALU_MODE=1;
  ALU n725_s47 (
    .SUM(n725_48_SUM),
    .COUT(n725_66),
    .I0(pwm_area_ccrs_2[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n725_64) 
);
defparam n725_s47.ALU_MODE=1;
  ALU n729_s32 (
    .SUM(n729_33_SUM),
    .COUT(n729_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_3[0]) 
);
defparam n729_s32.ALU_MODE=1;
  ALU n729_s33 (
    .SUM(n729_34_SUM),
    .COUT(n729_38),
    .I0(pwm_area_ccrs_3[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n729_36) 
);
defparam n729_s33.ALU_MODE=1;
  ALU n729_s34 (
    .SUM(n729_35_SUM),
    .COUT(n729_40),
    .I0(pwm_area_ccrs_3[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n729_38) 
);
defparam n729_s34.ALU_MODE=1;
  ALU n729_s35 (
    .SUM(n729_36_SUM),
    .COUT(n729_42),
    .I0(pwm_area_ccrs_3[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n729_40) 
);
defparam n729_s35.ALU_MODE=1;
  ALU n729_s36 (
    .SUM(n729_37_SUM),
    .COUT(n729_44),
    .I0(pwm_area_ccrs_3[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n729_42) 
);
defparam n729_s36.ALU_MODE=1;
  ALU n729_s37 (
    .SUM(n729_38_SUM),
    .COUT(n729_46),
    .I0(pwm_area_ccrs_3[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n729_44) 
);
defparam n729_s37.ALU_MODE=1;
  ALU n729_s38 (
    .SUM(n729_39_SUM),
    .COUT(n729_48),
    .I0(pwm_area_ccrs_3[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n729_46) 
);
defparam n729_s38.ALU_MODE=1;
  ALU n729_s39 (
    .SUM(n729_40_SUM),
    .COUT(n729_50),
    .I0(pwm_area_ccrs_3[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n729_48) 
);
defparam n729_s39.ALU_MODE=1;
  ALU n729_s40 (
    .SUM(n729_41_SUM),
    .COUT(n729_52),
    .I0(pwm_area_ccrs_3[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n729_50) 
);
defparam n729_s40.ALU_MODE=1;
  ALU n729_s41 (
    .SUM(n729_42_SUM),
    .COUT(n729_54),
    .I0(pwm_area_ccrs_3[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n729_52) 
);
defparam n729_s41.ALU_MODE=1;
  ALU n729_s42 (
    .SUM(n729_43_SUM),
    .COUT(n729_56),
    .I0(pwm_area_ccrs_3[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n729_54) 
);
defparam n729_s42.ALU_MODE=1;
  ALU n729_s43 (
    .SUM(n729_44_SUM),
    .COUT(n729_58),
    .I0(pwm_area_ccrs_3[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n729_56) 
);
defparam n729_s43.ALU_MODE=1;
  ALU n729_s44 (
    .SUM(n729_45_SUM),
    .COUT(n729_60),
    .I0(pwm_area_ccrs_3[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n729_58) 
);
defparam n729_s44.ALU_MODE=1;
  ALU n729_s45 (
    .SUM(n729_46_SUM),
    .COUT(n729_62),
    .I0(pwm_area_ccrs_3[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n729_60) 
);
defparam n729_s45.ALU_MODE=1;
  ALU n729_s46 (
    .SUM(n729_47_SUM),
    .COUT(n729_64),
    .I0(pwm_area_ccrs_3[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n729_62) 
);
defparam n729_s46.ALU_MODE=1;
  ALU n729_s47 (
    .SUM(n729_48_SUM),
    .COUT(n729_66),
    .I0(pwm_area_ccrs_3[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n729_64) 
);
defparam n729_s47.ALU_MODE=1;
  ALU n733_s32 (
    .SUM(n733_33_SUM),
    .COUT(n733_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_4[0]) 
);
defparam n733_s32.ALU_MODE=1;
  ALU n733_s33 (
    .SUM(n733_34_SUM),
    .COUT(n733_38),
    .I0(pwm_area_ccrs_4[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n733_36) 
);
defparam n733_s33.ALU_MODE=1;
  ALU n733_s34 (
    .SUM(n733_35_SUM),
    .COUT(n733_40),
    .I0(pwm_area_ccrs_4[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n733_38) 
);
defparam n733_s34.ALU_MODE=1;
  ALU n733_s35 (
    .SUM(n733_36_SUM),
    .COUT(n733_42),
    .I0(pwm_area_ccrs_4[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n733_40) 
);
defparam n733_s35.ALU_MODE=1;
  ALU n733_s36 (
    .SUM(n733_37_SUM),
    .COUT(n733_44),
    .I0(pwm_area_ccrs_4[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n733_42) 
);
defparam n733_s36.ALU_MODE=1;
  ALU n733_s37 (
    .SUM(n733_38_SUM),
    .COUT(n733_46),
    .I0(pwm_area_ccrs_4[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n733_44) 
);
defparam n733_s37.ALU_MODE=1;
  ALU n733_s38 (
    .SUM(n733_39_SUM),
    .COUT(n733_48),
    .I0(pwm_area_ccrs_4[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n733_46) 
);
defparam n733_s38.ALU_MODE=1;
  ALU n733_s39 (
    .SUM(n733_40_SUM),
    .COUT(n733_50),
    .I0(pwm_area_ccrs_4[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n733_48) 
);
defparam n733_s39.ALU_MODE=1;
  ALU n733_s40 (
    .SUM(n733_41_SUM),
    .COUT(n733_52),
    .I0(pwm_area_ccrs_4[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n733_50) 
);
defparam n733_s40.ALU_MODE=1;
  ALU n733_s41 (
    .SUM(n733_42_SUM),
    .COUT(n733_54),
    .I0(pwm_area_ccrs_4[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n733_52) 
);
defparam n733_s41.ALU_MODE=1;
  ALU n733_s42 (
    .SUM(n733_43_SUM),
    .COUT(n733_56),
    .I0(pwm_area_ccrs_4[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n733_54) 
);
defparam n733_s42.ALU_MODE=1;
  ALU n733_s43 (
    .SUM(n733_44_SUM),
    .COUT(n733_58),
    .I0(pwm_area_ccrs_4[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n733_56) 
);
defparam n733_s43.ALU_MODE=1;
  ALU n733_s44 (
    .SUM(n733_45_SUM),
    .COUT(n733_60),
    .I0(pwm_area_ccrs_4[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n733_58) 
);
defparam n733_s44.ALU_MODE=1;
  ALU n733_s45 (
    .SUM(n733_46_SUM),
    .COUT(n733_62),
    .I0(pwm_area_ccrs_4[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n733_60) 
);
defparam n733_s45.ALU_MODE=1;
  ALU n733_s46 (
    .SUM(n733_47_SUM),
    .COUT(n733_64),
    .I0(pwm_area_ccrs_4[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n733_62) 
);
defparam n733_s46.ALU_MODE=1;
  ALU n733_s47 (
    .SUM(n733_48_SUM),
    .COUT(n733_66),
    .I0(pwm_area_ccrs_4[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n733_64) 
);
defparam n733_s47.ALU_MODE=1;
  ALU n737_s32 (
    .SUM(n737_33_SUM),
    .COUT(n737_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_5[0]) 
);
defparam n737_s32.ALU_MODE=1;
  ALU n737_s33 (
    .SUM(n737_34_SUM),
    .COUT(n737_38),
    .I0(pwm_area_ccrs_5[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n737_36) 
);
defparam n737_s33.ALU_MODE=1;
  ALU n737_s34 (
    .SUM(n737_35_SUM),
    .COUT(n737_40),
    .I0(pwm_area_ccrs_5[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n737_38) 
);
defparam n737_s34.ALU_MODE=1;
  ALU n737_s35 (
    .SUM(n737_36_SUM),
    .COUT(n737_42),
    .I0(pwm_area_ccrs_5[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n737_40) 
);
defparam n737_s35.ALU_MODE=1;
  ALU n737_s36 (
    .SUM(n737_37_SUM),
    .COUT(n737_44),
    .I0(pwm_area_ccrs_5[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n737_42) 
);
defparam n737_s36.ALU_MODE=1;
  ALU n737_s37 (
    .SUM(n737_38_SUM),
    .COUT(n737_46),
    .I0(pwm_area_ccrs_5[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n737_44) 
);
defparam n737_s37.ALU_MODE=1;
  ALU n737_s38 (
    .SUM(n737_39_SUM),
    .COUT(n737_48),
    .I0(pwm_area_ccrs_5[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n737_46) 
);
defparam n737_s38.ALU_MODE=1;
  ALU n737_s39 (
    .SUM(n737_40_SUM),
    .COUT(n737_50),
    .I0(pwm_area_ccrs_5[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n737_48) 
);
defparam n737_s39.ALU_MODE=1;
  ALU n737_s40 (
    .SUM(n737_41_SUM),
    .COUT(n737_52),
    .I0(pwm_area_ccrs_5[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n737_50) 
);
defparam n737_s40.ALU_MODE=1;
  ALU n737_s41 (
    .SUM(n737_42_SUM),
    .COUT(n737_54),
    .I0(pwm_area_ccrs_5[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n737_52) 
);
defparam n737_s41.ALU_MODE=1;
  ALU n737_s42 (
    .SUM(n737_43_SUM),
    .COUT(n737_56),
    .I0(pwm_area_ccrs_5[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n737_54) 
);
defparam n737_s42.ALU_MODE=1;
  ALU n737_s43 (
    .SUM(n737_44_SUM),
    .COUT(n737_58),
    .I0(pwm_area_ccrs_5[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n737_56) 
);
defparam n737_s43.ALU_MODE=1;
  ALU n737_s44 (
    .SUM(n737_45_SUM),
    .COUT(n737_60),
    .I0(pwm_area_ccrs_5[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n737_58) 
);
defparam n737_s44.ALU_MODE=1;
  ALU n737_s45 (
    .SUM(n737_46_SUM),
    .COUT(n737_62),
    .I0(pwm_area_ccrs_5[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n737_60) 
);
defparam n737_s45.ALU_MODE=1;
  ALU n737_s46 (
    .SUM(n737_47_SUM),
    .COUT(n737_64),
    .I0(pwm_area_ccrs_5[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n737_62) 
);
defparam n737_s46.ALU_MODE=1;
  ALU n737_s47 (
    .SUM(n737_48_SUM),
    .COUT(n737_66),
    .I0(pwm_area_ccrs_5[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n737_64) 
);
defparam n737_s47.ALU_MODE=1;
  ALU n741_s32 (
    .SUM(n741_33_SUM),
    .COUT(n741_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_6[0]) 
);
defparam n741_s32.ALU_MODE=1;
  ALU n741_s33 (
    .SUM(n741_34_SUM),
    .COUT(n741_38),
    .I0(pwm_area_ccrs_6[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n741_36) 
);
defparam n741_s33.ALU_MODE=1;
  ALU n741_s34 (
    .SUM(n741_35_SUM),
    .COUT(n741_40),
    .I0(pwm_area_ccrs_6[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n741_38) 
);
defparam n741_s34.ALU_MODE=1;
  ALU n741_s35 (
    .SUM(n741_36_SUM),
    .COUT(n741_42),
    .I0(pwm_area_ccrs_6[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n741_40) 
);
defparam n741_s35.ALU_MODE=1;
  ALU n741_s36 (
    .SUM(n741_37_SUM),
    .COUT(n741_44),
    .I0(pwm_area_ccrs_6[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n741_42) 
);
defparam n741_s36.ALU_MODE=1;
  ALU n741_s37 (
    .SUM(n741_38_SUM),
    .COUT(n741_46),
    .I0(pwm_area_ccrs_6[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n741_44) 
);
defparam n741_s37.ALU_MODE=1;
  ALU n741_s38 (
    .SUM(n741_39_SUM),
    .COUT(n741_48),
    .I0(pwm_area_ccrs_6[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n741_46) 
);
defparam n741_s38.ALU_MODE=1;
  ALU n741_s39 (
    .SUM(n741_40_SUM),
    .COUT(n741_50),
    .I0(pwm_area_ccrs_6[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n741_48) 
);
defparam n741_s39.ALU_MODE=1;
  ALU n741_s40 (
    .SUM(n741_41_SUM),
    .COUT(n741_52),
    .I0(pwm_area_ccrs_6[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n741_50) 
);
defparam n741_s40.ALU_MODE=1;
  ALU n741_s41 (
    .SUM(n741_42_SUM),
    .COUT(n741_54),
    .I0(pwm_area_ccrs_6[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n741_52) 
);
defparam n741_s41.ALU_MODE=1;
  ALU n741_s42 (
    .SUM(n741_43_SUM),
    .COUT(n741_56),
    .I0(pwm_area_ccrs_6[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n741_54) 
);
defparam n741_s42.ALU_MODE=1;
  ALU n741_s43 (
    .SUM(n741_44_SUM),
    .COUT(n741_58),
    .I0(pwm_area_ccrs_6[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n741_56) 
);
defparam n741_s43.ALU_MODE=1;
  ALU n741_s44 (
    .SUM(n741_45_SUM),
    .COUT(n741_60),
    .I0(pwm_area_ccrs_6[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n741_58) 
);
defparam n741_s44.ALU_MODE=1;
  ALU n741_s45 (
    .SUM(n741_46_SUM),
    .COUT(n741_62),
    .I0(pwm_area_ccrs_6[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n741_60) 
);
defparam n741_s45.ALU_MODE=1;
  ALU n741_s46 (
    .SUM(n741_47_SUM),
    .COUT(n741_64),
    .I0(pwm_area_ccrs_6[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n741_62) 
);
defparam n741_s46.ALU_MODE=1;
  ALU n741_s47 (
    .SUM(n741_48_SUM),
    .COUT(n741_66),
    .I0(pwm_area_ccrs_6[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n741_64) 
);
defparam n741_s47.ALU_MODE=1;
  ALU n745_s32 (
    .SUM(n745_33_SUM),
    .COUT(n745_36),
    .I0(GND),
    .I1(pwm_area_counter[0]),
    .I3(GND),
    .CIN(pwm_area_ccrs_7[0]) 
);
defparam n745_s32.ALU_MODE=1;
  ALU n745_s33 (
    .SUM(n745_34_SUM),
    .COUT(n745_38),
    .I0(pwm_area_ccrs_7[1]),
    .I1(pwm_area_counter[1]),
    .I3(GND),
    .CIN(n745_36) 
);
defparam n745_s33.ALU_MODE=1;
  ALU n745_s34 (
    .SUM(n745_35_SUM),
    .COUT(n745_40),
    .I0(pwm_area_ccrs_7[2]),
    .I1(pwm_area_counter[2]),
    .I3(GND),
    .CIN(n745_38) 
);
defparam n745_s34.ALU_MODE=1;
  ALU n745_s35 (
    .SUM(n745_36_SUM),
    .COUT(n745_42),
    .I0(pwm_area_ccrs_7[3]),
    .I1(pwm_area_counter[3]),
    .I3(GND),
    .CIN(n745_40) 
);
defparam n745_s35.ALU_MODE=1;
  ALU n745_s36 (
    .SUM(n745_37_SUM),
    .COUT(n745_44),
    .I0(pwm_area_ccrs_7[4]),
    .I1(pwm_area_counter[4]),
    .I3(GND),
    .CIN(n745_42) 
);
defparam n745_s36.ALU_MODE=1;
  ALU n745_s37 (
    .SUM(n745_38_SUM),
    .COUT(n745_46),
    .I0(pwm_area_ccrs_7[5]),
    .I1(pwm_area_counter[5]),
    .I3(GND),
    .CIN(n745_44) 
);
defparam n745_s37.ALU_MODE=1;
  ALU n745_s38 (
    .SUM(n745_39_SUM),
    .COUT(n745_48),
    .I0(pwm_area_ccrs_7[6]),
    .I1(pwm_area_counter[6]),
    .I3(GND),
    .CIN(n745_46) 
);
defparam n745_s38.ALU_MODE=1;
  ALU n745_s39 (
    .SUM(n745_40_SUM),
    .COUT(n745_50),
    .I0(pwm_area_ccrs_7[7]),
    .I1(pwm_area_counter[7]),
    .I3(GND),
    .CIN(n745_48) 
);
defparam n745_s39.ALU_MODE=1;
  ALU n745_s40 (
    .SUM(n745_41_SUM),
    .COUT(n745_52),
    .I0(pwm_area_ccrs_7[8]),
    .I1(pwm_area_counter[8]),
    .I3(GND),
    .CIN(n745_50) 
);
defparam n745_s40.ALU_MODE=1;
  ALU n745_s41 (
    .SUM(n745_42_SUM),
    .COUT(n745_54),
    .I0(pwm_area_ccrs_7[9]),
    .I1(pwm_area_counter[9]),
    .I3(GND),
    .CIN(n745_52) 
);
defparam n745_s41.ALU_MODE=1;
  ALU n745_s42 (
    .SUM(n745_43_SUM),
    .COUT(n745_56),
    .I0(pwm_area_ccrs_7[10]),
    .I1(pwm_area_counter[10]),
    .I3(GND),
    .CIN(n745_54) 
);
defparam n745_s42.ALU_MODE=1;
  ALU n745_s43 (
    .SUM(n745_44_SUM),
    .COUT(n745_58),
    .I0(pwm_area_ccrs_7[11]),
    .I1(pwm_area_counter[11]),
    .I3(GND),
    .CIN(n745_56) 
);
defparam n745_s43.ALU_MODE=1;
  ALU n745_s44 (
    .SUM(n745_45_SUM),
    .COUT(n745_60),
    .I0(pwm_area_ccrs_7[12]),
    .I1(pwm_area_counter[12]),
    .I3(GND),
    .CIN(n745_58) 
);
defparam n745_s44.ALU_MODE=1;
  ALU n745_s45 (
    .SUM(n745_46_SUM),
    .COUT(n745_62),
    .I0(pwm_area_ccrs_7[13]),
    .I1(pwm_area_counter[13]),
    .I3(GND),
    .CIN(n745_60) 
);
defparam n745_s45.ALU_MODE=1;
  ALU n745_s46 (
    .SUM(n745_47_SUM),
    .COUT(n745_64),
    .I0(pwm_area_ccrs_7[14]),
    .I1(pwm_area_counter[14]),
    .I3(GND),
    .CIN(n745_62) 
);
defparam n745_s46.ALU_MODE=1;
  ALU n745_s47 (
    .SUM(n745_48_SUM),
    .COUT(n745_66),
    .I0(pwm_area_ccrs_7[15]),
    .I1(pwm_area_counter[15]),
    .I3(GND),
    .CIN(n745_64) 
);
defparam n745_s47.ALU_MODE=1;
  ALU n2733_s (
    .SUM(n2733_1),
    .COUT(n2733_2),
    .I0(pwm_area_timeout_area_counter[1]),
    .I1(pwm_area_timeout_area_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2733_s.ALU_MODE=0;
  ALU n2732_s (
    .SUM(n2732_1),
    .COUT(n2732_2),
    .I0(pwm_area_timeout_area_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n2733_2) 
);
defparam n2732_s.ALU_MODE=0;
  ALU n2731_s (
    .SUM(n2731_1),
    .COUT(n2731_2),
    .I0(pwm_area_timeout_area_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n2732_2) 
);
defparam n2731_s.ALU_MODE=0;
  ALU n2730_s (
    .SUM(n2730_1),
    .COUT(n2730_2),
    .I0(pwm_area_timeout_area_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n2731_2) 
);
defparam n2730_s.ALU_MODE=0;
  ALU n2729_s (
    .SUM(n2729_1),
    .COUT(n2729_2),
    .I0(pwm_area_timeout_area_counter[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n2730_2) 
);
defparam n2729_s.ALU_MODE=0;
  ALU n2728_s (
    .SUM(n2728_1),
    .COUT(n2728_2),
    .I0(pwm_area_timeout_area_counter[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n2729_2) 
);
defparam n2728_s.ALU_MODE=0;
  ALU n2727_s (
    .SUM(n2727_1),
    .COUT(n2727_2),
    .I0(pwm_area_timeout_area_counter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n2728_2) 
);
defparam n2727_s.ALU_MODE=0;
  ALU n2726_s (
    .SUM(n2726_1),
    .COUT(n2726_2),
    .I0(pwm_area_timeout_area_counter[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n2727_2) 
);
defparam n2726_s.ALU_MODE=0;
  ALU n2725_s (
    .SUM(n2725_1),
    .COUT(n2725_2),
    .I0(pwm_area_timeout_area_counter[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n2726_2) 
);
defparam n2725_s.ALU_MODE=0;
  ALU n2724_s (
    .SUM(n2724_1),
    .COUT(n2724_2),
    .I0(pwm_area_timeout_area_counter[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n2725_2) 
);
defparam n2724_s.ALU_MODE=0;
  ALU n2723_s (
    .SUM(n2723_1),
    .COUT(n2723_2),
    .I0(pwm_area_timeout_area_counter[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n2724_2) 
);
defparam n2723_s.ALU_MODE=0;
  ALU n2722_s (
    .SUM(n2722_1),
    .COUT(n2722_2),
    .I0(pwm_area_timeout_area_counter[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n2723_2) 
);
defparam n2722_s.ALU_MODE=0;
  ALU n2721_s (
    .SUM(n2721_1),
    .COUT(n2721_2),
    .I0(pwm_area_timeout_area_counter[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n2722_2) 
);
defparam n2721_s.ALU_MODE=0;
  ALU n2720_s (
    .SUM(n2720_1),
    .COUT(n2720_2),
    .I0(pwm_area_timeout_area_counter[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n2721_2) 
);
defparam n2720_s.ALU_MODE=0;
  ALU n2719_s (
    .SUM(n2719_1),
    .COUT(n2719_2),
    .I0(pwm_area_timeout_area_counter[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n2720_2) 
);
defparam n2719_s.ALU_MODE=0;
  ALU n2718_s (
    .SUM(n2718_1),
    .COUT(n2718_2),
    .I0(pwm_area_timeout_area_counter[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n2719_2) 
);
defparam n2718_s.ALU_MODE=0;
  ALU n2717_s (
    .SUM(n2717_1),
    .COUT(n2717_2),
    .I0(pwm_area_timeout_area_counter[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n2718_2) 
);
defparam n2717_s.ALU_MODE=0;
  ALU n2716_s (
    .SUM(n2716_1),
    .COUT(n2716_2),
    .I0(pwm_area_timeout_area_counter[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n2717_2) 
);
defparam n2716_s.ALU_MODE=0;
  ALU n2715_s (
    .SUM(n2715_1),
    .COUT(n2715_2),
    .I0(pwm_area_timeout_area_counter[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n2716_2) 
);
defparam n2715_s.ALU_MODE=0;
  ALU n2714_s (
    .SUM(n2714_1),
    .COUT(n2714_2),
    .I0(pwm_area_timeout_area_counter[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n2715_2) 
);
defparam n2714_s.ALU_MODE=0;
  ALU n2713_s (
    .SUM(n2713_1),
    .COUT(n2713_2),
    .I0(pwm_area_timeout_area_counter[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n2714_2) 
);
defparam n2713_s.ALU_MODE=0;
  ALU n2712_s (
    .SUM(n2712_1),
    .COUT(n2712_2),
    .I0(pwm_area_timeout_area_counter[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n2713_2) 
);
defparam n2712_s.ALU_MODE=0;
  ALU n2711_s (
    .SUM(n2711_1),
    .COUT(n2711_2),
    .I0(pwm_area_timeout_area_counter[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n2712_2) 
);
defparam n2711_s.ALU_MODE=0;
  ALU n2710_s (
    .SUM(n2710_1),
    .COUT(n2710_2),
    .I0(pwm_area_timeout_area_counter[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n2711_2) 
);
defparam n2710_s.ALU_MODE=0;
  ALU n2709_s (
    .SUM(n2709_1),
    .COUT(n2709_2),
    .I0(pwm_area_timeout_area_counter[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n2710_2) 
);
defparam n2709_s.ALU_MODE=0;
  ALU n2708_s (
    .SUM(n2708_1),
    .COUT(n2708_2),
    .I0(pwm_area_timeout_area_counter[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n2709_2) 
);
defparam n2708_s.ALU_MODE=0;
  ALU n2707_s (
    .SUM(n2707_1),
    .COUT(n2707_2),
    .I0(pwm_area_timeout_area_counter[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n2708_2) 
);
defparam n2707_s.ALU_MODE=0;
  ALU n2706_s (
    .SUM(n2706_1),
    .COUT(n2706_2),
    .I0(pwm_area_timeout_area_counter[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n2707_2) 
);
defparam n2706_s.ALU_MODE=0;
  ALU n2705_s (
    .SUM(n2705_1),
    .COUT(n2705_2),
    .I0(pwm_area_timeout_area_counter[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n2706_2) 
);
defparam n2705_s.ALU_MODE=0;
  ALU n2704_s (
    .SUM(n2704_1),
    .COUT(n2704_2),
    .I0(pwm_area_timeout_area_counter[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n2705_2) 
);
defparam n2704_s.ALU_MODE=0;
  ALU n2703_s (
    .SUM(n2703_1),
    .COUT(n2703_0_COUT),
    .I0(pwm_area_timeout_area_counter[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n2704_2) 
);
defparam n2703_s.ALU_MODE=0;
  ALU n604_s0 (
    .SUM(n604_1_SUM),
    .COUT(n604_3),
    .I0(pre_divicder_counter[0]),
    .I1(config_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n604_s0.ALU_MODE=3;
  ALU n605_s0 (
    .SUM(n605_1_SUM),
    .COUT(n605_3),
    .I0(pre_divicder_counter[1]),
    .I1(config_reg[1]),
    .I3(GND),
    .CIN(n604_3) 
);
defparam n605_s0.ALU_MODE=3;
  ALU n606_s0 (
    .SUM(n606_1_SUM),
    .COUT(n606_3),
    .I0(pre_divicder_counter[2]),
    .I1(config_reg[2]),
    .I3(GND),
    .CIN(n605_3) 
);
defparam n606_s0.ALU_MODE=3;
  ALU n607_s0 (
    .SUM(n607_1_SUM),
    .COUT(n607_3),
    .I0(pre_divicder_counter[3]),
    .I1(config_reg[3]),
    .I3(GND),
    .CIN(n606_3) 
);
defparam n607_s0.ALU_MODE=3;
  ALU n608_s0 (
    .SUM(n608_1_SUM),
    .COUT(n608_3),
    .I0(pre_divicder_counter[4]),
    .I1(config_reg[4]),
    .I3(GND),
    .CIN(n607_3) 
);
defparam n608_s0.ALU_MODE=3;
  ALU n649_s0 (
    .SUM(n649_1_SUM),
    .COUT(n649_3),
    .I0(pwm_area_timeout_area_counter[0]),
    .I1(pwm_area_timeout_area_cnt_max_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n649_s0.ALU_MODE=3;
  ALU n650_s0 (
    .SUM(n650_1_SUM),
    .COUT(n650_3),
    .I0(pwm_area_timeout_area_counter[1]),
    .I1(pwm_area_timeout_area_cnt_max_0[1]),
    .I3(GND),
    .CIN(n649_3) 
);
defparam n650_s0.ALU_MODE=3;
  ALU n651_s0 (
    .SUM(n651_1_SUM),
    .COUT(n651_3),
    .I0(pwm_area_timeout_area_counter[2]),
    .I1(pwm_area_timeout_area_cnt_max_0[2]),
    .I3(GND),
    .CIN(n650_3) 
);
defparam n651_s0.ALU_MODE=3;
  ALU n652_s0 (
    .SUM(n652_1_SUM),
    .COUT(n652_3),
    .I0(pwm_area_timeout_area_counter[3]),
    .I1(pwm_area_timeout_area_cnt_max_0[3]),
    .I3(GND),
    .CIN(n651_3) 
);
defparam n652_s0.ALU_MODE=3;
  ALU n653_s0 (
    .SUM(n653_1_SUM),
    .COUT(n653_3),
    .I0(pwm_area_timeout_area_counter[4]),
    .I1(pwm_area_timeout_area_cnt_max_0[4]),
    .I3(GND),
    .CIN(n652_3) 
);
defparam n653_s0.ALU_MODE=3;
  ALU n654_s0 (
    .SUM(n654_1_SUM),
    .COUT(n654_3),
    .I0(pwm_area_timeout_area_counter[5]),
    .I1(pwm_area_timeout_area_cnt_max_0[5]),
    .I3(GND),
    .CIN(n653_3) 
);
defparam n654_s0.ALU_MODE=3;
  ALU n655_s0 (
    .SUM(n655_1_SUM),
    .COUT(n655_3),
    .I0(pwm_area_timeout_area_counter[6]),
    .I1(pwm_area_timeout_area_cnt_max_0[6]),
    .I3(GND),
    .CIN(n654_3) 
);
defparam n655_s0.ALU_MODE=3;
  ALU n656_s0 (
    .SUM(n656_1_SUM),
    .COUT(n656_3),
    .I0(pwm_area_timeout_area_counter[7]),
    .I1(pwm_area_timeout_area_cnt_max_0[7]),
    .I3(GND),
    .CIN(n655_3) 
);
defparam n656_s0.ALU_MODE=3;
  ALU n657_s0 (
    .SUM(n657_1_SUM),
    .COUT(n657_3),
    .I0(pwm_area_timeout_area_counter[8]),
    .I1(pwm_area_timeout_area_cnt_max_0[8]),
    .I3(GND),
    .CIN(n656_3) 
);
defparam n657_s0.ALU_MODE=3;
  ALU n658_s0 (
    .SUM(n658_1_SUM),
    .COUT(n658_3),
    .I0(pwm_area_timeout_area_counter[9]),
    .I1(pwm_area_timeout_area_cnt_max_0[9]),
    .I3(GND),
    .CIN(n657_3) 
);
defparam n658_s0.ALU_MODE=3;
  ALU n659_s0 (
    .SUM(n659_1_SUM),
    .COUT(n659_3),
    .I0(pwm_area_timeout_area_counter[10]),
    .I1(pwm_area_timeout_area_cnt_max_0[10]),
    .I3(GND),
    .CIN(n658_3) 
);
defparam n659_s0.ALU_MODE=3;
  ALU n660_s0 (
    .SUM(n660_1_SUM),
    .COUT(n660_3),
    .I0(pwm_area_timeout_area_counter[11]),
    .I1(pwm_area_timeout_area_cnt_max_0[11]),
    .I3(GND),
    .CIN(n659_3) 
);
defparam n660_s0.ALU_MODE=3;
  ALU n661_s0 (
    .SUM(n661_1_SUM),
    .COUT(n661_3),
    .I0(pwm_area_timeout_area_counter[12]),
    .I1(pwm_area_timeout_area_cnt_max_0[12]),
    .I3(GND),
    .CIN(n660_3) 
);
defparam n661_s0.ALU_MODE=3;
  ALU n662_s0 (
    .SUM(n662_1_SUM),
    .COUT(n662_3),
    .I0(pwm_area_timeout_area_counter[13]),
    .I1(pwm_area_timeout_area_cnt_max_0[13]),
    .I3(GND),
    .CIN(n661_3) 
);
defparam n662_s0.ALU_MODE=3;
  ALU n663_s0 (
    .SUM(n663_1_SUM),
    .COUT(n663_3),
    .I0(pwm_area_timeout_area_counter[14]),
    .I1(pwm_area_timeout_area_cnt_max_0[14]),
    .I3(GND),
    .CIN(n662_3) 
);
defparam n663_s0.ALU_MODE=3;
  ALU n664_s0 (
    .SUM(n664_1_SUM),
    .COUT(n664_3),
    .I0(pwm_area_timeout_area_counter[15]),
    .I1(pwm_area_timeout_area_cnt_max_0[15]),
    .I3(GND),
    .CIN(n663_3) 
);
defparam n664_s0.ALU_MODE=3;
  ALU n665_s0 (
    .SUM(n665_1_SUM),
    .COUT(n665_3),
    .I0(pwm_area_timeout_area_counter[16]),
    .I1(pwm_area_timeout_area_cnt_max_1[0]),
    .I3(GND),
    .CIN(n664_3) 
);
defparam n665_s0.ALU_MODE=3;
  ALU n666_s0 (
    .SUM(n666_1_SUM),
    .COUT(n666_3),
    .I0(pwm_area_timeout_area_counter[17]),
    .I1(pwm_area_timeout_area_cnt_max_1[1]),
    .I3(GND),
    .CIN(n665_3) 
);
defparam n666_s0.ALU_MODE=3;
  ALU n667_s0 (
    .SUM(n667_1_SUM),
    .COUT(n667_3),
    .I0(pwm_area_timeout_area_counter[18]),
    .I1(pwm_area_timeout_area_cnt_max_1[2]),
    .I3(GND),
    .CIN(n666_3) 
);
defparam n667_s0.ALU_MODE=3;
  ALU n668_s0 (
    .SUM(n668_1_SUM),
    .COUT(n668_3),
    .I0(pwm_area_timeout_area_counter[19]),
    .I1(pwm_area_timeout_area_cnt_max_1[3]),
    .I3(GND),
    .CIN(n667_3) 
);
defparam n668_s0.ALU_MODE=3;
  ALU n669_s0 (
    .SUM(n669_1_SUM),
    .COUT(n669_3),
    .I0(pwm_area_timeout_area_counter[20]),
    .I1(pwm_area_timeout_area_cnt_max_1[4]),
    .I3(GND),
    .CIN(n668_3) 
);
defparam n669_s0.ALU_MODE=3;
  ALU n670_s0 (
    .SUM(n670_1_SUM),
    .COUT(n670_3),
    .I0(pwm_area_timeout_area_counter[21]),
    .I1(pwm_area_timeout_area_cnt_max_1[5]),
    .I3(GND),
    .CIN(n669_3) 
);
defparam n670_s0.ALU_MODE=3;
  ALU n671_s0 (
    .SUM(n671_1_SUM),
    .COUT(n671_3),
    .I0(pwm_area_timeout_area_counter[22]),
    .I1(pwm_area_timeout_area_cnt_max_1[6]),
    .I3(GND),
    .CIN(n670_3) 
);
defparam n671_s0.ALU_MODE=3;
  ALU n672_s0 (
    .SUM(n672_1_SUM),
    .COUT(n672_3),
    .I0(pwm_area_timeout_area_counter[23]),
    .I1(pwm_area_timeout_area_cnt_max_1[7]),
    .I3(GND),
    .CIN(n671_3) 
);
defparam n672_s0.ALU_MODE=3;
  ALU n673_s0 (
    .SUM(n673_1_SUM),
    .COUT(n673_3),
    .I0(pwm_area_timeout_area_counter[24]),
    .I1(pwm_area_timeout_area_cnt_max_1[8]),
    .I3(GND),
    .CIN(n672_3) 
);
defparam n673_s0.ALU_MODE=3;
  ALU n674_s0 (
    .SUM(n674_1_SUM),
    .COUT(n674_3),
    .I0(pwm_area_timeout_area_counter[25]),
    .I1(pwm_area_timeout_area_cnt_max_1[9]),
    .I3(GND),
    .CIN(n673_3) 
);
defparam n674_s0.ALU_MODE=3;
  ALU n675_s0 (
    .SUM(n675_1_SUM),
    .COUT(n675_3),
    .I0(pwm_area_timeout_area_counter[26]),
    .I1(pwm_area_timeout_area_cnt_max_1[10]),
    .I3(GND),
    .CIN(n674_3) 
);
defparam n675_s0.ALU_MODE=3;
  ALU n676_s0 (
    .SUM(n676_1_SUM),
    .COUT(n676_3),
    .I0(pwm_area_timeout_area_counter[27]),
    .I1(pwm_area_timeout_area_cnt_max_1[11]),
    .I3(GND),
    .CIN(n675_3) 
);
defparam n676_s0.ALU_MODE=3;
  ALU n677_s0 (
    .SUM(n677_1_SUM),
    .COUT(n677_3),
    .I0(pwm_area_timeout_area_counter[28]),
    .I1(pwm_area_timeout_area_cnt_max_1[12]),
    .I3(GND),
    .CIN(n676_3) 
);
defparam n677_s0.ALU_MODE=3;
  ALU n678_s0 (
    .SUM(n678_1_SUM),
    .COUT(n678_3),
    .I0(pwm_area_timeout_area_counter[29]),
    .I1(pwm_area_timeout_area_cnt_max_1[13]),
    .I3(GND),
    .CIN(n677_3) 
);
defparam n678_s0.ALU_MODE=3;
  ALU n679_s0 (
    .SUM(n679_1_SUM),
    .COUT(n679_3),
    .I0(pwm_area_timeout_area_counter[30]),
    .I1(pwm_area_timeout_area_cnt_max_1[14]),
    .I3(GND),
    .CIN(n678_3) 
);
defparam n679_s0.ALU_MODE=3;
  ALU n680_s0 (
    .SUM(n680_1_SUM),
    .COUT(n680_3),
    .I0(pwm_area_timeout_area_counter[31]),
    .I1(pwm_area_timeout_area_cnt_max_1[15]),
    .I3(GND),
    .CIN(n679_3) 
);
defparam n680_s0.ALU_MODE=3;
  ALU n682_s0 (
    .SUM(n682_1_SUM),
    .COUT(n682_3),
    .I0(pwm_area_counter[0]),
    .I1(pwm_area_period[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n682_s0.ALU_MODE=3;
  ALU n683_s0 (
    .SUM(n683_1_SUM),
    .COUT(n683_3),
    .I0(pwm_area_counter[1]),
    .I1(pwm_area_period[1]),
    .I3(GND),
    .CIN(n682_3) 
);
defparam n683_s0.ALU_MODE=3;
  ALU n684_s0 (
    .SUM(n684_1_SUM),
    .COUT(n684_3),
    .I0(pwm_area_counter[2]),
    .I1(pwm_area_period[2]),
    .I3(GND),
    .CIN(n683_3) 
);
defparam n684_s0.ALU_MODE=3;
  ALU n685_s0 (
    .SUM(n685_1_SUM),
    .COUT(n685_3),
    .I0(pwm_area_counter[3]),
    .I1(pwm_area_period[3]),
    .I3(GND),
    .CIN(n684_3) 
);
defparam n685_s0.ALU_MODE=3;
  ALU n686_s0 (
    .SUM(n686_1_SUM),
    .COUT(n686_3),
    .I0(pwm_area_counter[4]),
    .I1(pwm_area_period[4]),
    .I3(GND),
    .CIN(n685_3) 
);
defparam n686_s0.ALU_MODE=3;
  ALU n687_s0 (
    .SUM(n687_1_SUM),
    .COUT(n687_3),
    .I0(pwm_area_counter[5]),
    .I1(pwm_area_period[5]),
    .I3(GND),
    .CIN(n686_3) 
);
defparam n687_s0.ALU_MODE=3;
  ALU n688_s0 (
    .SUM(n688_1_SUM),
    .COUT(n688_3),
    .I0(pwm_area_counter[6]),
    .I1(pwm_area_period[6]),
    .I3(GND),
    .CIN(n687_3) 
);
defparam n688_s0.ALU_MODE=3;
  ALU n689_s0 (
    .SUM(n689_1_SUM),
    .COUT(n689_3),
    .I0(pwm_area_counter[7]),
    .I1(pwm_area_period[7]),
    .I3(GND),
    .CIN(n688_3) 
);
defparam n689_s0.ALU_MODE=3;
  ALU n690_s0 (
    .SUM(n690_1_SUM),
    .COUT(n690_3),
    .I0(pwm_area_counter[8]),
    .I1(pwm_area_period[8]),
    .I3(GND),
    .CIN(n689_3) 
);
defparam n690_s0.ALU_MODE=3;
  ALU n691_s0 (
    .SUM(n691_1_SUM),
    .COUT(n691_3),
    .I0(pwm_area_counter[9]),
    .I1(pwm_area_period[9]),
    .I3(GND),
    .CIN(n690_3) 
);
defparam n691_s0.ALU_MODE=3;
  ALU n692_s0 (
    .SUM(n692_1_SUM),
    .COUT(n692_3),
    .I0(pwm_area_counter[10]),
    .I1(pwm_area_period[10]),
    .I3(GND),
    .CIN(n691_3) 
);
defparam n692_s0.ALU_MODE=3;
  ALU n693_s0 (
    .SUM(n693_1_SUM),
    .COUT(n693_3),
    .I0(pwm_area_counter[11]),
    .I1(pwm_area_period[11]),
    .I3(GND),
    .CIN(n692_3) 
);
defparam n693_s0.ALU_MODE=3;
  ALU n694_s0 (
    .SUM(n694_1_SUM),
    .COUT(n694_3),
    .I0(pwm_area_counter[12]),
    .I1(pwm_area_period[12]),
    .I3(GND),
    .CIN(n693_3) 
);
defparam n694_s0.ALU_MODE=3;
  ALU n695_s0 (
    .SUM(n695_1_SUM),
    .COUT(n695_3),
    .I0(pwm_area_counter[13]),
    .I1(pwm_area_period[13]),
    .I3(GND),
    .CIN(n694_3) 
);
defparam n695_s0.ALU_MODE=3;
  ALU n696_s0 (
    .SUM(n696_1_SUM),
    .COUT(n696_3),
    .I0(pwm_area_counter[14]),
    .I1(pwm_area_period[14]),
    .I3(GND),
    .CIN(n695_3) 
);
defparam n696_s0.ALU_MODE=3;
  ALU n697_s0 (
    .SUM(n697_1_SUM),
    .COUT(n697_3),
    .I0(pwm_area_counter[15]),
    .I1(pwm_area_period[15]),
    .I3(GND),
    .CIN(n696_3) 
);
defparam n697_s0.ALU_MODE=3;
  ALU n699_s0 (
    .SUM(n699_1_SUM),
    .COUT(n699_3),
    .I0(pwm_area_period_buf[0]),
    .I1(pwm_area_period[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n699_s0.ALU_MODE=3;
  ALU n700_s0 (
    .SUM(n700_1_SUM),
    .COUT(n700_3),
    .I0(pwm_area_period_buf[1]),
    .I1(pwm_area_period[1]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n700_s0.ALU_MODE=3;
  ALU n701_s0 (
    .SUM(n701_1_SUM),
    .COUT(n701_3),
    .I0(pwm_area_period_buf[2]),
    .I1(pwm_area_period[2]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n701_s0.ALU_MODE=3;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(pwm_area_period_buf[3]),
    .I1(pwm_area_period[3]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(pwm_area_period_buf[4]),
    .I1(pwm_area_period[4]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(pwm_area_period_buf[5]),
    .I1(pwm_area_period[5]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(pwm_area_period_buf[6]),
    .I1(pwm_area_period[6]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(pwm_area_period_buf[7]),
    .I1(pwm_area_period[7]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(pwm_area_period_buf[8]),
    .I1(pwm_area_period[8]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(pwm_area_period_buf[9]),
    .I1(pwm_area_period[9]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(pwm_area_period_buf[10]),
    .I1(pwm_area_period[10]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n710_s0 (
    .SUM(n710_1_SUM),
    .COUT(n710_3),
    .I0(pwm_area_period_buf[11]),
    .I1(pwm_area_period[11]),
    .I3(GND),
    .CIN(n709_3) 
);
defparam n710_s0.ALU_MODE=3;
  ALU n711_s0 (
    .SUM(n711_1_SUM),
    .COUT(n711_3),
    .I0(pwm_area_period_buf[12]),
    .I1(pwm_area_period[12]),
    .I3(GND),
    .CIN(n710_3) 
);
defparam n711_s0.ALU_MODE=3;
  ALU n712_s0 (
    .SUM(n712_1_SUM),
    .COUT(n712_3),
    .I0(pwm_area_period_buf[13]),
    .I1(pwm_area_period[13]),
    .I3(GND),
    .CIN(n711_3) 
);
defparam n712_s0.ALU_MODE=3;
  ALU n713_s0 (
    .SUM(n713_1_SUM),
    .COUT(n713_3),
    .I0(pwm_area_period_buf[14]),
    .I1(pwm_area_period[14]),
    .I3(GND),
    .CIN(n712_3) 
);
defparam n713_s0.ALU_MODE=3;
  ALU n714_s0 (
    .SUM(n714_1_SUM),
    .COUT(n715_2),
    .I0(pwm_area_period_buf[15]),
    .I1(pwm_area_period[15]),
    .I3(GND),
    .CIN(n713_3) 
);
defparam n714_s0.ALU_MODE=3;
  INV n1432_s2 (
    .O(n1432_6),
    .I(resetn_d) 
);
  INV n1495_s2 (
    .O(n1495_5),
    .I(apb_operate_area_operating_4) 
);
  INV n2734_s2 (
    .O(n2734_6),
    .I(pwm_area_timeout_area_counter[0]) 
);
  INV when_MyTopLevel_l104_s2 (
    .O(when_MyTopLevel_l104_7),
    .I(n608_3) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* PWM */
module BufferCC (
  clk_osc,
  n1432_6,
  i2c_scl_in,
  io_i2c_scl_read_buffercc_io_dataOut
)
;
input clk_osc;
input n1432_6;
input i2c_scl_in;
output io_i2c_scl_read_buffercc_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(io_i2c_scl_read_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(i2c_scl_in),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC */
module BufferCC_0 (
  clk_osc,
  n1432_6,
  i2c_sda_in,
  io_i2c_sda_read_buffercc_io_dataOut
)
;
input clk_osc;
input n1432_6;
input i2c_sda_in;
output io_i2c_sda_read_buffercc_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(io_i2c_sda_read_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(i2c_sda_in),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_0 */
module I2cSlave (
  clk_osc,
  n1432_6,
  i2cCtrl_io_bus_rsp_valid,
  n200_3,
  i2cCtrl_io_bus_rsp_enable_6,
  i2cCtrl_io_bus_rsp_data,
  bridge_interruptCtrl_start_flag_9,
  i2cCtrl_io_bus_rsp_valid_4,
  i2cCtrl_io_bus_rsp_valid_5,
  bridge_wasntAck,
  i2c_scl_in,
  i2c_sda_in,
  _zz_io_config_samplingClockDivider_0,
  _zz_io_config_samplingClockDivider_1,
  _zz_io_config_samplingClockDivider_2,
  _zz_io_config_samplingClockDivider_3,
  _zz_io_config_samplingClockDivider_4,
  _zz_io_config_samplingClockDivider_5,
  _zz_io_config_samplingClockDivider_6,
  _zz_io_config_samplingClockDivider_7,
  _zz_io_config_samplingClockDivider_9,
  _zz_io_config_tsuData,
  _zz_io_config_timeout_0,
  _zz_io_config_timeout_1,
  _zz_io_config_timeout_2,
  _zz_io_config_timeout_3,
  _zz_io_config_timeout_4,
  _zz_io_config_timeout_5,
  _zz_io_config_timeout_6,
  _zz_io_config_timeout_7,
  _zz_io_config_timeout_9,
  _zz_io_config_timeout_14,
  _zz_io_config_timeout_15,
  _zz_io_config_timeout_19,
  i2cCtrl_io_bus_cmd_data,
  filter_scl,
  filter_scl_regNext,
  filter_sda_regNext,
  ctrl_rspBufferIn_rValid,
  ctrl_inFrame,
  ctrl_inFrameData,
  when_I2CSlave_l239,
  n212_6,
  i2cCtrl_io_i2c_scl_write,
  i2cCtrl_io_i2c_sda_write,
  n235_5,
  n244_4,
  n212_7
)
;
input clk_osc;
input n1432_6;
input i2cCtrl_io_bus_rsp_valid;
input n200_3;
input i2cCtrl_io_bus_rsp_enable_6;
input i2cCtrl_io_bus_rsp_data;
input bridge_interruptCtrl_start_flag_9;
input i2cCtrl_io_bus_rsp_valid_4;
input i2cCtrl_io_bus_rsp_valid_5;
input bridge_wasntAck;
input i2c_scl_in;
input i2c_sda_in;
input _zz_io_config_samplingClockDivider_0;
input _zz_io_config_samplingClockDivider_1;
input _zz_io_config_samplingClockDivider_2;
input _zz_io_config_samplingClockDivider_3;
input _zz_io_config_samplingClockDivider_4;
input _zz_io_config_samplingClockDivider_5;
input _zz_io_config_samplingClockDivider_6;
input _zz_io_config_samplingClockDivider_7;
input _zz_io_config_samplingClockDivider_9;
input [5:0] _zz_io_config_tsuData;
input _zz_io_config_timeout_0;
input _zz_io_config_timeout_1;
input _zz_io_config_timeout_2;
input _zz_io_config_timeout_3;
input _zz_io_config_timeout_4;
input _zz_io_config_timeout_5;
input _zz_io_config_timeout_6;
input _zz_io_config_timeout_7;
input _zz_io_config_timeout_9;
input _zz_io_config_timeout_14;
input _zz_io_config_timeout_15;
input _zz_io_config_timeout_19;
output i2cCtrl_io_bus_cmd_data;
output filter_scl;
output filter_scl_regNext;
output filter_sda_regNext;
output ctrl_rspBufferIn_rValid;
output ctrl_inFrame;
output ctrl_inFrameData;
output when_I2CSlave_l239;
output n212_6;
output i2cCtrl_io_i2c_scl_write;
output i2cCtrl_io_i2c_sda_write;
output n235_5;
output n244_4;
output n212_7;
wire n365_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n366_3;
wire n197_3;
wire n198_3;
wire n199_3;
wire n200_3_0;
wire n201_3;
wire n202_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n239_3;
wire n240_3;
wire n241_3;
wire n242_3;
wire n243_3;
wire n244_3;
wire n245_3;
wire n246_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire ctrl_inFrameData_8;
wire filter_timer_tick_4;
wire n365_4;
wire n174_4;
wire n175_4;
wire n176_4;
wire n179_4;
wire n366_4;
wire n197_4;
wire n197_5;
wire n200_4;
wire n235_4;
wire n236_4;
wire n237_4;
wire n238_4;
wire n240_4;
wire n242_4;
wire n243_4;
wire n245_4;
wire n246_4;
wire n248_4;
wire n249_4;
wire n250_4;
wire n252_4;
wire tsuData_counter_5_9;
wire ctrl_inFrameData_9;
wire n212_8;
wire i2cCtrl_io_i2c_scl_write_4;
wire i2cCtrl_io_i2c_sda_write_4;
wire n237_5;
wire n241_5;
wire n244_5;
wire n244_6;
wire n212_9;
wire n212_10;
wire n235_8;
wire n241_7;
wire n247_6;
wire n251_6;
wire tsuData_counter_5_11;
wire filter_timer_tick;
wire n178_6;
wire n177_6;
wire n199_6;
wire n198_6;
wire n239_6;
wire n211_8;
wire ctrl_inFrame_10;
wire _zz_filter_sampler_sclSamples_2;
wire _zz_filter_sampler_sdaSamples_1;
wire _zz_filter_sampler_sdaSamples_2;
wire ctrl_rspBufferIn_rData_enable;
wire ctrl_rspBufferIn_rData_data;
wire _zz_filter_sampler_sclSamples_1;
wire io_i2c_scl_read_buffercc_io_dataOut;
wire io_i2c_sda_read_buffercc_io_dataOut;
wire [9:0] filter_timer_counter;
wire [19:0] timeout_counter;
wire [5:0] tsuData_counter;
wire VCC;
wire GND;
  LUT2 n365_s0 (
    .F(n365_3),
    .I0(n365_4),
    .I1(filter_timer_tick) 
);
defparam n365_s0.INIT=4'h4;
  LUT4 when_I2CSlave_l239_s0 (
    .F(when_I2CSlave_l239),
    .I0(filter_scl),
    .I1(filter_scl_regNext),
    .I2(ctrl_inFrame),
    .I3(ctrl_rspBufferIn_rValid) 
);
defparam when_I2CSlave_l239_s0.INIT=16'h40FF;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(_zz_io_config_samplingClockDivider_9),
    .I1(filter_timer_counter[8]),
    .I2(filter_timer_tick_4),
    .I3(filter_timer_counter[9]) 
);
defparam n172_s0.INIT=16'hCF20;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(_zz_io_config_samplingClockDivider_9),
    .I1(filter_timer_counter[9]),
    .I2(filter_timer_counter[8]),
    .I3(filter_timer_tick_4) 
);
defparam n173_s0.INIT=16'h0EF0;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(_zz_io_config_samplingClockDivider_7),
    .I1(filter_timer_tick),
    .I2(n174_4),
    .I3(filter_timer_counter[7]) 
);
defparam n174_s0.INIT=16'h0BB0;
  LUT3 n175_s0 (
    .F(n175_3),
    .I0(filter_timer_tick),
    .I1(_zz_io_config_samplingClockDivider_6),
    .I2(n175_4) 
);
defparam n175_s0.INIT=8'hD0;
  LUT3 n176_s0 (
    .F(n176_3),
    .I0(filter_timer_tick),
    .I1(_zz_io_config_samplingClockDivider_5),
    .I2(n176_4) 
);
defparam n176_s0.INIT=8'hD0;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(_zz_io_config_samplingClockDivider_4),
    .I1(filter_timer_tick),
    .I2(n177_6),
    .I3(filter_timer_counter[4]) 
);
defparam n177_s0.INIT=16'h0BB0;
  LUT3 n178_s0 (
    .F(n178_3),
    .I0(n178_6),
    .I1(_zz_io_config_samplingClockDivider_3),
    .I2(filter_timer_tick) 
);
defparam n178_s0.INIT=8'hCA;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(_zz_io_config_samplingClockDivider_2),
    .I1(filter_timer_counter[2]),
    .I2(n179_4),
    .I3(filter_timer_tick) 
);
defparam n179_s0.INIT=16'hAA3C;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(_zz_io_config_samplingClockDivider_1),
    .I1(filter_timer_tick),
    .I2(filter_timer_counter[0]),
    .I3(filter_timer_counter[1]) 
);
defparam n180_s0.INIT=16'hB00B;
  LUT3 n181_s0 (
    .F(n181_3),
    .I0(filter_timer_tick),
    .I1(_zz_io_config_samplingClockDivider_0),
    .I2(filter_timer_counter[0]) 
);
defparam n181_s0.INIT=8'h0D;
  LUT2 n366_s0 (
    .F(n366_3),
    .I0(n366_4),
    .I1(filter_timer_tick) 
);
defparam n366_s0.INIT=4'h4;
  LUT3 n197_s0 (
    .F(n197_3),
    .I0(n197_4),
    .I1(_zz_io_config_tsuData[5]),
    .I2(n197_5) 
);
defparam n197_s0.INIT=8'hCA;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(_zz_io_config_tsuData[4]),
    .I1(tsuData_counter[4]),
    .I2(n198_6),
    .I3(n197_5) 
);
defparam n198_s0.INIT=16'hAA3C;
  LUT3 n199_s0 (
    .F(n199_3),
    .I0(n199_6),
    .I1(_zz_io_config_tsuData[3]),
    .I2(n197_5) 
);
defparam n199_s0.INIT=8'hCA;
  LUT4 n200_s0 (
    .F(n200_3_0),
    .I0(_zz_io_config_tsuData[2]),
    .I1(tsuData_counter[2]),
    .I2(n200_4),
    .I3(n197_5) 
);
defparam n200_s0.INIT=16'hAA3C;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(_zz_io_config_tsuData[1]),
    .I1(tsuData_counter[1]),
    .I2(tsuData_counter[0]),
    .I3(n197_5) 
);
defparam n201_s0.INIT=16'hAAC3;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(_zz_io_config_tsuData[0]),
    .I1(tsuData_counter[0]),
    .I2(n197_5) 
);
defparam n202_s0.INIT=8'hA3;
  LUT3 n235_s0 (
    .F(n235_3),
    .I0(n235_4),
    .I1(_zz_io_config_timeout_19),
    .I2(n235_5) 
);
defparam n235_s0.INIT=8'hAC;
  LUT3 n236_s0 (
    .F(n236_3),
    .I0(n236_4),
    .I1(_zz_io_config_timeout_19),
    .I2(n235_5) 
);
defparam n236_s0.INIT=8'hAC;
  LUT4 n237_s0 (
    .F(n237_3),
    .I0(_zz_io_config_timeout_19),
    .I1(timeout_counter[17]),
    .I2(n237_4),
    .I3(n235_5) 
);
defparam n237_s0.INIT=16'h3CAA;
  LUT3 n238_s0 (
    .F(n238_3),
    .I0(n238_4),
    .I1(_zz_io_config_timeout_19),
    .I2(n235_5) 
);
defparam n238_s0.INIT=8'hAC;
  LUT3 n239_s0 (
    .F(n239_3),
    .I0(n239_6),
    .I1(_zz_io_config_timeout_15),
    .I2(n235_5) 
);
defparam n239_s0.INIT=8'hAC;
  LUT3 n240_s0 (
    .F(n240_3),
    .I0(n240_4),
    .I1(_zz_io_config_timeout_14),
    .I2(n235_5) 
);
defparam n240_s0.INIT=8'hAC;
  LUT4 n241_s0 (
    .F(n241_3),
    .I0(_zz_io_config_timeout_14),
    .I1(timeout_counter[13]),
    .I2(n241_7),
    .I3(n235_5) 
);
defparam n241_s0.INIT=16'h3CAA;
  LUT3 n242_s0 (
    .F(n242_3),
    .I0(n242_4),
    .I1(_zz_io_config_timeout_14),
    .I2(n235_5) 
);
defparam n242_s0.INIT=8'hAC;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(n243_4),
    .I1(_zz_io_config_timeout_14),
    .I2(n235_5) 
);
defparam n243_s0.INIT=8'hAC;
  LUT4 n244_s0 (
    .F(n244_3),
    .I0(_zz_io_config_timeout_14),
    .I1(timeout_counter[10]),
    .I2(n244_4),
    .I3(n235_5) 
);
defparam n244_s0.INIT=16'h3CAA;
  LUT3 n245_s0 (
    .F(n245_3),
    .I0(n245_4),
    .I1(_zz_io_config_timeout_9),
    .I2(n235_5) 
);
defparam n245_s0.INIT=8'hAC;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(n246_4),
    .I1(_zz_io_config_timeout_9),
    .I2(n235_5) 
);
defparam n246_s0.INIT=8'hAC;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(_zz_io_config_timeout_7),
    .I1(timeout_counter[7]),
    .I2(n247_6),
    .I3(n235_5) 
);
defparam n247_s0.INIT=16'h3CAA;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(n248_4),
    .I1(_zz_io_config_timeout_6),
    .I2(n235_5) 
);
defparam n248_s0.INIT=8'hAC;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(_zz_io_config_timeout_5),
    .I2(n235_5) 
);
defparam n249_s0.INIT=8'hAC;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(_zz_io_config_timeout_4),
    .I1(timeout_counter[4]),
    .I2(n250_4),
    .I3(n235_5) 
);
defparam n250_s0.INIT=16'h3CAA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n251_6),
    .I1(_zz_io_config_timeout_3),
    .I2(n235_5) 
);
defparam n251_s0.INIT=8'hAC;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(_zz_io_config_timeout_2),
    .I1(timeout_counter[2]),
    .I2(n252_4),
    .I3(n235_5) 
);
defparam n252_s0.INIT=16'h3CAA;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(_zz_io_config_timeout_1),
    .I1(timeout_counter[1]),
    .I2(timeout_counter[0]),
    .I3(n235_5) 
);
defparam n253_s0.INIT=16'hC3AA;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(_zz_io_config_timeout_0),
    .I1(timeout_counter[0]),
    .I2(n235_5) 
);
defparam n254_s0.INIT=8'h3A;
  LUT3 ctrl_inFrameData_s3 (
    .F(ctrl_inFrameData_8),
    .I0(bridge_interruptCtrl_start_flag_9),
    .I1(ctrl_inFrameData_9),
    .I2(n212_6) 
);
defparam ctrl_inFrameData_s3.INIT=8'hEF;
  LUT4 n212_s2 (
    .F(n212_6),
    .I0(n235_5),
    .I1(n212_7),
    .I2(n244_4),
    .I3(n212_8) 
);
defparam n212_s2.INIT=16'h007F;
  LUT4 i2cCtrl_io_i2c_scl_write_s (
    .F(i2cCtrl_io_i2c_scl_write),
    .I0(tsuData_counter_5_9),
    .I1(i2cCtrl_io_i2c_scl_write_4),
    .I2(ctrl_inFrameData),
    .I3(n197_5) 
);
defparam i2cCtrl_io_i2c_scl_write_s.INIT=16'h00EF;
  LUT3 i2cCtrl_io_i2c_sda_write_s (
    .F(i2cCtrl_io_i2c_sda_write),
    .I0(n197_5),
    .I1(i2cCtrl_io_i2c_scl_write_4),
    .I2(i2cCtrl_io_i2c_sda_write_4) 
);
defparam i2cCtrl_io_i2c_sda_write_s.INIT=8'hEF;
  LUT2 filter_timer_tick_s1 (
    .F(filter_timer_tick_4),
    .I0(filter_timer_counter[7]),
    .I1(n174_4) 
);
defparam filter_timer_tick_s1.INIT=4'h4;
  LUT4 n365_s1 (
    .F(n365_4),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(io_i2c_sda_read_buffercc_io_dataOut),
    .I2(_zz_filter_sampler_sdaSamples_1),
    .I3(_zz_filter_sampler_sdaSamples_2) 
);
defparam n365_s1.INIT=16'hBFFD;
  LUT4 n174_s1 (
    .F(n174_4),
    .I0(filter_timer_counter[4]),
    .I1(filter_timer_counter[5]),
    .I2(filter_timer_counter[6]),
    .I3(n177_6) 
);
defparam n174_s1.INIT=16'h0100;
  LUT4 n175_s1 (
    .F(n175_4),
    .I0(filter_timer_counter[4]),
    .I1(filter_timer_counter[5]),
    .I2(n177_6),
    .I3(filter_timer_counter[6]) 
);
defparam n175_s1.INIT=16'hEF10;
  LUT3 n176_s1 (
    .F(n176_4),
    .I0(filter_timer_counter[4]),
    .I1(n177_6),
    .I2(filter_timer_counter[5]) 
);
defparam n176_s1.INIT=8'hB4;
  LUT2 n179_s1 (
    .F(n179_4),
    .I0(filter_timer_counter[0]),
    .I1(filter_timer_counter[1]) 
);
defparam n179_s1.INIT=4'h1;
  LUT4 n366_s1 (
    .F(n366_4),
    .I0(io_i2c_scl_read_buffercc_io_dataOut),
    .I1(_zz_filter_sampler_sclSamples_1),
    .I2(_zz_filter_sampler_sclSamples_2),
    .I3(filter_scl) 
);
defparam n366_s1.INIT=16'hFE7F;
  LUT3 n197_s1 (
    .F(n197_4),
    .I0(tsuData_counter[4]),
    .I1(n198_6),
    .I2(tsuData_counter[5]) 
);
defparam n197_s1.INIT=8'hB4;
  LUT4 n197_s2 (
    .F(n197_5),
    .I0(ctrl_rspBufferIn_rValid),
    .I1(i2cCtrl_io_bus_rsp_valid_4),
    .I2(i2cCtrl_io_bus_rsp_valid_5),
    .I3(ctrl_inFrameData) 
);
defparam n197_s2.INIT=16'h0100;
  LUT2 n200_s1 (
    .F(n200_4),
    .I0(tsuData_counter[0]),
    .I1(tsuData_counter[1]) 
);
defparam n200_s1.INIT=4'h1;
  LUT4 n235_s1 (
    .F(n235_4),
    .I0(timeout_counter[18]),
    .I1(n235_8),
    .I2(n241_7),
    .I3(timeout_counter[19]) 
);
defparam n235_s1.INIT=16'hBF40;
  LUT3 n235_s2 (
    .F(n235_5),
    .I0(filter_scl),
    .I1(filter_scl_regNext),
    .I2(ctrl_inFrame) 
);
defparam n235_s2.INIT=8'h90;
  LUT3 n236_s1 (
    .F(n236_4),
    .I0(n235_8),
    .I1(n241_7),
    .I2(timeout_counter[18]) 
);
defparam n236_s1.INIT=8'h78;
  LUT4 n237_s1 (
    .F(n237_4),
    .I0(timeout_counter[15]),
    .I1(timeout_counter[16]),
    .I2(n237_5),
    .I3(n241_7) 
);
defparam n237_s1.INIT=16'h1000;
  LUT4 n238_s1 (
    .F(n238_4),
    .I0(timeout_counter[15]),
    .I1(n237_5),
    .I2(n241_7),
    .I3(timeout_counter[16]) 
);
defparam n238_s1.INIT=16'hBF40;
  LUT3 n240_s1 (
    .F(n240_4),
    .I0(timeout_counter[13]),
    .I1(n241_7),
    .I2(timeout_counter[14]) 
);
defparam n240_s1.INIT=8'hB4;
  LUT4 n242_s1 (
    .F(n242_4),
    .I0(timeout_counter[10]),
    .I1(timeout_counter[11]),
    .I2(n244_4),
    .I3(timeout_counter[12]) 
);
defparam n242_s1.INIT=16'hEF10;
  LUT3 n243_s1 (
    .F(n243_4),
    .I0(timeout_counter[10]),
    .I1(n244_4),
    .I2(timeout_counter[11]) 
);
defparam n243_s1.INIT=8'hB4;
  LUT3 n244_s1 (
    .F(n244_4),
    .I0(n250_4),
    .I1(n244_5),
    .I2(n244_6) 
);
defparam n244_s1.INIT=8'h80;
  LUT4 n245_s1 (
    .F(n245_4),
    .I0(timeout_counter[7]),
    .I1(timeout_counter[8]),
    .I2(n247_6),
    .I3(timeout_counter[9]) 
);
defparam n245_s1.INIT=16'hEF10;
  LUT3 n246_s1 (
    .F(n246_4),
    .I0(timeout_counter[7]),
    .I1(n247_6),
    .I2(timeout_counter[8]) 
);
defparam n246_s1.INIT=8'hB4;
  LUT4 n248_s1 (
    .F(n248_4),
    .I0(timeout_counter[4]),
    .I1(timeout_counter[5]),
    .I2(n250_4),
    .I3(timeout_counter[6]) 
);
defparam n248_s1.INIT=16'hEF10;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(timeout_counter[4]),
    .I1(n250_4),
    .I2(timeout_counter[5]) 
);
defparam n249_s1.INIT=8'hB4;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(timeout_counter[0]),
    .I1(timeout_counter[1]),
    .I2(timeout_counter[2]),
    .I3(timeout_counter[3]) 
);
defparam n250_s1.INIT=16'h0001;
  LUT2 n252_s1 (
    .F(n252_4),
    .I0(timeout_counter[0]),
    .I1(timeout_counter[1]) 
);
defparam n252_s1.INIT=4'h1;
  LUT3 tsuData_counter_5_s4 (
    .F(tsuData_counter_5_9),
    .I0(tsuData_counter[4]),
    .I1(tsuData_counter[5]),
    .I2(n198_6) 
);
defparam tsuData_counter_5_s4.INIT=8'h10;
  LUT3 ctrl_inFrameData_s4 (
    .F(ctrl_inFrameData_9),
    .I0(filter_scl),
    .I1(filter_scl_regNext),
    .I2(ctrl_inFrame) 
);
defparam ctrl_inFrameData_s4.INIT=8'h40;
  LUT4 n212_s3 (
    .F(n212_7),
    .I0(n241_5),
    .I1(n237_5),
    .I2(n212_9),
    .I3(n212_10) 
);
defparam n212_s3.INIT=16'h8000;
  LUT3 n212_s4 (
    .F(n212_8),
    .I0(filter_sda_regNext),
    .I1(filter_scl),
    .I2(i2cCtrl_io_bus_cmd_data) 
);
defparam n212_s4.INIT=8'h40;
  LUT4 i2cCtrl_io_i2c_scl_write_s0 (
    .F(i2cCtrl_io_i2c_scl_write_4),
    .I0(bridge_wasntAck),
    .I1(n200_3),
    .I2(ctrl_rspBufferIn_rData_enable),
    .I3(ctrl_rspBufferIn_rValid) 
);
defparam i2cCtrl_io_i2c_scl_write_s0.INIT=16'h0FBB;
  LUT4 i2cCtrl_io_i2c_sda_write_s0 (
    .F(i2cCtrl_io_i2c_sda_write_4),
    .I0(i2cCtrl_io_bus_rsp_data),
    .I1(ctrl_rspBufferIn_rData_data),
    .I2(ctrl_rspBufferIn_rValid),
    .I3(ctrl_inFrameData) 
);
defparam i2cCtrl_io_i2c_sda_write_s0.INIT=16'h3500;
  LUT2 n237_s2 (
    .F(n237_5),
    .I0(timeout_counter[13]),
    .I1(timeout_counter[14]) 
);
defparam n237_s2.INIT=4'h1;
  LUT3 n241_s2 (
    .F(n241_5),
    .I0(timeout_counter[10]),
    .I1(timeout_counter[11]),
    .I2(timeout_counter[12]) 
);
defparam n241_s2.INIT=8'h01;
  LUT3 n244_s2 (
    .F(n244_5),
    .I0(timeout_counter[4]),
    .I1(timeout_counter[5]),
    .I2(timeout_counter[6]) 
);
defparam n244_s2.INIT=8'h01;
  LUT3 n244_s3 (
    .F(n244_6),
    .I0(timeout_counter[7]),
    .I1(timeout_counter[8]),
    .I2(timeout_counter[9]) 
);
defparam n244_s3.INIT=8'h01;
  LUT3 n212_s5 (
    .F(n212_9),
    .I0(timeout_counter[15]),
    .I1(timeout_counter[16]),
    .I2(timeout_counter[17]) 
);
defparam n212_s5.INIT=8'h01;
  LUT2 n212_s6 (
    .F(n212_10),
    .I0(timeout_counter[18]),
    .I1(timeout_counter[19]) 
);
defparam n212_s6.INIT=4'h1;
  LUT4 n235_s4 (
    .F(n235_8),
    .I0(n237_5),
    .I1(timeout_counter[15]),
    .I2(timeout_counter[16]),
    .I3(timeout_counter[17]) 
);
defparam n235_s4.INIT=16'h0002;
  LUT4 n241_s3 (
    .F(n241_7),
    .I0(n244_4),
    .I1(timeout_counter[10]),
    .I2(timeout_counter[11]),
    .I3(timeout_counter[12]) 
);
defparam n241_s3.INIT=16'h0002;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(n250_4),
    .I1(timeout_counter[4]),
    .I2(timeout_counter[5]),
    .I3(timeout_counter[6]) 
);
defparam n247_s2.INIT=16'h0002;
  LUT4 n251_s2 (
    .F(n251_6),
    .I0(timeout_counter[2]),
    .I1(timeout_counter[0]),
    .I2(timeout_counter[1]),
    .I3(timeout_counter[3]) 
);
defparam n251_s2.INIT=16'hFE01;
  LUT4 tsuData_counter_5_s5 (
    .F(tsuData_counter_5_11),
    .I0(n197_5),
    .I1(tsuData_counter[4]),
    .I2(tsuData_counter[5]),
    .I3(n198_6) 
);
defparam tsuData_counter_5_s5.INIT=16'hFEFF;
  LUT4 filter_timer_tick_s2 (
    .F(filter_timer_tick),
    .I0(filter_timer_counter[8]),
    .I1(filter_timer_counter[9]),
    .I2(filter_timer_counter[7]),
    .I3(n174_4) 
);
defparam filter_timer_tick_s2.INIT=16'h0100;
  LUT4 n178_s2 (
    .F(n178_6),
    .I0(filter_timer_counter[2]),
    .I1(filter_timer_counter[0]),
    .I2(filter_timer_counter[1]),
    .I3(filter_timer_counter[3]) 
);
defparam n178_s2.INIT=16'hFE01;
  LUT4 n177_s2 (
    .F(n177_6),
    .I0(filter_timer_counter[2]),
    .I1(filter_timer_counter[3]),
    .I2(filter_timer_counter[0]),
    .I3(filter_timer_counter[1]) 
);
defparam n177_s2.INIT=16'h0001;
  LUT4 n199_s2 (
    .F(n199_6),
    .I0(tsuData_counter[2]),
    .I1(tsuData_counter[0]),
    .I2(tsuData_counter[1]),
    .I3(tsuData_counter[3]) 
);
defparam n199_s2.INIT=16'hFE01;
  LUT4 n198_s2 (
    .F(n198_6),
    .I0(tsuData_counter[2]),
    .I1(tsuData_counter[3]),
    .I2(tsuData_counter[0]),
    .I3(tsuData_counter[1]) 
);
defparam n198_s2.INIT=16'h0001;
  LUT4 n239_s2 (
    .F(n239_6),
    .I0(timeout_counter[13]),
    .I1(timeout_counter[14]),
    .I2(n241_7),
    .I3(timeout_counter[15]) 
);
defparam n239_s2.INIT=16'hEF10;
  LUT4 n211_s3 (
    .F(n211_8),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext),
    .I3(n212_6) 
);
defparam n211_s3.INIT=16'hBF00;
  LUT4 ctrl_inFrame_s4 (
    .F(ctrl_inFrame_10),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext),
    .I3(n212_6) 
);
defparam ctrl_inFrame_s4.INIT=16'h40FF;
  DFFC filter_timer_counter_8_s0 (
    .Q(filter_timer_counter[8]),
    .D(n173_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_7_s0 (
    .Q(filter_timer_counter[7]),
    .D(n174_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_6_s0 (
    .Q(filter_timer_counter[6]),
    .D(n175_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_5_s0 (
    .Q(filter_timer_counter[5]),
    .D(n176_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_4_s0 (
    .Q(filter_timer_counter[4]),
    .D(n177_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_3_s0 (
    .Q(filter_timer_counter[3]),
    .D(n178_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_2_s0 (
    .Q(filter_timer_counter[2]),
    .D(n179_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_1_s0 (
    .Q(filter_timer_counter[1]),
    .D(n180_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC filter_timer_counter_0_s0 (
    .Q(filter_timer_counter[0]),
    .D(n181_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFPE _zz_filter_sampler_sclSamples_2_s0 (
    .Q(_zz_filter_sampler_sclSamples_2),
    .D(_zz_filter_sampler_sclSamples_1),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1432_6) 
);
  DFFPE _zz_filter_sampler_sdaSamples_1_s0 (
    .Q(_zz_filter_sampler_sdaSamples_1),
    .D(io_i2c_sda_read_buffercc_io_dataOut),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1432_6) 
);
  DFFPE _zz_filter_sampler_sdaSamples_2_s0 (
    .Q(_zz_filter_sampler_sdaSamples_2),
    .D(_zz_filter_sampler_sdaSamples_1),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1432_6) 
);
  DFFPE filter_sda_s0 (
    .Q(i2cCtrl_io_bus_cmd_data),
    .D(_zz_filter_sampler_sdaSamples_2),
    .CLK(clk_osc),
    .CE(n365_3),
    .PRESET(n1432_6) 
);
  DFFPE filter_scl_s0 (
    .Q(filter_scl),
    .D(_zz_filter_sampler_sclSamples_2),
    .CLK(clk_osc),
    .CE(n366_3),
    .PRESET(n1432_6) 
);
  DFFP filter_scl_regNext_s0 (
    .Q(filter_scl_regNext),
    .D(filter_scl),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  DFFP filter_sda_regNext_s0 (
    .Q(filter_sda_regNext),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  DFFCE ctrl_rspBufferIn_rValid_s0 (
    .Q(ctrl_rspBufferIn_rValid),
    .D(i2cCtrl_io_bus_rsp_valid),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_19_s0 (
    .Q(timeout_counter[19]),
    .D(n235_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_18_s0 (
    .Q(timeout_counter[18]),
    .D(n236_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_17_s0 (
    .Q(timeout_counter[17]),
    .D(n237_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_16_s0 (
    .Q(timeout_counter[16]),
    .D(n238_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_15_s0 (
    .Q(timeout_counter[15]),
    .D(n239_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_14_s0 (
    .Q(timeout_counter[14]),
    .D(n240_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_13_s0 (
    .Q(timeout_counter[13]),
    .D(n241_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_12_s0 (
    .Q(timeout_counter[12]),
    .D(n242_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_11_s0 (
    .Q(timeout_counter[11]),
    .D(n243_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_10_s0 (
    .Q(timeout_counter[10]),
    .D(n244_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_9_s0 (
    .Q(timeout_counter[9]),
    .D(n245_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_8_s0 (
    .Q(timeout_counter[8]),
    .D(n246_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_7_s0 (
    .Q(timeout_counter[7]),
    .D(n247_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_6_s0 (
    .Q(timeout_counter[6]),
    .D(n248_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_5_s0 (
    .Q(timeout_counter[5]),
    .D(n249_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_4_s0 (
    .Q(timeout_counter[4]),
    .D(n250_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_3_s0 (
    .Q(timeout_counter[3]),
    .D(n251_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_2_s0 (
    .Q(timeout_counter[2]),
    .D(n252_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_1_s0 (
    .Q(timeout_counter[1]),
    .D(n253_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFC timeout_counter_0_s0 (
    .Q(timeout_counter[0]),
    .D(n254_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFRE ctrl_rspBufferIn_rData_enable_s0 (
    .Q(ctrl_rspBufferIn_rData_enable),
    .D(n200_3),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239),
    .RESET(i2cCtrl_io_bus_rsp_enable_6) 
);
  DFFE ctrl_rspBufferIn_rData_data_s0 (
    .Q(ctrl_rspBufferIn_rData_data),
    .D(i2cCtrl_io_bus_rsp_data),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239) 
);
  DFFC filter_timer_counter_9_s0 (
    .Q(filter_timer_counter[9]),
    .D(n172_3),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFPE _zz_filter_sampler_sclSamples_1_s0 (
    .Q(_zz_filter_sampler_sclSamples_1),
    .D(io_i2c_scl_read_buffercc_io_dataOut),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1432_6) 
);
  DFFCE tsuData_counter_5_s1 (
    .Q(tsuData_counter[5]),
    .D(n197_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_11),
    .CLEAR(n1432_6) 
);
defparam tsuData_counter_5_s1.INIT=1'b0;
  DFFCE tsuData_counter_4_s1 (
    .Q(tsuData_counter[4]),
    .D(n198_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_11),
    .CLEAR(n1432_6) 
);
defparam tsuData_counter_4_s1.INIT=1'b0;
  DFFCE tsuData_counter_3_s1 (
    .Q(tsuData_counter[3]),
    .D(n199_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_11),
    .CLEAR(n1432_6) 
);
defparam tsuData_counter_3_s1.INIT=1'b0;
  DFFCE tsuData_counter_2_s1 (
    .Q(tsuData_counter[2]),
    .D(n200_3_0),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_11),
    .CLEAR(n1432_6) 
);
defparam tsuData_counter_2_s1.INIT=1'b0;
  DFFCE tsuData_counter_1_s1 (
    .Q(tsuData_counter[1]),
    .D(n201_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_11),
    .CLEAR(n1432_6) 
);
defparam tsuData_counter_1_s1.INIT=1'b0;
  DFFCE tsuData_counter_0_s1 (
    .Q(tsuData_counter[0]),
    .D(n202_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_11),
    .CLEAR(n1432_6) 
);
defparam tsuData_counter_0_s1.INIT=1'b0;
  DFFCE ctrl_inFrame_s1 (
    .Q(ctrl_inFrame),
    .D(n212_6),
    .CLK(clk_osc),
    .CE(ctrl_inFrame_10),
    .CLEAR(n1432_6) 
);
defparam ctrl_inFrame_s1.INIT=1'b0;
  DFFCE ctrl_inFrameData_s1 (
    .Q(ctrl_inFrameData),
    .D(n211_8),
    .CLK(clk_osc),
    .CE(ctrl_inFrameData_8),
    .CLEAR(n1432_6) 
);
defparam ctrl_inFrameData_s1.INIT=1'b0;
  BufferCC io_i2c_scl_read_buffercc (
    .clk_osc(clk_osc),
    .n1432_6(n1432_6),
    .i2c_scl_in(i2c_scl_in),
    .io_i2c_scl_read_buffercc_io_dataOut(io_i2c_scl_read_buffercc_io_dataOut)
);
  BufferCC_0 io_i2c_sda_read_buffercc (
    .clk_osc(clk_osc),
    .n1432_6(n1432_6),
    .i2c_sda_in(i2c_sda_in),
    .io_i2c_sda_read_buffercc_io_dataOut(io_i2c_sda_read_buffercc_io_dataOut)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* I2cSlave */
module Apb3I2cCtrl (
  clk_osc,
  n1432_6,
  n3384_4,
  when_MyTopLevel_l185_7,
  when_MyTopLevel_l185_8,
  ctrl_master_drive_state_3_11,
  n3384_6,
  pwm_1_apb_PWDATA_9_7,
  ctrl_slave_drive_state_3_9,
  n2388_19,
  when_MyTopLevel_l185_9,
  n2388_18,
  ctrl_fsm_idle_state_3_9,
  pwm_1_apb_PWDATA_15_5,
  when_MyTopLevel_l185_4,
  apb_operate_area_operating_4,
  n3384_3,
  n1056_11,
  n1061_5,
  i2c_scl_in,
  i2c_sda_in,
  pwm_1_apb_PWDATA_0,
  pwm_1_apb_PWDATA_1,
  pwm_1_apb_PWDATA_2,
  pwm_1_apb_PWDATA_3,
  pwm_1_apb_PWDATA_4,
  pwm_1_apb_PWDATA_5,
  pwm_1_apb_PWDATA_6,
  pwm_1_apb_PWDATA_7,
  pwm_1_apb_PWDATA_9,
  pwm_1_apb_PWDATA_15,
  pwm_1_apb_PWDATA_17,
  init_state,
  ctrl_fsm_stateReg,
  ctrl_slave_drive_state,
  ctrl_master_drive_state,
  ctrl_fsm_idle_state,
  int_ctrl_int_ctrl_state,
  i2c_apb_io_i2c_scl_write,
  i2c_apb_io_i2c_sda_write,
  i2c_apb_io_interrupt,
  n950_4,
  n1045_4,
  n950_8,
  n943_23,
  i2c_apb_io_apb_PRDATA
)
;
input clk_osc;
input n1432_6;
input n3384_4;
input when_MyTopLevel_l185_7;
input when_MyTopLevel_l185_8;
input ctrl_master_drive_state_3_11;
input n3384_6;
input pwm_1_apb_PWDATA_9_7;
input ctrl_slave_drive_state_3_9;
input n2388_19;
input when_MyTopLevel_l185_9;
input n2388_18;
input ctrl_fsm_idle_state_3_9;
input pwm_1_apb_PWDATA_15_5;
input when_MyTopLevel_l185_4;
input apb_operate_area_operating_4;
input n3384_3;
input n1056_11;
input n1061_5;
input i2c_scl_in;
input i2c_sda_in;
input pwm_1_apb_PWDATA_0;
input pwm_1_apb_PWDATA_1;
input pwm_1_apb_PWDATA_2;
input pwm_1_apb_PWDATA_3;
input pwm_1_apb_PWDATA_4;
input pwm_1_apb_PWDATA_5;
input pwm_1_apb_PWDATA_6;
input pwm_1_apb_PWDATA_7;
input pwm_1_apb_PWDATA_9;
input pwm_1_apb_PWDATA_15;
input pwm_1_apb_PWDATA_17;
input [2:0] init_state;
input [2:2] ctrl_fsm_stateReg;
input [2:0] ctrl_slave_drive_state;
input [2:0] ctrl_master_drive_state;
input [2:0] ctrl_fsm_idle_state;
input [1:0] int_ctrl_int_ctrl_state;
output i2c_apb_io_i2c_scl_write;
output i2c_apb_io_i2c_sda_write;
output i2c_apb_io_interrupt;
output n950_4;
output n1045_4;
output n950_8;
output n943_23;
output [7:0] i2c_apb_io_apb_PRDATA;
wire n202_10;
wire n202_11;
wire n202_12;
wire n202_13;
wire n162_3;
wire n200_3;
wire i2cCtrl_io_bus_rsp_data;
wire n361_4;
wire n364_4;
wire n1014_3;
wire n950_3;
wire n977_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n998_3;
wire n1045_3;
wire i2cCtrl_io_bus_rsp_enable_6;
wire bridge_rxAck_listen_7;
wire bridge_txAck_valid_8;
wire bridge_wasntAck_8;
wire bridge_interruptCtrl_start_flag_8;
wire bridge_interruptCtrl_end_flag_8;
wire bridge_txData_valid_8;
wire n377_6;
wire n369_6;
wire n343_5;
wire n162_4;
wire n162_5;
wire i2cCtrl_io_bus_rsp_valid_4;
wire i2cCtrl_io_bus_rsp_valid_5;
wire n200_4;
wire n927_5;
wire n943_4;
wire n943_6;
wire n993_4;
wire n993_5;
wire n999_4;
wire n1045_5;
wire bridge_rxData_valid_9;
wire bridge_txAck_valid_10;
wire bridge_interruptCtrl_start_flag_9;
wire bridge_interruptCtrl_start_flag_10;
wire bridge_interruptCtrl_restart_flag_9;
wire bridge_interruptCtrl_end_flag_9;
wire bridge_txData_valid_9;
wire i2c_apb_io_apb_PRDATA_7_4;
wire i2c_apb_io_apb_PRDATA_7_5;
wire i2c_apb_io_apb_PRDATA_6_4;
wire i2c_apb_io_apb_PRDATA_5_4;
wire i2c_apb_io_apb_PRDATA_4_4;
wire i2c_apb_io_apb_PRDATA_0_4;
wire i2c_apb_io_apb_PRDATA_0_5;
wire i2c_apb_io_interrupt_4;
wire i2c_apb_io_interrupt_5;
wire i2cCtrl_io_bus_rsp_valid_6;
wire n200_5;
wire n927_6;
wire n943_8;
wire n943_9;
wire n943_10;
wire n943_11;
wire n943_13;
wire n1014_5;
wire n950_6;
wire n993_6;
wire n1045_6;
wire bridge_txAck_valid_11;
wire i2c_apb_io_apb_PRDATA_0_6;
wire i2c_apb_io_interrupt_6;
wire n200_6;
wire n200_7;
wire n943_14;
wire n943_16;
wire n993_7;
wire n943_17;
wire bridge_txAck_valid_13;
wire n927_8;
wire i2cCtrl_io_bus_rsp_valid;
wire n1014_7;
wire n969_5;
wire n349_6;
wire n1045_9;
wire n943_19;
wire n943_21;
wire n943_25;
wire n365_7;
wire bridge_txAck_repeat_9;
wire bridge_dataCounter_2_11;
wire bridge_rxAck_value_8;
wire n999_6;
wire n353_7;
wire bridge_txData_repeat_9;
wire n362_7;
wire n304_20;
wire n305_22;
wire n344_8;
wire bridge_dataCounter_2_14;
wire n345_8;
wire n373_9;
wire n381_9;
wire n355_10;
wire i2cCtrl_io_bus_rsp_valid_15;
wire i2cCtrl_io_bus_rsp_valid_17;
wire bridge_interruptCtrl_filterGen_flag_10;
wire n1025_5;
wire n959_6;
wire bridge_txAck_enable_12;
wire bridge_txData_enable_13;
wire bridge_addressFilter_addresses_0_enable;
wire bridge_interruptCtrl_rxDataEnable;
wire bridge_interruptCtrl_rxAckEnable;
wire bridge_interruptCtrl_txDataEnable;
wire bridge_interruptCtrl_txAckEnable;
wire bridge_interruptCtrl_start_enable;
wire bridge_interruptCtrl_restart_enable;
wire bridge_interruptCtrl_end_enable;
wire bridge_interruptCtrl_drop_enable;
wire bridge_interruptCtrl_filterGen_enable;
wire _zz_when_I2cCtrl_l299_regNext;
wire bridge_txAck_value;
wire bridge_rxData_event;
wire bridge_txData_repeat;
wire bridge_txData_enable;
wire bridge_txAck_valid;
wire bridge_txAck_repeat;
wire bridge_txAck_enable;
wire bridge_wasntAck;
wire bridge_interruptCtrl_start_flag;
wire bridge_interruptCtrl_end_flag;
wire bridge_interruptCtrl_filterGen_flag;
wire bridge_txData_valid;
wire bridge_interruptCtrl_restart_flag;
wire bridge_interruptCtrl_drop_flag;
wire bridge_inAckState;
wire bridge_addressFilter_addresses_0_is10Bit;
wire n138_1_SUM;
wire n138_3;
wire n139_1_SUM;
wire n139_3;
wire n140_1_SUM;
wire n140_3;
wire n141_1_SUM;
wire n141_3;
wire n142_1_SUM;
wire n142_3;
wire n143_1_SUM;
wire n143_3;
wire n144_1_SUM;
wire n144_3;
wire n148_1_SUM;
wire n148_3;
wire n149_1_SUM;
wire n149_3;
wire n150_1_SUM;
wire n150_3;
wire n151_1_SUM;
wire n151_3;
wire n152_1_SUM;
wire n152_3;
wire n153_1_SUM;
wire n153_3;
wire n154_1_SUM;
wire n154_3;
wire n155_1_SUM;
wire n155_3;
wire n156_1_SUM;
wire n156_3;
wire n157_1_SUM;
wire n157_3;
wire n202_15;
wire n202_17;
wire n202_19;
wire _zz_when_I2cCtrl_l299_regNext_7;
wire i2cCtrl_io_bus_cmd_data;
wire filter_scl;
wire filter_scl_regNext;
wire filter_sda_regNext;
wire ctrl_rspBufferIn_rValid;
wire ctrl_inFrame;
wire ctrl_inFrameData;
wire when_I2CSlave_l239;
wire n212_6;
wire i2cCtrl_io_i2c_scl_write;
wire i2cCtrl_io_i2c_sda_write;
wire n235_5;
wire n244_4;
wire n212_7;
wire [9:0] _zz_io_config_samplingClockDivider;
wire [7:0] bridge_addressFilter_byte0;
wire [7:0] bridge_addressFilter_byte1;
wire [7:0] bridge_rxData_value;
wire [7:0] bridge_txData_value;
wire [9:0] bridge_addressFilter_addresses_0_value;
wire [19:0] _zz_io_config_timeout;
wire [5:0] _zz_io_config_tsuData;
wire [2:0] bridge_dataCounter;
wire [1:0] bridge_addressFilter_state;
wire VCC;
wire GND;
  LUT3 n202_s17 (
    .F(n202_10),
    .I0(bridge_txData_value[1]),
    .I1(bridge_txData_value[0]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s17.INIT=8'hCA;
  LUT3 n202_s16 (
    .F(n202_11),
    .I0(bridge_txData_value[3]),
    .I1(bridge_txData_value[2]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s16.INIT=8'hCA;
  LUT3 n202_s19 (
    .F(n202_12),
    .I0(bridge_txData_value[5]),
    .I1(bridge_txData_value[4]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s19.INIT=8'hCA;
  LUT3 n202_s18 (
    .F(n202_13),
    .I0(bridge_txData_value[7]),
    .I1(bridge_txData_value[6]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s18.INIT=8'hCA;
  LUT4 n162_s0 (
    .F(n162_3),
    .I0(n144_3),
    .I1(n162_4),
    .I2(n162_5),
    .I3(bridge_addressFilter_addresses_0_is10Bit) 
);
defparam n162_s0.INIT=16'hF011;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(bridge_txAck_enable),
    .I1(n200_4),
    .I2(bridge_txData_enable),
    .I3(bridge_inAckState) 
);
defparam n200_s0.INIT=16'hEEF0;
  LUT4 i2cCtrl_io_bus_rsp_data_s0 (
    .F(i2cCtrl_io_bus_rsp_data),
    .I0(n200_4),
    .I1(bridge_txAck_value),
    .I2(n202_19),
    .I3(bridge_inAckState) 
);
defparam i2cCtrl_io_bus_rsp_data_s0.INIT=16'h44F0;
  LUT4 n943_s0 (
    .F(n361_4),
    .I0(n943_4),
    .I1(n943_25),
    .I2(n943_6),
    .I3(n943_19) 
);
defparam n943_s0.INIT=16'h8000;
  LUT3 n946_s0 (
    .F(n364_4),
    .I0(n943_4),
    .I1(n943_25),
    .I2(n943_6) 
);
defparam n946_s0.INIT=8'h40;
  LUT2 n1014_s0 (
    .F(n1014_3),
    .I0(n943_25),
    .I1(n1014_7) 
);
defparam n1014_s0.INIT=4'h8;
  LUT2 n950_s0 (
    .F(n950_3),
    .I0(n950_4),
    .I1(n943_25) 
);
defparam n950_s0.INIT=4'h4;
  LUT3 n977_s0 (
    .F(n977_3),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_rxData_event) 
);
defparam n977_s0.INIT=8'h40;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(n993_4),
    .I3(n993_5) 
);
defparam n993_s0.INIT=16'h1000;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(bridge_dataCounter[1]),
    .I1(bridge_dataCounter[0]),
    .I2(n993_4),
    .I3(n993_5) 
);
defparam n994_s0.INIT=16'h4000;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(n993_4),
    .I3(n993_5) 
);
defparam n995_s0.INIT=16'h4000;
  LUT4 n996_s0 (
    .F(n996_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(n993_4),
    .I3(n993_5) 
);
defparam n996_s0.INIT=16'h8000;
  LUT4 n997_s0 (
    .F(n997_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(n927_8) 
);
defparam n997_s0.INIT=16'h1000;
  LUT4 n998_s0 (
    .F(n998_3),
    .I0(bridge_dataCounter[1]),
    .I1(bridge_dataCounter[0]),
    .I2(bridge_dataCounter[2]),
    .I3(n927_8) 
);
defparam n998_s0.INIT=16'h4000;
  LUT4 n1045_s0 (
    .F(n1045_3),
    .I0(init_state[1]),
    .I1(n1045_4),
    .I2(n943_25),
    .I3(n1045_5) 
);
defparam n1045_s0.INIT=16'h8000;
  LUT2 i2cCtrl_io_bus_rsp_enable_s2 (
    .F(i2cCtrl_io_bus_rsp_enable_6),
    .I0(bridge_wasntAck),
    .I1(when_I2CSlave_l239) 
);
defparam i2cCtrl_io_bus_rsp_enable_s2.INIT=4'h8;
  LUT2 bridge_rxData_listen_s3 (
    .F(bridge_rxAck_listen_7),
    .I0(n212_6),
    .I1(ctrl_inFrame) 
);
defparam bridge_rxData_listen_s3.INIT=4'h4;
  LUT4 bridge_txAck_valid_s3 (
    .F(bridge_txAck_valid_8),
    .I0(bridge_rxAck_listen_7),
    .I1(n364_4),
    .I2(bridge_txAck_valid_13),
    .I3(bridge_txAck_valid_10) 
);
defparam bridge_txAck_valid_s3.INIT=16'hFFFE;
  LUT2 bridge_wasntAck_s3 (
    .F(bridge_wasntAck_8),
    .I0(bridge_rxAck_value_8),
    .I1(bridge_dataCounter_2_11) 
);
defparam bridge_wasntAck_s3.INIT=4'hB;
  LUT4 bridge_interruptCtrl_start_flag_s3 (
    .F(bridge_interruptCtrl_start_flag_8),
    .I0(bridge_interruptCtrl_start_flag_9),
    .I1(ctrl_inFrame),
    .I2(bridge_interruptCtrl_start_flag_10),
    .I3(bridge_interruptCtrl_start_enable) 
);
defparam bridge_interruptCtrl_start_flag_s3.INIT=16'hF2FF;
  LUT4 bridge_interruptCtrl_end_flag_s3 (
    .F(bridge_interruptCtrl_end_flag_8),
    .I0(bridge_rxAck_listen_7),
    .I1(bridge_interruptCtrl_end_flag_9),
    .I2(bridge_interruptCtrl_start_flag_10),
    .I3(bridge_interruptCtrl_end_enable) 
);
defparam bridge_interruptCtrl_end_flag_s3.INIT=16'hF2FF;
  LUT4 bridge_txData_valid_s3 (
    .F(bridge_txData_valid_8),
    .I0(bridge_txData_valid_9),
    .I1(n349_6),
    .I2(bridge_rxAck_listen_7),
    .I3(n361_4) 
);
defparam bridge_txData_valid_s3.INIT=16'hFFF8;
  LUT4 i2c_apb_io_apb_PRDATA_7_s (
    .F(i2c_apb_io_apb_PRDATA[7]),
    .I0(i2c_apb_io_apb_PRDATA_7_4),
    .I1(i2c_apb_io_apb_PRDATA_7_5),
    .I2(bridge_rxData_value[7]),
    .I3(bridge_rxData_valid_9) 
);
defparam i2c_apb_io_apb_PRDATA_7_s.INIT=16'hF888;
  LUT4 i2c_apb_io_apb_PRDATA_6_s (
    .F(i2c_apb_io_apb_PRDATA[6]),
    .I0(i2c_apb_io_apb_PRDATA_6_4),
    .I1(i2c_apb_io_apb_PRDATA_7_5),
    .I2(bridge_rxData_value[6]),
    .I3(bridge_rxData_valid_9) 
);
defparam i2c_apb_io_apb_PRDATA_6_s.INIT=16'hF888;
  LUT4 i2c_apb_io_apb_PRDATA_5_s (
    .F(i2c_apb_io_apb_PRDATA[5]),
    .I0(i2c_apb_io_apb_PRDATA_5_4),
    .I1(i2c_apb_io_apb_PRDATA_7_5),
    .I2(bridge_rxData_value[5]),
    .I3(bridge_rxData_valid_9) 
);
defparam i2c_apb_io_apb_PRDATA_5_s.INIT=16'hF888;
  LUT4 i2c_apb_io_apb_PRDATA_4_s (
    .F(i2c_apb_io_apb_PRDATA[4]),
    .I0(i2c_apb_io_apb_PRDATA_4_4),
    .I1(i2c_apb_io_apb_PRDATA_7_5),
    .I2(bridge_rxData_value[4]),
    .I3(bridge_rxData_valid_9) 
);
defparam i2c_apb_io_apb_PRDATA_4_s.INIT=16'hF888;
  LUT4 i2c_apb_io_apb_PRDATA_0_s (
    .F(i2c_apb_io_apb_PRDATA[0]),
    .I0(n950_4),
    .I1(bridge_interruptCtrl_rxDataEnable),
    .I2(i2c_apb_io_apb_PRDATA_0_4),
    .I3(i2c_apb_io_apb_PRDATA_0_5) 
);
defparam i2c_apb_io_apb_PRDATA_0_s.INIT=16'hFFF4;
  LUT4 i2c_apb_io_apb_PRDATA_3_s (
    .F(i2c_apb_io_apb_PRDATA[3]),
    .I0(bridge_rxData_value[3]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_4),
    .I3(bridge_interruptCtrl_txAckEnable) 
);
defparam i2c_apb_io_apb_PRDATA_3_s.INIT=16'h8F88;
  LUT4 i2c_apb_io_apb_PRDATA_2_s (
    .F(i2c_apb_io_apb_PRDATA[2]),
    .I0(bridge_rxData_value[2]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_4),
    .I3(bridge_interruptCtrl_txDataEnable) 
);
defparam i2c_apb_io_apb_PRDATA_2_s.INIT=16'h8F88;
  LUT4 i2c_apb_io_apb_PRDATA_1_s (
    .F(i2c_apb_io_apb_PRDATA[1]),
    .I0(bridge_rxData_value[1]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_4),
    .I3(bridge_interruptCtrl_rxAckEnable) 
);
defparam i2c_apb_io_apb_PRDATA_1_s.INIT=16'h8F88;
  LUT2 n377_s2 (
    .F(n377_6),
    .I0(bridge_interruptCtrl_start_flag_10),
    .I1(bridge_interruptCtrl_end_enable) 
);
defparam n377_s2.INIT=4'h4;
  LUT2 n369_s2 (
    .F(n369_6),
    .I0(bridge_interruptCtrl_start_flag_10),
    .I1(bridge_interruptCtrl_start_enable) 
);
defparam n369_s2.INIT=4'h4;
  LUT4 n343_s1 (
    .F(n343_5),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(bridge_dataCounter_2_11) 
);
defparam n343_s1.INIT=16'h7800;
  LUT4 i2c_apb_io_interrupt_s (
    .F(i2c_apb_io_interrupt),
    .I0(bridge_interruptCtrl_txDataEnable),
    .I1(bridge_txData_valid),
    .I2(i2c_apb_io_interrupt_4),
    .I3(i2c_apb_io_interrupt_5) 
);
defparam i2c_apb_io_interrupt_s.INIT=16'h2FFF;
  LUT2 n162_s1 (
    .F(n162_4),
    .I0(bridge_addressFilter_state[0]),
    .I1(bridge_addressFilter_state[1]) 
);
defparam n162_s1.INIT=4'h1;
  LUT3 n162_s2 (
    .F(n162_5),
    .I0(bridge_addressFilter_state[0]),
    .I1(n157_3),
    .I2(bridge_addressFilter_state[1]) 
);
defparam n162_s2.INIT=8'h10;
  LUT3 i2cCtrl_io_bus_rsp_valid_s1 (
    .F(i2cCtrl_io_bus_rsp_valid_4),
    .I0(bridge_wasntAck),
    .I1(bridge_inAckState),
    .I2(n200_4) 
);
defparam i2cCtrl_io_bus_rsp_valid_s1.INIT=8'h40;
  LUT3 i2cCtrl_io_bus_rsp_valid_s2 (
    .F(i2cCtrl_io_bus_rsp_valid_5),
    .I0(n212_6),
    .I1(ctrl_inFrame),
    .I2(i2cCtrl_io_bus_rsp_valid_6) 
);
defparam i2cCtrl_io_bus_rsp_valid_s2.INIT=8'hB0;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I2(bridge_addressFilter_byte0[2]),
    .I3(n200_5) 
);
defparam n200_s1.INIT=16'h8100;
  LUT3 n927_s2 (
    .F(n927_5),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]) 
);
defparam n927_s2.INIT=8'h80;
  LUT4 n943_s1 (
    .F(n943_4),
    .I0(n3384_4),
    .I1(n943_8),
    .I2(n943_9),
    .I3(n943_10) 
);
defparam n943_s1.INIT=16'h004F;
  LUT4 n943_s3 (
    .F(n943_6),
    .I0(when_MyTopLevel_l185_7),
    .I1(n943_11),
    .I2(when_MyTopLevel_l185_8),
    .I3(n943_23) 
);
defparam n943_s3.INIT=16'h00FE;
  LUT4 n950_s1 (
    .F(n950_4),
    .I0(n950_8),
    .I1(ctrl_master_drive_state_3_11),
    .I2(n950_6),
    .I3(n943_23) 
);
defparam n950_s1.INIT=16'h000D;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_sda_regNext),
    .I2(n993_6) 
);
defparam n993_s1.INIT=8'h90;
  LUT2 n993_s2 (
    .F(n993_5),
    .I0(bridge_inAckState),
    .I1(bridge_dataCounter[2]) 
);
defparam n993_s2.INIT=4'h1;
  LUT4 n999_s1 (
    .F(n999_4),
    .I0(bridge_inAckState),
    .I1(bridge_dataCounter[0]),
    .I2(bridge_dataCounter[1]),
    .I3(bridge_dataCounter[2]) 
);
defparam n999_s1.INIT=16'h1000;
  LUT4 n1045_s1 (
    .F(n1045_4),
    .I0(n1045_6),
    .I1(ctrl_master_drive_state_3_11),
    .I2(n1045_9),
    .I3(when_MyTopLevel_l185_7) 
);
defparam n1045_s1.INIT=16'h000D;
  LUT2 n1045_s2 (
    .F(n1045_5),
    .I0(init_state[0]),
    .I1(init_state[2]) 
);
defparam n1045_s2.INIT=4'h1;
  LUT3 bridge_rxData_valid_s4 (
    .F(bridge_rxData_valid_9),
    .I0(n1014_7),
    .I1(n943_13),
    .I2(n943_6) 
);
defparam bridge_rxData_valid_s4.INIT=8'h40;
  LUT4 bridge_txAck_valid_s5 (
    .F(bridge_txAck_valid_10),
    .I0(bridge_txAck_repeat),
    .I1(bridge_inAckState),
    .I2(bridge_txAck_valid),
    .I3(n993_4) 
);
defparam bridge_txAck_valid_s5.INIT=16'h4000;
  LUT3 bridge_interruptCtrl_start_flag_s4 (
    .F(bridge_interruptCtrl_start_flag_9),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext) 
);
defparam bridge_interruptCtrl_start_flag_s4.INIT=8'h40;
  LUT4 bridge_interruptCtrl_start_flag_s5 (
    .F(bridge_interruptCtrl_start_flag_10),
    .I0(n943_4),
    .I1(n943_6),
    .I2(n943_25),
    .I3(n943_19) 
);
defparam bridge_interruptCtrl_start_flag_s5.INIT=16'h1000;
  LUT4 bridge_interruptCtrl_restart_flag_s4 (
    .F(bridge_interruptCtrl_restart_flag_9),
    .I0(ctrl_inFrame),
    .I1(n212_6),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_restart_enable) 
);
defparam bridge_interruptCtrl_restart_flag_s4.INIT=16'h7F00;
  LUT3 bridge_interruptCtrl_end_flag_s4 (
    .F(bridge_interruptCtrl_end_flag_9),
    .I0(n244_4),
    .I1(n235_5),
    .I2(n212_7) 
);
defparam bridge_interruptCtrl_end_flag_s4.INIT=8'h80;
  LUT2 bridge_txData_valid_s4 (
    .F(bridge_txData_valid_9),
    .I0(bridge_txData_repeat),
    .I1(bridge_txData_valid) 
);
defparam bridge_txData_valid_s4.INIT=4'h4;
  LUT3 i2c_apb_io_apb_PRDATA_7_s0 (
    .F(i2c_apb_io_apb_PRDATA_7_4),
    .I0(bridge_interruptCtrl_drop_enable),
    .I1(bridge_interruptCtrl_drop_flag),
    .I2(n943_4) 
);
defparam i2c_apb_io_apb_PRDATA_7_s0.INIT=8'hAC;
  LUT2 i2c_apb_io_apb_PRDATA_7_s1 (
    .F(i2c_apb_io_apb_PRDATA_7_5),
    .I0(n943_6),
    .I1(n943_19) 
);
defparam i2c_apb_io_apb_PRDATA_7_s1.INIT=4'h4;
  LUT3 i2c_apb_io_apb_PRDATA_6_s0 (
    .F(i2c_apb_io_apb_PRDATA_6_4),
    .I0(bridge_interruptCtrl_end_enable),
    .I1(bridge_interruptCtrl_end_flag),
    .I2(n943_4) 
);
defparam i2c_apb_io_apb_PRDATA_6_s0.INIT=8'hAC;
  LUT3 i2c_apb_io_apb_PRDATA_5_s0 (
    .F(i2c_apb_io_apb_PRDATA_5_4),
    .I0(bridge_interruptCtrl_restart_enable),
    .I1(bridge_interruptCtrl_restart_flag),
    .I2(n943_4) 
);
defparam i2c_apb_io_apb_PRDATA_5_s0.INIT=8'hAC;
  LUT3 i2c_apb_io_apb_PRDATA_4_s0 (
    .F(i2c_apb_io_apb_PRDATA_4_4),
    .I0(bridge_interruptCtrl_start_enable),
    .I1(bridge_interruptCtrl_start_flag),
    .I2(n943_4) 
);
defparam i2c_apb_io_apb_PRDATA_4_s0.INIT=8'hAC;
  LUT4 i2c_apb_io_apb_PRDATA_0_s0 (
    .F(i2c_apb_io_apb_PRDATA_0_4),
    .I0(n1014_7),
    .I1(n943_6),
    .I2(n943_13),
    .I3(bridge_rxData_value[0]) 
);
defparam i2c_apb_io_apb_PRDATA_0_s0.INIT=16'h4000;
  LUT4 i2c_apb_io_apb_PRDATA_0_s1 (
    .F(i2c_apb_io_apb_PRDATA_0_5),
    .I0(bridge_txAck_valid_11),
    .I1(bridge_addressFilter_byte0[0]),
    .I2(n943_4),
    .I3(i2c_apb_io_apb_PRDATA_0_6) 
);
defparam i2c_apb_io_apb_PRDATA_0_s1.INIT=16'hAC00;
  LUT4 i2c_apb_io_interrupt_s0 (
    .F(i2c_apb_io_interrupt_4),
    .I0(bridge_txAck_valid),
    .I1(bridge_interruptCtrl_txAckEnable),
    .I2(GND),
    .I3(bridge_interruptCtrl_rxDataEnable) 
);
defparam i2c_apb_io_interrupt_s0.INIT=16'h0BBB;
  LUT4 i2c_apb_io_interrupt_s1 (
    .F(i2c_apb_io_interrupt_5),
    .I0(bridge_interruptCtrl_end_flag),
    .I1(bridge_interruptCtrl_drop_flag),
    .I2(bridge_interruptCtrl_filterGen_flag),
    .I3(i2c_apb_io_interrupt_6) 
);
defparam i2c_apb_io_interrupt_s1.INIT=16'h0100;
  LUT4 i2cCtrl_io_bus_rsp_valid_s3 (
    .F(i2cCtrl_io_bus_rsp_valid_6),
    .I0(i2cCtrl_io_bus_rsp_valid_17),
    .I1(bridge_interruptCtrl_start_flag_9),
    .I2(ctrl_inFrameData),
    .I3(when_I2CSlave_l239) 
);
defparam i2cCtrl_io_bus_rsp_valid_s3.INIT=16'h1000;
  LUT4 n200_s2 (
    .F(n200_5),
    .I0(bridge_addressFilter_byte0[3]),
    .I1(bridge_addressFilter_byte0[4]),
    .I2(n200_6),
    .I3(n200_7) 
);
defparam n200_s2.INIT=16'h4000;
  LUT3 n927_s3 (
    .F(n927_6),
    .I0(bridge_inAckState),
    .I1(bridge_interruptCtrl_start_flag_9),
    .I2(n993_6) 
);
defparam n927_s3.INIT=8'h10;
  LUT4 n943_s5 (
    .F(n943_8),
    .I0(n3384_6),
    .I1(pwm_1_apb_PWDATA_9_7),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(n943_14) 
);
defparam n943_s5.INIT=16'h3A2A;
  LUT3 n943_s6 (
    .F(n943_9),
    .I0(n950_8),
    .I1(ctrl_master_drive_state_3_11),
    .I2(when_MyTopLevel_l185_7) 
);
defparam n943_s6.INIT=8'h0D;
  LUT3 n943_s7 (
    .F(n943_10),
    .I0(n2388_19),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(when_MyTopLevel_l185_9) 
);
defparam n943_s7.INIT=8'h0E;
  LUT4 n943_s8 (
    .F(n943_11),
    .I0(n943_21),
    .I1(n1045_9),
    .I2(n950_6),
    .I3(n3384_4) 
);
defparam n943_s8.INIT=16'h000D;
  LUT4 n943_s10 (
    .F(n943_13),
    .I0(n943_16),
    .I1(when_MyTopLevel_l185_8),
    .I2(when_MyTopLevel_l185_7),
    .I3(n3384_4) 
);
defparam n943_s10.INIT=16'h000E;
  LUT3 n1014_s2 (
    .F(n1014_5),
    .I0(init_state[2]),
    .I1(init_state[1]),
    .I2(init_state[0]) 
);
defparam n1014_s2.INIT=8'h40;
  LUT4 n950_s3 (
    .F(n950_6),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n950_s3.INIT=16'h0100;
  LUT4 n993_s3 (
    .F(n993_6),
    .I0(ctrl_inFrameData),
    .I1(ctrl_rspBufferIn_rValid),
    .I2(filter_scl),
    .I3(n993_7) 
);
defparam n993_s3.INIT=16'hD000;
  LUT3 n1045_s3 (
    .F(n1045_6),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[0]),
    .I2(ctrl_master_drive_state[2]) 
);
defparam n1045_s3.INIT=8'h0D;
  LUT2 bridge_txAck_valid_s6 (
    .F(bridge_txAck_valid_11),
    .I0(bridge_addressFilter_addresses_0_enable),
    .I1(n162_3) 
);
defparam bridge_txAck_valid_s6.INIT=4'h8;
  LUT4 i2c_apb_io_apb_PRDATA_0_s2 (
    .F(i2c_apb_io_apb_PRDATA_0_6),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(n2388_18),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(when_MyTopLevel_l185_9) 
);
defparam i2c_apb_io_apb_PRDATA_0_s2.INIT=16'h00F8;
  LUT4 i2c_apb_io_interrupt_s2 (
    .F(i2c_apb_io_interrupt_6),
    .I0(bridge_interruptCtrl_rxAckEnable),
    .I1(GND),
    .I2(bridge_interruptCtrl_restart_flag),
    .I3(bridge_interruptCtrl_start_flag) 
);
defparam i2c_apb_io_interrupt_s2.INIT=16'h0007;
  LUT4 n200_s3 (
    .F(n200_6),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_byte0[6]),
    .I2(bridge_addressFilter_state[0]),
    .I3(bridge_addressFilter_byte0[5]) 
);
defparam n200_s3.INIT=16'h4000;
  LUT3 n200_s4 (
    .F(n200_7),
    .I0(bridge_addressFilter_byte0[7]),
    .I1(bridge_addressFilter_addresses_0_is10Bit),
    .I2(bridge_addressFilter_addresses_0_enable) 
);
defparam n200_s4.INIT=8'h80;
  LUT3 n943_s11 (
    .F(n943_14),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]) 
);
defparam n943_s11.INIT=8'h17;
  LUT4 n943_s13 (
    .F(n943_16),
    .I0(ctrl_slave_drive_state[2]),
    .I1(n943_17),
    .I2(n943_14),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n943_s13.INIT=16'hACCC;
  LUT2 n993_s4 (
    .F(n993_7),
    .I0(filter_scl_regNext),
    .I1(ctrl_inFrame) 
);
defparam n993_s4.INIT=4'h4;
  LUT3 n943_s14 (
    .F(n943_17),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]) 
);
defparam n943_s14.INIT=8'h0D;
  LUT3 bridge_txAck_valid_s7 (
    .F(bridge_txAck_valid_13),
    .I0(_zz_when_I2cCtrl_l299_regNext),
    .I1(bridge_addressFilter_addresses_0_enable),
    .I2(n162_3) 
);
defparam bridge_txAck_valid_s7.INIT=8'h40;
  LUT4 n927_s4 (
    .F(n927_8),
    .I0(filter_sda_regNext),
    .I1(filter_scl),
    .I2(i2cCtrl_io_bus_cmd_data),
    .I3(n927_6) 
);
defparam n927_s4.INIT=16'hBF00;
  LUT4 i2cCtrl_io_bus_rsp_valid_s7 (
    .F(i2cCtrl_io_bus_rsp_valid),
    .I0(bridge_wasntAck),
    .I1(bridge_inAckState),
    .I2(n200_4),
    .I3(i2cCtrl_io_bus_rsp_valid_5) 
);
defparam i2cCtrl_io_bus_rsp_valid_s7.INIT=16'hFF40;
  LUT3 n950_s4 (
    .F(n950_8),
    .I0(ctrl_master_drive_state[0]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_master_drive_state[2]) 
);
defparam n950_s4.INIT=8'h01;
  LUT4 n1014_s3 (
    .F(n1014_7),
    .I0(n1045_4),
    .I1(init_state[2]),
    .I2(init_state[1]),
    .I3(init_state[0]) 
);
defparam n1014_s3.INIT=16'h2000;
  LUT3 n969_s1 (
    .F(n969_5),
    .I0(bridge_rxData_event),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_addressFilter_state[1]) 
);
defparam n969_s1.INIT=8'h02;
  LUT4 n349_s1 (
    .F(n349_6),
    .I0(n927_8),
    .I1(bridge_dataCounter[0]),
    .I2(bridge_dataCounter[1]),
    .I3(bridge_dataCounter[2]) 
);
defparam n349_s1.INIT=16'h8000;
  LUT4 n1045_s5 (
    .F(n1045_9),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n1045_s5.INIT=16'h1700;
  LUT4 n943_s15 (
    .F(n943_19),
    .I0(n1045_4),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n943_13) 
);
defparam n943_s15.INIT=16'h00FD;
  LUT4 n943_s16 (
    .F(n943_21),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(int_ctrl_int_ctrl_state[1]),
    .I2(init_state[2]),
    .I3(n1014_5) 
);
defparam n943_s16.INIT=16'h006F;
  LUT4 n943_s17 (
    .F(n943_23),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam n943_s17.INIT=16'h1000;
  LUT4 n943_s18 (
    .F(n943_25),
    .I0(n3384_4),
    .I1(pwm_1_apb_PWDATA_15_5),
    .I2(when_MyTopLevel_l185_4),
    .I3(apb_operate_area_operating_4) 
);
defparam n943_s18.INIT=16'hFE00;
  LUT3 n365_s2 (
    .F(n365_7),
    .I0(n943_4),
    .I1(n943_25),
    .I2(n943_6) 
);
defparam n365_s2.INIT=8'hBF;
  LUT4 bridge_txAck_repeat_s3 (
    .F(bridge_txAck_repeat_9),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_25),
    .I3(n943_6) 
);
defparam bridge_txAck_repeat_s3.INIT=16'hBAAA;
  LUT4 bridge_dataCounter_2_s5 (
    .F(bridge_dataCounter_2_11),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext),
    .I3(bridge_rxAck_listen_7) 
);
defparam bridge_dataCounter_2_s5.INIT=16'h00BF;
  LUT4 bridge_rxAck_value_s3 (
    .F(bridge_rxAck_value_8),
    .I0(bridge_inAckState),
    .I1(i2cCtrl_io_bus_cmd_data),
    .I2(filter_sda_regNext),
    .I3(n993_6) 
);
defparam bridge_rxAck_value_s3.INIT=16'h8200;
  LUT4 n999_s2 (
    .F(n999_6),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_sda_regNext),
    .I2(n993_6),
    .I3(n999_4) 
);
defparam n999_s2.INIT=16'h9000;
  LUT3 n353_s2 (
    .F(n353_7),
    .I0(n212_6),
    .I1(ctrl_inFrame),
    .I2(i2cCtrl_io_bus_cmd_data) 
);
defparam n353_s2.INIT=8'hB0;
  LUT3 bridge_txData_repeat_s3 (
    .F(bridge_txData_repeat_9),
    .I0(n212_6),
    .I1(ctrl_inFrame),
    .I2(n361_4) 
);
defparam bridge_txData_repeat_s3.INIT=8'hF4;
  LUT4 n362_s2 (
    .F(n362_7),
    .I0(n943_4),
    .I1(n943_25),
    .I2(n943_6),
    .I3(n943_19) 
);
defparam n362_s2.INIT=16'h7FFF;
  LUT4 n304_s12 (
    .F(n304_20),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_dataCounter_2_11),
    .I3(bridge_rxData_event) 
);
defparam n304_s12.INIT=16'hE0A0;
  LUT4 n305_s13 (
    .F(n305_22),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_dataCounter_2_11),
    .I3(bridge_rxData_event) 
);
defparam n305_s13.INIT=16'h90C0;
  LUT4 n344_s3 (
    .F(n344_8),
    .I0(bridge_dataCounter_2_11),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[0]),
    .I3(n927_8) 
);
defparam n344_s3.INIT=16'h2888;
  LUT2 bridge_dataCounter_2_s6 (
    .F(bridge_dataCounter_2_14),
    .I0(bridge_dataCounter_2_11),
    .I1(n927_8) 
);
defparam bridge_dataCounter_2_s6.INIT=4'hD;
  LUT3 n345_s3 (
    .F(n345_8),
    .I0(bridge_dataCounter_2_11),
    .I1(bridge_dataCounter[0]),
    .I2(n927_8) 
);
defparam n345_s3.INIT=8'h28;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(bridge_interruptCtrl_restart_flag),
    .I1(bridge_interruptCtrl_start_flag_10),
    .I2(bridge_interruptCtrl_restart_enable),
    .I3(bridge_interruptCtrl_restart_flag_9) 
);
defparam n373_s4.INIT=16'h2230;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(bridge_interruptCtrl_start_flag_10),
    .I1(bridge_interruptCtrl_drop_flag),
    .I2(bridge_interruptCtrl_drop_enable),
    .I3(bridge_interruptCtrl_end_flag_9) 
);
defparam n381_s4.INIT=16'h5040;
  LUT4 n355_s5 (
    .F(n355_10),
    .I0(bridge_dataCounter_2_11),
    .I1(bridge_inAckState),
    .I2(n927_5),
    .I3(n993_4) 
);
defparam n355_s5.INIT=16'h2088;
  LUT2 i2cCtrl_io_bus_rsp_valid_s9 (
    .F(i2cCtrl_io_bus_rsp_valid_15),
    .I0(bridge_inAckState),
    .I1(bridge_txAck_valid) 
);
defparam i2cCtrl_io_bus_rsp_valid_s9.INIT=4'h8;
  LUT4 i2cCtrl_io_bus_rsp_valid_s10 (
    .F(i2cCtrl_io_bus_rsp_valid_17),
    .I0(bridge_wasntAck),
    .I1(bridge_inAckState),
    .I2(bridge_txData_valid),
    .I3(i2cCtrl_io_bus_rsp_valid_15) 
);
defparam i2cCtrl_io_bus_rsp_valid_s10.INIT=16'h0045;
  LUT4 bridge_interruptCtrl_filterGen_flag_s4 (
    .F(bridge_interruptCtrl_filterGen_flag_10),
    .I0(_zz_when_I2cCtrl_l299_regNext),
    .I1(bridge_addressFilter_addresses_0_enable),
    .I2(n162_3),
    .I3(bridge_interruptCtrl_filterGen_enable) 
);
defparam bridge_interruptCtrl_filterGen_flag_s4.INIT=16'h40FF;
  LUT3 n1025_s1 (
    .F(n1025_5),
    .I0(n943_4),
    .I1(n943_25),
    .I2(n943_13) 
);
defparam n1025_s1.INIT=8'h40;
  LUT4 n959_s2 (
    .F(n959_6),
    .I0(n943_6),
    .I1(n943_4),
    .I2(n943_25),
    .I3(n943_13) 
);
defparam n959_s2.INIT=16'h4000;
  LUT4 bridge_txAck_enable_s5 (
    .F(bridge_txAck_enable_12),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_25),
    .I3(n943_6) 
);
defparam bridge_txAck_enable_s5.INIT=16'hBAAA;
  LUT3 bridge_txData_enable_s6 (
    .F(bridge_txData_enable_13),
    .I0(n361_4),
    .I1(n212_6),
    .I2(ctrl_inFrame) 
);
defparam bridge_txData_enable_s6.INIT=8'hBA;
  DFFCE bridge_addressFilter_addresses_0_enable_s0 (
    .Q(bridge_addressFilter_addresses_0_enable),
    .D(pwm_1_apb_PWDATA_15),
    .CLK(clk_osc),
    .CE(n1014_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_rxDataEnable_s0 (
    .Q(bridge_interruptCtrl_rxDataEnable),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_rxAckEnable_s0 (
    .Q(bridge_interruptCtrl_rxAckEnable),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_txDataEnable_s0 (
    .Q(bridge_interruptCtrl_txDataEnable),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_txAckEnable_s0 (
    .Q(bridge_interruptCtrl_txAckEnable),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_start_enable_s0 (
    .Q(bridge_interruptCtrl_start_enable),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_restart_enable_s0 (
    .Q(bridge_interruptCtrl_restart_enable),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_end_enable_s0 (
    .Q(bridge_interruptCtrl_end_enable),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_drop_enable_s0 (
    .Q(bridge_interruptCtrl_drop_enable),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE bridge_interruptCtrl_filterGen_enable_s0 (
    .Q(bridge_interruptCtrl_filterGen_enable),
    .D(pwm_1_apb_PWDATA_17),
    .CLK(clk_osc),
    .CE(n950_3),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_9_s0 (
    .Q(_zz_io_config_samplingClockDivider[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_7_s0 (
    .Q(_zz_io_config_samplingClockDivider[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_6_s0 (
    .Q(_zz_io_config_samplingClockDivider[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_5_s0 (
    .Q(_zz_io_config_samplingClockDivider[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_4_s0 (
    .Q(_zz_io_config_samplingClockDivider[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_3_s0 (
    .Q(_zz_io_config_samplingClockDivider[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_2_s0 (
    .Q(_zz_io_config_samplingClockDivider[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_1_s0 (
    .Q(_zz_io_config_samplingClockDivider[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_0_s0 (
    .Q(_zz_io_config_samplingClockDivider[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n959_6),
    .CLEAR(n1432_6) 
);
  DFFP bridge_i2cBuffer_scl_write_regNext_s0 (
    .Q(i2c_apb_io_i2c_scl_write),
    .D(i2cCtrl_io_i2c_scl_write),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  DFFP bridge_i2cBuffer_sda_write_regNext_s0 (
    .Q(i2c_apb_io_i2c_sda_write),
    .D(i2cCtrl_io_i2c_sda_write),
    .CLK(clk_osc),
    .PRESET(n1432_6) 
);
  DFFE bridge_addressFilter_byte0_7_s0 (
    .Q(bridge_addressFilter_byte0[7]),
    .D(bridge_rxData_value[7]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte0_6_s0 (
    .Q(bridge_addressFilter_byte0[6]),
    .D(bridge_rxData_value[6]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte0_5_s0 (
    .Q(bridge_addressFilter_byte0[5]),
    .D(bridge_rxData_value[5]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte0_4_s0 (
    .Q(bridge_addressFilter_byte0[4]),
    .D(bridge_rxData_value[4]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte0_3_s0 (
    .Q(bridge_addressFilter_byte0[3]),
    .D(bridge_rxData_value[3]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte0_2_s0 (
    .Q(bridge_addressFilter_byte0[2]),
    .D(bridge_rxData_value[2]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte0_1_s0 (
    .Q(bridge_addressFilter_byte0[1]),
    .D(bridge_rxData_value[1]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte0_0_s0 (
    .Q(bridge_addressFilter_byte0[0]),
    .D(bridge_rxData_value[0]),
    .CLK(clk_osc),
    .CE(n969_5) 
);
  DFFE bridge_addressFilter_byte1_7_s0 (
    .Q(bridge_addressFilter_byte1[7]),
    .D(bridge_rxData_value[7]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_6_s0 (
    .Q(bridge_addressFilter_byte1[6]),
    .D(bridge_rxData_value[6]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_5_s0 (
    .Q(bridge_addressFilter_byte1[5]),
    .D(bridge_rxData_value[5]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_4_s0 (
    .Q(bridge_addressFilter_byte1[4]),
    .D(bridge_rxData_value[4]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_3_s0 (
    .Q(bridge_addressFilter_byte1[3]),
    .D(bridge_rxData_value[3]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_2_s0 (
    .Q(bridge_addressFilter_byte1[2]),
    .D(bridge_rxData_value[2]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_1_s0 (
    .Q(bridge_addressFilter_byte1[1]),
    .D(bridge_rxData_value[1]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_0_s0 (
    .Q(bridge_addressFilter_byte1[0]),
    .D(bridge_rxData_value[0]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFR _zz_when_I2cCtrl_l299_regNext_s0 (
    .Q(_zz_when_I2cCtrl_l299_regNext),
    .D(n162_3),
    .CLK(clk_osc),
    .RESET(_zz_when_I2cCtrl_l299_regNext_7) 
);
  DFFE bridge_rxData_value_7_s0 (
    .Q(bridge_rxData_value[7]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n993_3) 
);
  DFFE bridge_rxData_value_6_s0 (
    .Q(bridge_rxData_value[6]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n994_3) 
);
  DFFE bridge_rxData_value_5_s0 (
    .Q(bridge_rxData_value[5]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n995_3) 
);
  DFFE bridge_rxData_value_4_s0 (
    .Q(bridge_rxData_value[4]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n996_3) 
);
  DFFE bridge_rxData_value_3_s0 (
    .Q(bridge_rxData_value[3]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n997_3) 
);
  DFFE bridge_rxData_value_2_s0 (
    .Q(bridge_rxData_value[2]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n998_3) 
);
  DFFE bridge_rxData_value_1_s0 (
    .Q(bridge_rxData_value[1]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n999_6) 
);
  DFFE bridge_rxData_value_0_s0 (
    .Q(bridge_rxData_value[0]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n349_6) 
);
  DFFE bridge_txData_value_7_s0 (
    .Q(bridge_txData_value[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_6_s0 (
    .Q(bridge_txData_value[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_5_s0 (
    .Q(bridge_txData_value[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_4_s0 (
    .Q(bridge_txData_value[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_3_s0 (
    .Q(bridge_txData_value[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_2_s0 (
    .Q(bridge_txData_value[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_1_s0 (
    .Q(bridge_txData_value[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_0_s0 (
    .Q(bridge_txData_value[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txAck_value_s0 (
    .Q(bridge_txAck_value),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n364_4) 
);
  DFFE bridge_addressFilter_addresses_0_value_9_s0 (
    .Q(bridge_addressFilter_addresses_0_value[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_7_s0 (
    .Q(bridge_addressFilter_addresses_0_value[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_6_s0 (
    .Q(bridge_addressFilter_addresses_0_value[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_5_s0 (
    .Q(bridge_addressFilter_addresses_0_value[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_4_s0 (
    .Q(bridge_addressFilter_addresses_0_value[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_3_s0 (
    .Q(bridge_addressFilter_addresses_0_value[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_2_s0 (
    .Q(bridge_addressFilter_addresses_0_value[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_1_s0 (
    .Q(bridge_addressFilter_addresses_0_value[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_0_s0 (
    .Q(bridge_addressFilter_addresses_0_value[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE _zz_io_config_timeout_9_s0 (
    .Q(_zz_io_config_timeout[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_9_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_7_s0 (
    .Q(_zz_io_config_timeout[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_7_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_6_s0 (
    .Q(_zz_io_config_timeout[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_6_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_5_s0 (
    .Q(_zz_io_config_timeout[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_5_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_4_s0 (
    .Q(_zz_io_config_timeout[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_4_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_3_s0 (
    .Q(_zz_io_config_timeout[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_3_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_2_s0 (
    .Q(_zz_io_config_timeout[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_2_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_1_s0 (
    .Q(_zz_io_config_timeout[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_1_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_0_s0 (
    .Q(_zz_io_config_timeout[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_0_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_5_s0 (
    .Q(_zz_io_config_tsuData[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_5_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_4_s0 (
    .Q(_zz_io_config_tsuData[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_4_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_3_s0 (
    .Q(_zz_io_config_tsuData[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_3_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_2_s0 (
    .Q(_zz_io_config_tsuData[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_2_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_1_s0 (
    .Q(_zz_io_config_tsuData[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_1_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_0_s0 (
    .Q(_zz_io_config_tsuData[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_0_s0.INIT=1'b0;
  DFFC bridge_rxData_event_s0 (
    .Q(bridge_rxData_event),
    .D(n349_6),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
  DFFPE bridge_txData_repeat_s1 (
    .Q(bridge_txData_repeat),
    .D(n362_7),
    .CLK(clk_osc),
    .CE(bridge_txData_repeat_9),
    .PRESET(n1432_6) 
);
defparam bridge_txData_repeat_s1.INIT=1'b1;
  DFFCE bridge_txData_enable_s1 (
    .Q(bridge_txData_enable),
    .D(n361_4),
    .CLK(clk_osc),
    .CE(bridge_txData_enable_13),
    .CLEAR(n1432_6) 
);
defparam bridge_txData_enable_s1.INIT=1'b0;
  DFFPE bridge_txAck_valid_s1 (
    .Q(bridge_txAck_valid),
    .D(bridge_txAck_repeat_9),
    .CLK(clk_osc),
    .CE(bridge_txAck_valid_8),
    .PRESET(n1432_6) 
);
defparam bridge_txAck_valid_s1.INIT=1'b1;
  DFFPE bridge_txAck_repeat_s1 (
    .Q(bridge_txAck_repeat),
    .D(n365_7),
    .CLK(clk_osc),
    .CE(bridge_txAck_repeat_9),
    .PRESET(n1432_6) 
);
defparam bridge_txAck_repeat_s1.INIT=1'b1;
  DFFCE bridge_txAck_enable_s1 (
    .Q(bridge_txAck_enable),
    .D(n364_4),
    .CLK(clk_osc),
    .CE(bridge_txAck_enable_12),
    .CLEAR(n1432_6) 
);
defparam bridge_txAck_enable_s1.INIT=1'b0;
  DFFCE bridge_dataCounter_2_s1 (
    .Q(bridge_dataCounter[2]),
    .D(n343_5),
    .CLK(clk_osc),
    .CE(bridge_dataCounter_2_14),
    .CLEAR(n1432_6) 
);
defparam bridge_dataCounter_2_s1.INIT=1'b0;
  DFFCE bridge_wasntAck_s1 (
    .Q(bridge_wasntAck),
    .D(n353_7),
    .CLK(clk_osc),
    .CE(bridge_wasntAck_8),
    .CLEAR(n1432_6) 
);
defparam bridge_wasntAck_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_start_flag_s1 (
    .Q(bridge_interruptCtrl_start_flag),
    .D(n369_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_start_flag_8),
    .CLEAR(n1432_6) 
);
defparam bridge_interruptCtrl_start_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_end_flag_s1 (
    .Q(bridge_interruptCtrl_end_flag),
    .D(n377_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_end_flag_8),
    .CLEAR(n1432_6) 
);
defparam bridge_interruptCtrl_end_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_filterGen_flag_s1 (
    .Q(bridge_interruptCtrl_filterGen_flag),
    .D(bridge_interruptCtrl_filterGen_enable),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_filterGen_flag_10),
    .CLEAR(n1432_6) 
);
defparam bridge_interruptCtrl_filterGen_flag_s1.INIT=1'b0;
  DFFPE bridge_txData_valid_s1 (
    .Q(bridge_txData_valid),
    .D(bridge_txData_repeat_9),
    .CLK(clk_osc),
    .CE(bridge_txData_valid_8),
    .PRESET(n1432_6) 
);
defparam bridge_txData_valid_s1.INIT=1'b1;
  DFFC bridge_addressFilter_state_1_s5 (
    .Q(bridge_addressFilter_state[1]),
    .D(n304_20),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam bridge_addressFilter_state_1_s5.INIT=1'b0;
  DFFC bridge_addressFilter_state_0_s4 (
    .Q(bridge_addressFilter_state[0]),
    .D(n305_22),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam bridge_addressFilter_state_0_s4.INIT=1'b0;
  DFFC bridge_dataCounter_1_s3 (
    .Q(bridge_dataCounter[1]),
    .D(n344_8),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam bridge_dataCounter_1_s3.INIT=1'b0;
  DFFC bridge_dataCounter_0_s3 (
    .Q(bridge_dataCounter[0]),
    .D(n345_8),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam bridge_dataCounter_0_s3.INIT=1'b0;
  DFFC bridge_interruptCtrl_restart_flag_s5 (
    .Q(bridge_interruptCtrl_restart_flag),
    .D(n373_9),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam bridge_interruptCtrl_restart_flag_s5.INIT=1'b0;
  DFFC bridge_interruptCtrl_drop_flag_s4 (
    .Q(bridge_interruptCtrl_drop_flag),
    .D(n381_9),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam bridge_interruptCtrl_drop_flag_s4.INIT=1'b0;
  DFFC bridge_inAckState_s4 (
    .Q(bridge_inAckState),
    .D(n355_10),
    .CLK(clk_osc),
    .CLEAR(n1432_6) 
);
defparam bridge_inAckState_s4.INIT=1'b0;
  DFFE _zz_io_config_timeout_19_s1 (
    .Q(_zz_io_config_timeout[19]),
    .D(n3384_3),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_19_s1.INIT=1'b0;
  DFFE _zz_io_config_timeout_15_s1 (
    .Q(_zz_io_config_timeout[15]),
    .D(n1056_11),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_15_s1.INIT=1'b0;
  DFFE _zz_io_config_timeout_14_s1 (
    .Q(_zz_io_config_timeout[14]),
    .D(n1061_5),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_14_s1.INIT=1'b0;
  DFFE bridge_addressFilter_addresses_0_is10Bit_s1 (
    .Q(bridge_addressFilter_addresses_0_is10Bit),
    .D(n1061_5),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  ALU n138_s0 (
    .SUM(n138_1_SUM),
    .COUT(n138_3),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n138_s0.ALU_MODE=3;
  ALU n139_s0 (
    .SUM(n139_1_SUM),
    .COUT(n139_3),
    .I0(bridge_addressFilter_byte0[2]),
    .I1(bridge_addressFilter_addresses_0_value[1]),
    .I3(GND),
    .CIN(n138_3) 
);
defparam n139_s0.ALU_MODE=3;
  ALU n140_s0 (
    .SUM(n140_1_SUM),
    .COUT(n140_3),
    .I0(bridge_addressFilter_byte0[3]),
    .I1(bridge_addressFilter_addresses_0_value[2]),
    .I3(GND),
    .CIN(n139_3) 
);
defparam n140_s0.ALU_MODE=3;
  ALU n141_s0 (
    .SUM(n141_1_SUM),
    .COUT(n141_3),
    .I0(bridge_addressFilter_byte0[4]),
    .I1(bridge_addressFilter_addresses_0_value[3]),
    .I3(GND),
    .CIN(n140_3) 
);
defparam n141_s0.ALU_MODE=3;
  ALU n142_s0 (
    .SUM(n142_1_SUM),
    .COUT(n142_3),
    .I0(bridge_addressFilter_byte0[5]),
    .I1(bridge_addressFilter_addresses_0_value[4]),
    .I3(GND),
    .CIN(n141_3) 
);
defparam n142_s0.ALU_MODE=3;
  ALU n143_s0 (
    .SUM(n143_1_SUM),
    .COUT(n143_3),
    .I0(bridge_addressFilter_byte0[6]),
    .I1(bridge_addressFilter_addresses_0_value[5]),
    .I3(GND),
    .CIN(n142_3) 
);
defparam n143_s0.ALU_MODE=3;
  ALU n144_s0 (
    .SUM(n144_1_SUM),
    .COUT(n144_3),
    .I0(bridge_addressFilter_byte0[7]),
    .I1(bridge_addressFilter_addresses_0_value[6]),
    .I3(GND),
    .CIN(n143_3) 
);
defparam n144_s0.ALU_MODE=3;
  ALU n148_s0 (
    .SUM(n148_1_SUM),
    .COUT(n148_3),
    .I0(bridge_addressFilter_byte1[0]),
    .I1(bridge_addressFilter_addresses_0_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n148_s0.ALU_MODE=3;
  ALU n149_s0 (
    .SUM(n149_1_SUM),
    .COUT(n149_3),
    .I0(bridge_addressFilter_byte1[1]),
    .I1(bridge_addressFilter_addresses_0_value[1]),
    .I3(GND),
    .CIN(n148_3) 
);
defparam n149_s0.ALU_MODE=3;
  ALU n150_s0 (
    .SUM(n150_1_SUM),
    .COUT(n150_3),
    .I0(bridge_addressFilter_byte1[2]),
    .I1(bridge_addressFilter_addresses_0_value[2]),
    .I3(GND),
    .CIN(n149_3) 
);
defparam n150_s0.ALU_MODE=3;
  ALU n151_s0 (
    .SUM(n151_1_SUM),
    .COUT(n151_3),
    .I0(bridge_addressFilter_byte1[3]),
    .I1(bridge_addressFilter_addresses_0_value[3]),
    .I3(GND),
    .CIN(n150_3) 
);
defparam n151_s0.ALU_MODE=3;
  ALU n152_s0 (
    .SUM(n152_1_SUM),
    .COUT(n152_3),
    .I0(bridge_addressFilter_byte1[4]),
    .I1(bridge_addressFilter_addresses_0_value[4]),
    .I3(GND),
    .CIN(n151_3) 
);
defparam n152_s0.ALU_MODE=3;
  ALU n153_s0 (
    .SUM(n153_1_SUM),
    .COUT(n153_3),
    .I0(bridge_addressFilter_byte1[5]),
    .I1(bridge_addressFilter_addresses_0_value[5]),
    .I3(GND),
    .CIN(n152_3) 
);
defparam n153_s0.ALU_MODE=3;
  ALU n154_s0 (
    .SUM(n154_1_SUM),
    .COUT(n154_3),
    .I0(bridge_addressFilter_byte1[6]),
    .I1(bridge_addressFilter_addresses_0_value[6]),
    .I3(GND),
    .CIN(n153_3) 
);
defparam n154_s0.ALU_MODE=3;
  ALU n155_s0 (
    .SUM(n155_1_SUM),
    .COUT(n155_3),
    .I0(bridge_addressFilter_byte1[7]),
    .I1(bridge_addressFilter_addresses_0_value[7]),
    .I3(GND),
    .CIN(n154_3) 
);
defparam n155_s0.ALU_MODE=3;
  ALU n156_s0 (
    .SUM(n156_1_SUM),
    .COUT(n156_3),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I3(GND),
    .CIN(n155_3) 
);
defparam n156_s0.ALU_MODE=3;
  ALU n157_s0 (
    .SUM(n157_1_SUM),
    .COUT(n157_3),
    .I0(bridge_addressFilter_byte0[2]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I3(GND),
    .CIN(n156_3) 
);
defparam n157_s0.ALU_MODE=3;
  MUX2_LUT5 n202_s15 (
    .O(n202_15),
    .I0(n202_11),
    .I1(n202_10),
    .S0(bridge_dataCounter[1]) 
);
  MUX2_LUT5 n202_s14 (
    .O(n202_17),
    .I0(n202_13),
    .I1(n202_12),
    .S0(bridge_dataCounter[1]) 
);
  MUX2_LUT6 n202_s13 (
    .O(n202_19),
    .I0(n202_17),
    .I1(n202_15),
    .S0(bridge_dataCounter[2]) 
);
  INV _zz_when_I2cCtrl_l299_regNext_s3 (
    .O(_zz_when_I2cCtrl_l299_regNext_7),
    .I(bridge_addressFilter_addresses_0_enable) 
);
  I2cSlave i2cCtrl (
    .clk_osc(clk_osc),
    .n1432_6(n1432_6),
    .i2cCtrl_io_bus_rsp_valid(i2cCtrl_io_bus_rsp_valid),
    .n200_3(n200_3),
    .i2cCtrl_io_bus_rsp_enable_6(i2cCtrl_io_bus_rsp_enable_6),
    .i2cCtrl_io_bus_rsp_data(i2cCtrl_io_bus_rsp_data),
    .bridge_interruptCtrl_start_flag_9(bridge_interruptCtrl_start_flag_9),
    .i2cCtrl_io_bus_rsp_valid_4(i2cCtrl_io_bus_rsp_valid_4),
    .i2cCtrl_io_bus_rsp_valid_5(i2cCtrl_io_bus_rsp_valid_5),
    .bridge_wasntAck(bridge_wasntAck),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    ._zz_io_config_samplingClockDivider_0(_zz_io_config_samplingClockDivider[0]),
    ._zz_io_config_samplingClockDivider_1(_zz_io_config_samplingClockDivider[1]),
    ._zz_io_config_samplingClockDivider_2(_zz_io_config_samplingClockDivider[2]),
    ._zz_io_config_samplingClockDivider_3(_zz_io_config_samplingClockDivider[3]),
    ._zz_io_config_samplingClockDivider_4(_zz_io_config_samplingClockDivider[4]),
    ._zz_io_config_samplingClockDivider_5(_zz_io_config_samplingClockDivider[5]),
    ._zz_io_config_samplingClockDivider_6(_zz_io_config_samplingClockDivider[6]),
    ._zz_io_config_samplingClockDivider_7(_zz_io_config_samplingClockDivider[7]),
    ._zz_io_config_samplingClockDivider_9(_zz_io_config_samplingClockDivider[9]),
    ._zz_io_config_tsuData(_zz_io_config_tsuData[5:0]),
    ._zz_io_config_timeout_0(_zz_io_config_timeout[0]),
    ._zz_io_config_timeout_1(_zz_io_config_timeout[1]),
    ._zz_io_config_timeout_2(_zz_io_config_timeout[2]),
    ._zz_io_config_timeout_3(_zz_io_config_timeout[3]),
    ._zz_io_config_timeout_4(_zz_io_config_timeout[4]),
    ._zz_io_config_timeout_5(_zz_io_config_timeout[5]),
    ._zz_io_config_timeout_6(_zz_io_config_timeout[6]),
    ._zz_io_config_timeout_7(_zz_io_config_timeout[7]),
    ._zz_io_config_timeout_9(_zz_io_config_timeout[9]),
    ._zz_io_config_timeout_14(_zz_io_config_timeout[14]),
    ._zz_io_config_timeout_15(_zz_io_config_timeout[15]),
    ._zz_io_config_timeout_19(_zz_io_config_timeout[19]),
    .i2cCtrl_io_bus_cmd_data(i2cCtrl_io_bus_cmd_data),
    .filter_scl(filter_scl),
    .filter_scl_regNext(filter_scl_regNext),
    .filter_sda_regNext(filter_sda_regNext),
    .ctrl_rspBufferIn_rValid(ctrl_rspBufferIn_rValid),
    .ctrl_inFrame(ctrl_inFrame),
    .ctrl_inFrameData(ctrl_inFrameData),
    .when_I2CSlave_l239(when_I2CSlave_l239),
    .n212_6(n212_6),
    .i2cCtrl_io_i2c_scl_write(i2cCtrl_io_i2c_scl_write),
    .i2cCtrl_io_i2c_sda_write(i2cCtrl_io_i2c_sda_write),
    .n235_5(n235_5),
    .n244_4(n244_4),
    .n212_7(n212_7)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Apb3I2cCtrl */
module MyTopLevel (
  clk_osc,
  resetn_d,
  i2c_scl_in,
  i2c_sda_in,
  pwm_ch_out_ch8_d,
  pwm_ch_out_ch7_d,
  pwm_ch_out_ch6_d,
  pwm_ch_out_ch5_d,
  pwm_ch_out_ch4_d,
  pwm_ch_out_ch3_d,
  pwm_ch_out_ch2_d,
  pwm_ch_out_ch1_d,
  i2c_apb_io_i2c_scl_write,
  i2c_apb_io_i2c_sda_write
)
;
input clk_osc;
input resetn_d;
input i2c_scl_in;
input i2c_sda_in;
output pwm_ch_out_ch8_d;
output pwm_ch_out_ch7_d;
output pwm_ch_out_ch6_d;
output pwm_ch_out_ch5_d;
output pwm_ch_out_ch4_d;
output pwm_ch_out_ch3_d;
output pwm_ch_out_ch2_d;
output pwm_ch_out_ch1_d;
output i2c_apb_io_i2c_scl_write;
output i2c_apb_io_i2c_sda_write;
wire apb_operate_area_operating_4;
wire n3384_3;
wire n1061_5;
wire n3384_4;
wire n3384_6;
wire when_MyTopLevel_l185_4;
wire ctrl_slave_drive_state_3_9;
wire ctrl_fsm_idle_state_3_9;
wire pwm_1_apb_PWDATA_15_5;
wire when_MyTopLevel_l185_7;
wire when_MyTopLevel_l185_8;
wire pwm_1_apb_PWDATA_9_7;
wire n2388_18;
wire n2388_19;
wire when_MyTopLevel_l185_9;
wire n1056_11;
wire ctrl_master_drive_state_3_11;
wire n1432_6;
wire i2c_apb_io_interrupt;
wire n950_4;
wire n1045_4;
wire n950_8;
wire n943_23;
wire [1:0] int_ctrl_int_ctrl_state;
wire [2:0] init_state;
wire [2:2] ctrl_fsm_stateReg;
wire [2:0] ctrl_slave_drive_state;
wire [2:0] ctrl_master_drive_state;
wire [2:0] ctrl_fsm_idle_state;
wire [17:0] pwm_1_apb_PWDATA;
wire [7:0] i2c_apb_io_apb_PRDATA;
wire VCC;
wire GND;
  PWM pwm_1 (
    .clk_osc(clk_osc),
    .i2c_apb_io_interrupt(i2c_apb_io_interrupt),
    .n943_23(n943_23),
    .n950_4(n950_4),
    .n1045_4(n1045_4),
    .n950_8(n950_8),
    .resetn_d(resetn_d),
    .i2c_apb_io_apb_PRDATA(i2c_apb_io_apb_PRDATA[7:0]),
    .apb_operate_area_operating_4(apb_operate_area_operating_4),
    .n3384_3(n3384_3),
    .n1061_5(n1061_5),
    .n3384_4(n3384_4),
    .n3384_6(n3384_6),
    .when_MyTopLevel_l185_4(when_MyTopLevel_l185_4),
    .ctrl_slave_drive_state_3_9(ctrl_slave_drive_state_3_9),
    .ctrl_fsm_idle_state_3_9(ctrl_fsm_idle_state_3_9),
    .pwm_1_apb_PWDATA_15_5(pwm_1_apb_PWDATA_15_5),
    .when_MyTopLevel_l185_7(when_MyTopLevel_l185_7),
    .when_MyTopLevel_l185_8(when_MyTopLevel_l185_8),
    .pwm_1_apb_PWDATA_9_7(pwm_1_apb_PWDATA_9_7),
    .n2388_18(n2388_18),
    .n2388_19(n2388_19),
    .when_MyTopLevel_l185_9(when_MyTopLevel_l185_9),
    .n1056_11(n1056_11),
    .ctrl_master_drive_state_3_11(ctrl_master_drive_state_3_11),
    .pwm_ch_out_ch8_d(pwm_ch_out_ch8_d),
    .pwm_ch_out_ch7_d(pwm_ch_out_ch7_d),
    .pwm_ch_out_ch6_d(pwm_ch_out_ch6_d),
    .pwm_ch_out_ch5_d(pwm_ch_out_ch5_d),
    .pwm_ch_out_ch4_d(pwm_ch_out_ch4_d),
    .pwm_ch_out_ch3_d(pwm_ch_out_ch3_d),
    .pwm_ch_out_ch2_d(pwm_ch_out_ch2_d),
    .pwm_ch_out_ch1_d(pwm_ch_out_ch1_d),
    .n1432_6(n1432_6),
    .int_ctrl_int_ctrl_state(int_ctrl_int_ctrl_state[1:0]),
    .init_state(init_state[2:0]),
    .ctrl_fsm_stateReg(ctrl_fsm_stateReg[2]),
    .ctrl_slave_drive_state(ctrl_slave_drive_state[2:0]),
    .ctrl_master_drive_state(ctrl_master_drive_state[2:0]),
    .ctrl_fsm_idle_state(ctrl_fsm_idle_state[2:0]),
    .pwm_1_apb_PWDATA_0(pwm_1_apb_PWDATA[0]),
    .pwm_1_apb_PWDATA_1(pwm_1_apb_PWDATA[1]),
    .pwm_1_apb_PWDATA_2(pwm_1_apb_PWDATA[2]),
    .pwm_1_apb_PWDATA_3(pwm_1_apb_PWDATA[3]),
    .pwm_1_apb_PWDATA_4(pwm_1_apb_PWDATA[4]),
    .pwm_1_apb_PWDATA_5(pwm_1_apb_PWDATA[5]),
    .pwm_1_apb_PWDATA_6(pwm_1_apb_PWDATA[6]),
    .pwm_1_apb_PWDATA_7(pwm_1_apb_PWDATA[7]),
    .pwm_1_apb_PWDATA_9(pwm_1_apb_PWDATA[9]),
    .pwm_1_apb_PWDATA_15(pwm_1_apb_PWDATA[15]),
    .pwm_1_apb_PWDATA_17(pwm_1_apb_PWDATA[17])
);
  Apb3I2cCtrl i2c_apb (
    .clk_osc(clk_osc),
    .n1432_6(n1432_6),
    .n3384_4(n3384_4),
    .when_MyTopLevel_l185_7(when_MyTopLevel_l185_7),
    .when_MyTopLevel_l185_8(when_MyTopLevel_l185_8),
    .ctrl_master_drive_state_3_11(ctrl_master_drive_state_3_11),
    .n3384_6(n3384_6),
    .pwm_1_apb_PWDATA_9_7(pwm_1_apb_PWDATA_9_7),
    .ctrl_slave_drive_state_3_9(ctrl_slave_drive_state_3_9),
    .n2388_19(n2388_19),
    .when_MyTopLevel_l185_9(when_MyTopLevel_l185_9),
    .n2388_18(n2388_18),
    .ctrl_fsm_idle_state_3_9(ctrl_fsm_idle_state_3_9),
    .pwm_1_apb_PWDATA_15_5(pwm_1_apb_PWDATA_15_5),
    .when_MyTopLevel_l185_4(when_MyTopLevel_l185_4),
    .apb_operate_area_operating_4(apb_operate_area_operating_4),
    .n3384_3(n3384_3),
    .n1056_11(n1056_11),
    .n1061_5(n1061_5),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    .pwm_1_apb_PWDATA_0(pwm_1_apb_PWDATA[0]),
    .pwm_1_apb_PWDATA_1(pwm_1_apb_PWDATA[1]),
    .pwm_1_apb_PWDATA_2(pwm_1_apb_PWDATA[2]),
    .pwm_1_apb_PWDATA_3(pwm_1_apb_PWDATA[3]),
    .pwm_1_apb_PWDATA_4(pwm_1_apb_PWDATA[4]),
    .pwm_1_apb_PWDATA_5(pwm_1_apb_PWDATA[5]),
    .pwm_1_apb_PWDATA_6(pwm_1_apb_PWDATA[6]),
    .pwm_1_apb_PWDATA_7(pwm_1_apb_PWDATA[7]),
    .pwm_1_apb_PWDATA_9(pwm_1_apb_PWDATA[9]),
    .pwm_1_apb_PWDATA_15(pwm_1_apb_PWDATA[15]),
    .pwm_1_apb_PWDATA_17(pwm_1_apb_PWDATA[17]),
    .init_state(init_state[2:0]),
    .ctrl_fsm_stateReg(ctrl_fsm_stateReg[2]),
    .ctrl_slave_drive_state(ctrl_slave_drive_state[2:0]),
    .ctrl_master_drive_state(ctrl_master_drive_state[2:0]),
    .ctrl_fsm_idle_state(ctrl_fsm_idle_state[2:0]),
    .int_ctrl_int_ctrl_state(int_ctrl_int_ctrl_state[1:0]),
    .i2c_apb_io_i2c_scl_write(i2c_apb_io_i2c_scl_write),
    .i2c_apb_io_i2c_sda_write(i2c_apb_io_i2c_sda_write),
    .i2c_apb_io_interrupt(i2c_apb_io_interrupt),
    .n950_4(n950_4),
    .n1045_4(n1045_4),
    .n950_8(n950_8),
    .n943_23(n943_23),
    .i2c_apb_io_apb_PRDATA(i2c_apb_io_apb_PRDATA[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* MyTopLevel */
module Gowin_OSC (
  clk_osc
)
;
output clk_osc;
wire VCC;
wire GND;
  OSCH osc_inst (
    .OSCOUT(clk_osc) 
);
defparam osc_inst.FREQ_DIV=6;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_OSC */
module TopWrap (
  pwm_ch_out_ch1,
  pwm_ch_out_ch2,
  pwm_ch_out_ch3,
  pwm_ch_out_ch4,
  pwm_ch_out_ch5,
  pwm_ch_out_ch6,
  pwm_ch_out_ch7,
  pwm_ch_out_ch8,
  i2c_scl,
  i2c_sda,
  resetn
)
;
output pwm_ch_out_ch1;
output pwm_ch_out_ch2;
output pwm_ch_out_ch3;
output pwm_ch_out_ch4;
output pwm_ch_out_ch5;
output pwm_ch_out_ch6;
output pwm_ch_out_ch7;
output pwm_ch_out_ch8;
inout i2c_scl;
inout i2c_sda;
input resetn;
wire resetn_d;
wire i2c_scl_in;
wire i2c_sda_in;
wire pwm_ch_out_ch8_d;
wire pwm_ch_out_ch7_d;
wire pwm_ch_out_ch6_d;
wire pwm_ch_out_ch5_d;
wire pwm_ch_out_ch4_d;
wire pwm_ch_out_ch3_d;
wire pwm_ch_out_ch2_d;
wire pwm_ch_out_ch1_d;
wire i2c_apb_io_i2c_scl_write;
wire i2c_apb_io_i2c_sda_write;
wire clk_osc;
wire VCC;
wire GND;
  IBUF resetn_ibuf (
    .O(resetn_d),
    .I(resetn) 
);
  IOBUF i2c_scl_iobuf (
    .O(i2c_scl_in),
    .IO(i2c_scl),
    .I(GND),
    .OEN(i2c_apb_io_i2c_scl_write) 
);
  IOBUF i2c_sda_iobuf (
    .O(i2c_sda_in),
    .IO(i2c_sda),
    .I(GND),
    .OEN(i2c_apb_io_i2c_sda_write) 
);
  OBUF pwm_ch_out_ch1_obuf (
    .O(pwm_ch_out_ch1),
    .I(pwm_ch_out_ch1_d) 
);
  OBUF pwm_ch_out_ch2_obuf (
    .O(pwm_ch_out_ch2),
    .I(pwm_ch_out_ch2_d) 
);
  OBUF pwm_ch_out_ch3_obuf (
    .O(pwm_ch_out_ch3),
    .I(pwm_ch_out_ch3_d) 
);
  OBUF pwm_ch_out_ch4_obuf (
    .O(pwm_ch_out_ch4),
    .I(pwm_ch_out_ch4_d) 
);
  OBUF pwm_ch_out_ch5_obuf (
    .O(pwm_ch_out_ch5),
    .I(pwm_ch_out_ch5_d) 
);
  OBUF pwm_ch_out_ch6_obuf (
    .O(pwm_ch_out_ch6),
    .I(pwm_ch_out_ch6_d) 
);
  OBUF pwm_ch_out_ch7_obuf (
    .O(pwm_ch_out_ch7),
    .I(pwm_ch_out_ch7_d) 
);
  OBUF pwm_ch_out_ch8_obuf (
    .O(pwm_ch_out_ch8),
    .I(pwm_ch_out_ch8_d) 
);
  MyTopLevel mytop (
    .clk_osc(clk_osc),
    .resetn_d(resetn_d),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    .pwm_ch_out_ch8_d(pwm_ch_out_ch8_d),
    .pwm_ch_out_ch7_d(pwm_ch_out_ch7_d),
    .pwm_ch_out_ch6_d(pwm_ch_out_ch6_d),
    .pwm_ch_out_ch5_d(pwm_ch_out_ch5_d),
    .pwm_ch_out_ch4_d(pwm_ch_out_ch4_d),
    .pwm_ch_out_ch3_d(pwm_ch_out_ch3_d),
    .pwm_ch_out_ch2_d(pwm_ch_out_ch2_d),
    .pwm_ch_out_ch1_d(pwm_ch_out_ch1_d),
    .i2c_apb_io_i2c_scl_write(i2c_apb_io_i2c_scl_write),
    .i2c_apb_io_i2c_sda_write(i2c_apb_io_i2c_sda_write)
);
  Gowin_OSC osc (
    .clk_osc(clk_osc)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TopWrap */
