INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora/Maquina_Expendedora.srcs/sim_1/new/divisorReloj_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisorReloj_tb'
