# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fulladder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/22.1std/fourbitadder_beh.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:25:25 on Sep 05,2023
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/22.1std/fourbitadder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fourbitadder_beh
# -- Compiling architecture behavioral of fourbitadder_beh
# End time: 18:25:25 on Sep 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/intelFPGA_lite/22.1std/simulation/questa/fourbitadder_beh_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:25:43 on Sep 05,2023
# vcom -reportprogress 300 -work work C:/intelFPGA_lite/22.1std/simulation/questa/fourbitadder_beh_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fourbitadder_beh_vhd_tst
# -- Compiling architecture fourbitadder_beh_arch of fourbitadder_beh_vhd_tst
# End time: 18:25:43 on Sep 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fourbitadder_beh_vhd_tst
# vsim work.fourbitadder_beh_vhd_tst 
# Start time: 18:25:48 on Sep 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fourbitadder_beh_vhd_tst(fourbitadder_beh_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fourbitadder_beh(behavioral)#1
add wave -position end  sim:/fourbitadder_beh_vhd_tst/A
add wave -position end  sim:/fourbitadder_beh_vhd_tst/B
add wave -position end  sim:/fourbitadder_beh_vhd_tst/Cin
add wave -position end  sim:/fourbitadder_beh_vhd_tst/Cout
add wave -position end  sim:/fourbitadder_beh_vhd_tst/S
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /fourbitadder_beh_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /fourbitadder_beh_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /fourbitadder_beh_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /fourbitadder_beh_vhd_tst/i1
run
run
# Causality operation skipped due to absence of debug database file
run
run
run
run
run
run
run
run
run
# End time: 20:54:14 on Sep 06,2023, Elapsed time: 26:28:26
# Errors: 0, Warnings: 4
