#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000022885dba830 .scope module, "brsn_line_tb" "brsn_line_tb" 2 122;
 .timescale -9 -12;
v0000022885e2c980_0 .net "X", 9 0, L_0000022885dc1eb0;  1 drivers
v0000022885e2bd00_0 .net "Y", 8 0, L_0000022885dc1f50;  1 drivers
v0000022885e2bda0_0 .var "clk", 0 0;
v0000022885e2c0c0_0 .net "finish", 0 0, v0000022885e2c5c0_0;  1 drivers
v0000022885e2c660_0 .var "start", 0 0;
v0000022885e2c2a0_0 .var "x1", 31 0;
v0000022885e2c160_0 .var "x2", 31 0;
v0000022885e2c340_0 .var "y1", 31 0;
v0000022885e2c3e0_0 .var "y2", 31 0;
S_0000022885dd2b40 .scope module, "circ1" "B_Line" 2 129, 2 1 0, S_0000022885dba830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "x1";
    .port_info 3 /INPUT 32 "y1";
    .port_info 4 /INPUT 32 "x2";
    .port_info 5 /INPUT 32 "y2";
    .port_info 6 /OUTPUT 10 "X";
    .port_info 7 /OUTPUT 9 "Y";
    .port_info 8 /OUTPUT 1 "finish";
v0000022885d7bd00_0 .net "X", 9 0, L_0000022885dc1eb0;  alias, 1 drivers
v0000022885d76880_0 .var "X1", 31 0;
v0000022885dd2cd0_0 .var "X2", 31 0;
v0000022885dd2d70_0 .net "Y", 8 0, L_0000022885dc1f50;  alias, 1 drivers
v0000022885dd2e10_0 .var "Y1", 31 0;
v0000022885dd2eb0_0 .var "Y2", 31 0;
v0000022885e2b850_0 .net "clk", 0 0, v0000022885e2bda0_0;  1 drivers
v0000022885e2b8f0_0 .var/s "d", 31 0;
v0000022885e2b990_0 .var/s "d_next", 31 0;
v0000022885e2c480_0 .var/s "ds", 31 0;
v0000022885e2c520_0 .var/s "dt", 31 0;
v0000022885e2c700_0 .var/s "dx", 31 0;
v0000022885e2bbc0_0 .var/s "dy", 31 0;
v0000022885e2c5c0_0 .var "finish", 0 0;
v0000022885e2c7a0_0 .net "start", 0 0, v0000022885e2c660_0;  1 drivers
v0000022885e2c200_0 .var "state_next", 2 0;
v0000022885e2ba80_0 .var "state_reg", 2 0;
v0000022885e2bb20_0 .var/s "x", 31 0;
v0000022885e2c840_0 .net "x1", 31 0, v0000022885e2c2a0_0;  1 drivers
v0000022885e2be40_0 .net "x2", 31 0, v0000022885e2c160_0;  1 drivers
v0000022885e2bee0_0 .var/s "x_next", 31 0;
v0000022885e2bc60_0 .var/s "y", 31 0;
v0000022885e2c020_0 .net "y1", 31 0, v0000022885e2c340_0;  1 drivers
v0000022885e2bf80_0 .net "y2", 31 0, v0000022885e2c3e0_0;  1 drivers
v0000022885e2c8e0_0 .var/s "y_next", 31 0;
E_0000022885db7970/0 .event anyedge, v0000022885e2ba80_0, v0000022885e2bb20_0, v0000022885e2bc60_0, v0000022885e2b8f0_0;
E_0000022885db7970/1 .event anyedge, v0000022885d76880_0, v0000022885dd2e10_0, v0000022885dd2cd0_0, v0000022885dd2eb0_0;
E_0000022885db7970/2 .event anyedge, v0000022885e2c700_0, v0000022885e2bbc0_0, v0000022885e2c480_0, v0000022885e2c520_0;
E_0000022885db7970 .event/or E_0000022885db7970/0, E_0000022885db7970/1, E_0000022885db7970/2;
E_0000022885db7730 .event posedge, v0000022885e2b850_0;
E_0000022885db8030 .event anyedge, v0000022885e2c840_0, v0000022885e2c020_0, v0000022885e2be40_0, v0000022885e2bf80_0;
L_0000022885dc1eb0 .part v0000022885e2bb20_0, 0, 10;
L_0000022885dc1f50 .part v0000022885e2bc60_0, 0, 9;
    .scope S_0000022885dd2b40;
T_0 ;
    %wait E_0000022885db8030;
    %load/vec4 v0000022885e2c840_0;
    %assign/vec4 v0000022885d76880_0, 0;
    %load/vec4 v0000022885e2c020_0;
    %assign/vec4 v0000022885dd2e10_0, 0;
    %load/vec4 v0000022885e2be40_0;
    %assign/vec4 v0000022885dd2cd0_0, 0;
    %load/vec4 v0000022885e2bf80_0;
    %assign/vec4 v0000022885dd2eb0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022885dd2b40;
T_1 ;
    %wait E_0000022885db7730;
    %load/vec4 v0000022885e2c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022885e2ba80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022885e2c200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022885e2c200_0;
    %store/vec4 v0000022885e2ba80_0, 0, 3;
    %load/vec4 v0000022885e2bee0_0;
    %store/vec4 v0000022885e2bb20_0, 0, 32;
    %load/vec4 v0000022885e2c8e0_0;
    %store/vec4 v0000022885e2bc60_0, 0, 32;
    %load/vec4 v0000022885e2b990_0;
    %store/vec4 v0000022885e2b8f0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022885dd2b40;
T_2 ;
    %wait E_0000022885db7970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022885e2c5c0_0, 0, 1;
    %load/vec4 v0000022885e2ba80_0;
    %store/vec4 v0000022885e2c200_0, 0, 3;
    %load/vec4 v0000022885e2bb20_0;
    %store/vec4 v0000022885e2bee0_0, 0, 32;
    %load/vec4 v0000022885e2bc60_0;
    %store/vec4 v0000022885e2c8e0_0, 0, 32;
    %load/vec4 v0000022885e2b8f0_0;
    %store/vec4 v0000022885e2b990_0, 0, 32;
    %load/vec4 v0000022885e2ba80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000022885d76880_0;
    %store/vec4 v0000022885e2bee0_0, 0, 32;
    %load/vec4 v0000022885dd2e10_0;
    %store/vec4 v0000022885e2c8e0_0, 0, 32;
    %load/vec4 v0000022885dd2cd0_0;
    %load/vec4 v0000022885d76880_0;
    %sub;
    %store/vec4 v0000022885e2c700_0, 0, 32;
    %load/vec4 v0000022885dd2eb0_0;
    %load/vec4 v0000022885dd2e10_0;
    %sub;
    %store/vec4 v0000022885e2bbc0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022885e2c200_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0000022885e2bbc0_0;
    %load/vec4 v0000022885e2c700_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0000022885e2bbc0_0;
    %load/vec4 v0000022885e2c700_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v0000022885e2c520_0, 0, 32;
    %load/vec4 v0000022885e2bbc0_0;
    %muli 2, 0, 32;
    %store/vec4 v0000022885e2c480_0, 0, 32;
    %load/vec4 v0000022885e2bbc0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000022885e2c700_0;
    %sub;
    %store/vec4 v0000022885e2b990_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022885e2c200_0, 0, 3;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000022885e2c700_0;
    %load/vec4 v0000022885e2bbc0_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v0000022885e2c520_0, 0, 32;
    %load/vec4 v0000022885e2c700_0;
    %muli 2, 0, 32;
    %store/vec4 v0000022885e2c480_0, 0, 32;
    %load/vec4 v0000022885e2c700_0;
    %muli 2, 0, 32;
    %load/vec4 v0000022885e2bbc0_0;
    %sub;
    %store/vec4 v0000022885e2b990_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000022885e2c200_0, 0, 3;
T_2.7 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000022885e2bb20_0;
    %load/vec4 v0000022885dd2cd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0000022885e2bb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022885e2bee0_0, 0, 32;
    %load/vec4 v0000022885e2b8f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0000022885e2b8f0_0;
    %load/vec4 v0000022885e2c480_0;
    %add;
    %store/vec4 v0000022885e2b990_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000022885e2bc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022885e2c8e0_0, 0, 32;
    %load/vec4 v0000022885e2b8f0_0;
    %load/vec4 v0000022885e2c520_0;
    %add;
    %store/vec4 v0000022885e2b990_0, 0, 32;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022885e2c200_0, 0, 3;
T_2.9 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000022885e2bc60_0;
    %load/vec4 v0000022885dd2eb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0000022885e2bc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022885e2c8e0_0, 0, 32;
    %load/vec4 v0000022885e2b8f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.14, 5;
    %load/vec4 v0000022885e2b8f0_0;
    %load/vec4 v0000022885e2c480_0;
    %add;
    %store/vec4 v0000022885e2b990_0, 0, 32;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000022885e2bb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022885e2bee0_0, 0, 32;
    %load/vec4 v0000022885e2b8f0_0;
    %load/vec4 v0000022885e2c520_0;
    %add;
    %store/vec4 v0000022885e2b990_0, 0, 32;
T_2.15 ;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022885e2c200_0, 0, 3;
T_2.13 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022885e2c5c0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000022885dba830;
T_3 ;
    %load/vec4 v0000022885e2bda0_0;
    %inv;
    %store/vec4 v0000022885e2bda0_0, 0, 1;
    %delay 20000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022885dba830;
T_4 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000022885e2c2a0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000022885e2c340_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000022885e2c160_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000022885e2c3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022885e2bda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022885e2c660_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022885e2c660_0, 0;
    %delay 4000000, 0;
    %vpi_call 2 157 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000022885dba830;
T_5 ;
    %vpi_call 2 162 "$monitor", "x=%d, y=%d |finish=%b", v0000022885e2c980_0, v0000022885e2bd00_0, v0000022885e2c0c0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "LINE_MODULE.V";
