{"vcs1":{"timestamp_begin":1759464137.512474599, "rt":1.05, "ut":0.49, "st":0.17}}
{"vcselab":{"timestamp_begin":1759464138.627501425, "rt":0.55, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1759464139.226621087, "rt":0.20, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759464137.170742182}
{"VCS_COMP_START_TIME": 1759464137.170742182}
{"VCS_COMP_END_TIME": 1759464140.104376320}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 376612}}
{"vcselab": {"peak_mem": 246340}}
