,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/angl/mpw6-prga/caravel/openlane/prga,top,prga,flow completed,0h55m5s0ms,-1h59m15s0ms,18291.58653846154,8.32,9145.79326923077,15.52,24849.23,76093,0,0,0,0,0,0,0,1206,0,-1,-1,12655095,991879,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,9732765196.0,0.0,42.75,58.9,19.72,41.0,-1,150973,217791,87689,154507,0,0,0,77889,4876,3,5459,2579,13404,0,0,1648,14551,14521,759,15998,71362,0,87360,0.6666666666666666,1500.0,1500,AREA 0,5,50,1,51.2,153.18,0.16,0.3,sky130_fd_sc_hd,4,3
