{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628035810802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628035810802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 17:10:10 2021 " "Processing started: Tue Aug 03 17:10:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628035810802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035810802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta coco3fpga_dw -c coco3fpga_dw " "Command: quartus_sta coco3fpga_dw -c coco3fpga_dw" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035810802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1628035810911 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035811927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035811974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035811974 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035817289 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_14i1 " "Entity dcfifo_14i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m6m1 " "Entity dcfifo_m6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s6m1 " "Entity dcfifo_s6m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628035819523 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819523 ""}
{ "Info" "ISTA_SDC_FOUND" "coco3fpga_dw.sdc " "Reading SDC File: 'coco3fpga_dw.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 18 RAM0_DATA* port " "Ignored filter at CoCo3FPGA_dw.sdc(18): RAM0_DATA* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -max -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\] " "set_input_delay -fall -max -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 19 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -min -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\] " "set_input_delay -fall -min -clock CLK50MHZ 10 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 20 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -min -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\] " "set_output_delay -fall -min -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 21 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -max -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\] " "set_output_delay -fall -max -clock CLK50MHZ -0.5 \[get_ports RAM0_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 22 RAM0_ADDRESS* port " "Ignored filter at CoCo3FPGA_dw.sdc(22): RAM0_ADDRESS* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM0_ADDRESS*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM0_ADDRESS*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 23 RAM0_RW* port " "Ignored filter at CoCo3FPGA_dw.sdc(23): RAM0_RW* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 23 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_RW*\] " "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_RW*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 24 RAM0_BE* port " "Ignored filter at CoCo3FPGA_dw.sdc(24): RAM0_BE* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 24 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_BE*\] " "set_output_delay -fall -clock CLK50MHZ 3 \[get_ports RAM0_BE*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 26 RAM1_DATA* port " "Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CoCo3FPGA_dw.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\] " "set_input_delay -fall -clock CLK50MHZ 10 \[get_ports RAM1_DATA*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 27 RAM1_ADDRESS* port " "Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_ADDRESS*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 28 RAM1_RW* port " "Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports RAM1_RW*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819617 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 29 RAM1_BE* port " "Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 29 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\] " "set_output_delay -fall -clock CLK50MHZ 4 \[get_ports RAM1_BE*\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819633 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CoCo3FPGA_dw.sdc 31 PH_2 port " "Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CoCo3FPGA_dw.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\] " "set_output_delay -fall -clock CLK50MHZ 1 \[get_ports PH_2\]" {  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1628035819633 ""}  } { { "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" "" { Text "X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819633 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDRAM_START PH_2_RAW " "Register SDRAM_START is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HALT_100_09 MCLOCK\[2\] " "Register HALT_100_09 is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "P_SWITCH\[0\] " "Node: P_SWITCH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_IRQ_STAT_N P_SWITCH\[0\] " "Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|P_SWITCH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM2_STATE\[2\] COM1_CLOCK_X " "Register COM2_STATE\[2\] is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C:GLB_I2C\|DATA_IN\[5\] MCLOCK\[6\] " "Register I2C:GLB_I2C\|DATA_IN\[5\] is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK " "Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6850:COM1\|UART_RX:RX\|READY COM1_CLOCK " "Register glb6850:COM1\|UART_RX:RX\|READY is being clocked by COM1_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819852 "|coco3fpga_dw|COM1_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_2\[3\] PADDLE_CLK\[2\] " "Register PADDLE_LATCH_2\[3\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_3\[3\] PADDLE_CLK\[3\] " "Register PADDLE_LATCH_3\[3\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_0\[3\] PADDLE_CLK\[0\] " "Register PADDLE_LATCH_0\[3\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[3\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[3\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART1_POL " "Node: CART1_POL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART1_FIRQ_STAT_N CART1_POL " "Register CART1_FIRQ_STAT_N is being clocked by CART1_POL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|CART1_POL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_FIRQ_STAT_N CART_INT_IN_N " "Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_FIRQ_STAT_N TIMER_INT_N " "Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|RESET " "Node: COCOKEY:coco_keyboard\|RESET was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS COCOKEY:coco_keyboard\|RESET " "Latch MUGS is being clocked by COCOKEY:coco_keyboard\|RESET" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035819867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035819867 "|coco3fpga_dw|COCOKEY:coco_keyboard|RESET"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035820070 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1628035820086 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1628035820289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.974 " "Worst-case setup slack is 1.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035820555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035820555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.974               0.000 CLK50MHZ  " "    1.974               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035820555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035820555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035820680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035820680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLK50MHZ  " "    0.153               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035820680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035820680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035820727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035821773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.521 " "Worst-case minimum pulse width slack is 9.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035821789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035821789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.521               0.000 CLK50MHZ  " "    9.521               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035821789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035821789 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035821883 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035821961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035821961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035821961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035821961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.179 ns " "Worst Case Available Settling Time: 22.179 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035821961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035821961 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035821961 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1628035821992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035822227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035826977 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDRAM_START PH_2_RAW " "Register SDRAM_START is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HALT_100_09 MCLOCK\[2\] " "Register HALT_100_09 is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "P_SWITCH\[0\] " "Node: P_SWITCH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_IRQ_STAT_N P_SWITCH\[0\] " "Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|P_SWITCH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM2_STATE\[2\] COM1_CLOCK_X " "Register COM2_STATE\[2\] is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C:GLB_I2C\|DATA_IN\[5\] MCLOCK\[6\] " "Register I2C:GLB_I2C\|DATA_IN\[5\] is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK " "Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6850:COM1\|UART_RX:RX\|READY COM1_CLOCK " "Register glb6850:COM1\|UART_RX:RX\|READY is being clocked by COM1_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|COM1_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_2\[3\] PADDLE_CLK\[2\] " "Register PADDLE_LATCH_2\[3\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_3\[3\] PADDLE_CLK\[3\] " "Register PADDLE_LATCH_3\[3\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_0\[3\] PADDLE_CLK\[0\] " "Register PADDLE_LATCH_0\[3\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831883 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[3\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[3\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART1_POL " "Node: CART1_POL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART1_FIRQ_STAT_N CART1_POL " "Register CART1_FIRQ_STAT_N is being clocked by CART1_POL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 "|coco3fpga_dw|CART1_POL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_FIRQ_STAT_N CART_INT_IN_N " "Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_FIRQ_STAT_N TIMER_INT_N " "Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|RESET " "Node: COCOKEY:coco_keyboard\|RESET was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS COCOKEY:coco_keyboard\|RESET " "Latch MUGS is being clocked by COCOKEY:coco_keyboard\|RESET" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035831899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 "|coco3fpga_dw|COCOKEY:coco_keyboard|RESET"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035831899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.607 " "Worst-case setup slack is 2.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.607               0.000 CLK50MHZ  " "    2.607               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035832024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 CLK50MHZ  " "    0.018               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035832055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035832102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035832133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.451 " "Worst-case minimum pulse width slack is 9.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.451               0.000 CLK50MHZ  " "    9.451               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035832149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035832149 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035832242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035832320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035832320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035832320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035832320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.730 ns " "Worst Case Available Settling Time: 22.730 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035832320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035832320 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035832320 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1628035832399 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PH_2_RAW " "Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDRAM_START PH_2_RAW " "Register SDRAM_START is being clocked by PH_2_RAW" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|PH_2_RAW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[9\] " "Node: MCLOCK\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_RESET MCLOCK\[9\] " "Register CPU_RESET is being clocked by MCLOCK\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|MCLOCK[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Node: COCOKEY:coco_keyboard\|KB_CLK\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|RESET COCOKEY:coco_keyboard\|KB_CLK\[4\] " "Register COCOKEY:coco_keyboard\|RESET is being clocked by COCOKEY:coco_keyboard\|KB_CLK\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|COCOKEY:coco_keyboard|KB_CLK[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VSYNC_N " "Node: COCO3VIDEO:COCOVID\|VSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] COCO3VIDEO:COCOVID\|VSYNC_N " "Register COCOKEY:coco_keyboard\|SLO_RESET\[5\] is being clocked by COCO3VIDEO:COCOVID\|VSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|HSYNC_N " "Node: COCO3VIDEO:COCOVID\|HSYNC_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|VSYNC_N COCO3VIDEO:COCOVID\|HSYNC_N " "Register COCO3VIDEO:COCOVID\|VSYNC_N is being clocked by COCO3VIDEO:COCOVID\|HSYNC_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|COCO3VIDEO:COCOVID|HSYNC_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[0\] " "Node: MCLOCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COCO3VIDEO:COCOVID\|HSYNC_N MCLOCK\[0\] " "Register COCO3VIDEO:COCOVID\|HSYNC_N is being clocked by MCLOCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|MCLOCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[2\] " "Node: MCLOCK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HALT_100_09 MCLOCK\[2\] " "Register HALT_100_09 is being clocked by MCLOCK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|MCLOCK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "P_SWITCH\[0\] " "Node: P_SWITCH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEY3_IRQ_STAT_N P_SWITCH\[0\] " "Register KEY3_IRQ_STAT_N is being clocked by P_SWITCH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|P_SWITCH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCO3VIDEO:COCOVID\|VBLANKING " "Node: COCO3VIDEO:COCOVID\|VBLANKING was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9 COCO3VIDEO:COCOVID\|VBLANKING " "Latch COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9 is being clocked by COCO3VIDEO:COCOVID\|VBLANKING" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838167 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VBLANKING"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "glb6551:RS232\|TX_CLK_REG " "Node: glb6551:RS232\|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|uart51_rx:rx\|READY glb6551:RS232\|TX_CLK_REG " "Register glb6551:RS232\|uart51_rx:rx\|READY is being clocked by glb6551:RS232\|TX_CLK_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838182 "|coco3fpga_dw|glb6551:RS232|TX_CLK_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM2_STATE\[2\] " "Node: COM2_STATE\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6551:RS232\|TX_CLK_REG COM2_STATE\[2\] " "Register glb6551:RS232\|TX_CLK_REG is being clocked by COM2_STATE\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838182 "|coco3fpga_dw|COM2_STATE[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK_X " "Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register COM2_STATE\[2\] COM1_CLOCK_X " "Register COM2_STATE\[2\] is being clocked by COM1_CLOCK_X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838182 "|coco3fpga_dw|COM1_CLOCK_X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MCLOCK\[6\] " "Node: MCLOCK\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C:GLB_I2C\|DATA_IN\[5\] MCLOCK\[6\] " "Register I2C:GLB_I2C\|DATA_IN\[5\] is being clocked by MCLOCK\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838182 "|coco3fpga_dw|MCLOCK[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM1_CLOCK " "Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register glb6850:COM1\|UART_RX:RX\|READY COM1_CLOCK " "Register glb6850:COM1\|UART_RX:RX\|READY is being clocked by COM1_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838182 "|coco3fpga_dw|COM1_CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "V_SYNC~reg0 " "Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SEC\[9\] V_SYNC~reg0 " "Register SEC\[9\] is being clocked by V_SYNC~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838182 "|coco3fpga_dw|V_SYNC~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[2\] " "Node: PADDLE_CLK\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_2\[3\] PADDLE_CLK\[2\] " "Register PADDLE_LATCH_2\[3\] is being clocked by PADDLE_CLK\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|PADDLE_CLK[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[3\] " "Node: PADDLE_CLK\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_3\[3\] PADDLE_CLK\[3\] " "Register PADDLE_LATCH_3\[3\] is being clocked by PADDLE_CLK\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|PADDLE_CLK[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[0\] " "Node: PADDLE_CLK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_0\[3\] PADDLE_CLK\[0\] " "Register PADDLE_LATCH_0\[3\] is being clocked by PADDLE_CLK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|PADDLE_CLK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PADDLE_CLK\[1\] " "Node: PADDLE_CLK\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PADDLE_LATCH_1\[3\] PADDLE_CLK\[1\] " "Register PADDLE_LATCH_1\[3\] is being clocked by PADDLE_CLK\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|PADDLE_CLK[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART1_POL " "Node: CART1_POL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART1_FIRQ_STAT_N CART1_POL " "Register CART1_FIRQ_STAT_N is being clocked by CART1_POL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|CART1_POL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CART_INT_IN_N " "Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CART3_FIRQ_STAT_N CART_INT_IN_N " "Register CART3_FIRQ_STAT_N is being clocked by CART_INT_IN_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|CART_INT_IN_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TIMER_INT_N " "Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER3_FIRQ_STAT_N TIMER_INT_N " "Register TIMER3_FIRQ_STAT_N is being clocked by TIMER_INT_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|TIMER_INT_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 AUD_DACLRCK " "Register altshift_taps:LEFT_BUF2_rtl_0\|shift_taps_56m:auto_generated\|altsyncram_uk31:altsyncram4\|ram_block5a0 is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUD_DACDAT~reg0 AUD_BCLK " "Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COCOKEY:coco_keyboard\|RESET " "Node: COCOKEY:coco_keyboard\|RESET was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUGS COCOKEY:coco_keyboard\|RESET " "Latch MUGS is being clocked by COCOKEY:coco_keyboard\|RESET" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628035838198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 "|coco3fpga_dw|COCOKEY:coco_keyboard|RESET"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.982 " "Worst-case setup slack is 5.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.982               0.000 CLK50MHZ  " "    5.982               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLK50MHZ  " "    0.178               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.198 " "Worst-case minimum pulse width slack is 9.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.198               0.000 CLK50MHZ  " "    9.198               0.000 CLK50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628035838370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838370 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838448 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035838542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035838542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035838542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035838542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.463 ns " "Worst Case Available Settling Time: 26.463 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035838542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628035838542 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035838542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035840278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035840293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 100 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5354 " "Peak virtual memory: 5354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628035841403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 17:10:41 2021 " "Processing ended: Tue Aug 03 17:10:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628035841403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628035841403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628035841403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1628035841403 ""}
