read_verilog ../top.v
prep
synth -top top

