
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.108839                       # Number of seconds simulated
sim_ticks                                108839356500                       # Number of ticks simulated
final_tick                               108839356500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1076754                       # Simulator instruction rate (inst/s)
host_op_rate                                  1144703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2682886760                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662468                       # Number of bytes of host memory used
host_seconds                                    40.57                       # Real time elapsed on the host
sim_insts                                    43681715                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          163232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5651968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5815200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       163232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        163232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       415008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          415008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           176624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              181725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12969                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12969                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1499752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           51929451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53429202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1499752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1499752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3813032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3813032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3813032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1499752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          51929451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             57242235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      181725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12969                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12969                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11401600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  228800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  655680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5815200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               415008                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3575                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2701                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              195                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  108839278500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                181725                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                12969                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    418.722979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.574842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.963247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8380     29.11%     29.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4725     16.41%     45.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2381      8.27%     53.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1927      6.69%     60.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1798      6.24%     66.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1833      6.37%     73.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3080     10.70%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1247      4.33%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3421     11.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     304.513699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    166.589045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.516063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            180     30.82%     30.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           55      9.42%     40.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           37      6.34%     46.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           44      7.53%     54.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           48      8.22%     62.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           34      5.82%     68.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           37      6.34%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           26      4.45%     78.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           27      4.62%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           14      2.40%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           14      2.40%     88.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           16      2.74%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           11      1.88%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            9      1.54%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            5      0.86%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            9      1.54%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.34%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.68%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.34%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            6      1.03%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.542808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.521398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              134     22.95%     22.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.51%     23.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              443     75.86%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           584                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4294511500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7634824000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  890750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24106.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42856.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       104.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   150383                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9212                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     559027.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                123072180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 65391645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               682676820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               49866660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8320381680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3170906010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            359437440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     25401948540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     10363480800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5510055960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            54049597635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            496.599754                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         100944123500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    599855500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3532262000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  18250049000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  26988304750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3762383750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  55706501500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 82559820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 43873995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               589314180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3612240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7048076880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2440789590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            319314720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     21006034440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8992060800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8998509120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            49526593125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            455.043054                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         102649902000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    547713000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2993150000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  33167026500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23416849000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2648549750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  46066068250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        217678713                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681715                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550911                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550911                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405331                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331325                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328390                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199991                       # number of memory refs
system.cpu.num_load_insts                     9180678                       # Number of load instructions
system.cpu.num_store_insts                    5019313                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  217678713                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180678     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019297     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587446                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1594869                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.950639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12506900                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1594997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.841331                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         545299500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.950639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29798791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29798791                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7533027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7533027                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4783413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4783413                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      12316440                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12316440                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12316440                       # number of overall hits
system.cpu.dcache.overall_hits::total        12316440                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1516014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1516014                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        78983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78983                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1594997                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1594997                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1594997                       # number of overall misses
system.cpu.dcache.overall_misses::total       1594997                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  33487048500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33487048500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1789161000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1789161000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  35276209500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35276209500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  35276209500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35276209500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911437                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.167533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167533                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016244                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.114654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.114654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114654                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22088.878137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22088.878137                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 22652.482180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22652.482180                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22116.787367                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22116.787367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22116.787367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22116.787367                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1108299                       # number of writebacks
system.cpu.dcache.writebacks::total           1108299                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1516014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1516014                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        78983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        78983                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1594997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1594997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1594997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1594997                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  31971034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31971034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1710178000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1710178000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  33681212500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33681212500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  33681212500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33681212500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.167533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.167533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.114654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.114654                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.114654                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.114654                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21088.878137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21088.878137                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21652.482180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21652.482180                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21116.787367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21116.787367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21116.787367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21116.787367                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1404424                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.993842                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42409529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.195722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          53292500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.993842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218505                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1404488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404488                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1404488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1404488                       # number of overall misses
system.cpu.icache.overall_misses::total       1404488                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  18672796500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18672796500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  18672796500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18672796500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  18672796500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18672796500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13295.091521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13295.091521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13295.091521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13295.091521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13295.091521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13295.091521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1404424                       # number of writebacks
system.cpu.icache.writebacks::total           1404424                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1404488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404488                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17268308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17268308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17268308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17268308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17268308500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17268308500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12295.091521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12295.091521                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12295.091521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12295.091521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12295.091521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12295.091521                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    186681                       # number of replacements
system.l2.tags.tagsinuse                   511.881207                       # Cycle average of tags in use
system.l2.tags.total_refs                     5784929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    187193                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.903554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  73817000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       36.863584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         53.383326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        421.634298                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.071999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.104264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.823504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999768                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  95765081                       # Number of tag accesses
system.l2.tags.data_accesses                 95765081                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1108299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1108299                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1379524                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1379524                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              75964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 75964                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1399387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399387                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1342409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1342409                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1399387                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1418373                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2817760                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1399387                       # number of overall hits
system.l2.overall_hits::cpu.data              1418373                       # number of overall hits
system.l2.overall_hits::total                 2817760                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3019                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5101                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       173605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          173605                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              176624                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5101                       # number of overall misses
system.l2.overall_misses::cpu.data             176624                       # number of overall misses
system.l2.overall_misses::total                181725                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    794081500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     794081500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    443272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    443272000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  15601301000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15601301000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     443272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   16395382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16838654500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    443272000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  16395382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16838654500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1108299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1108299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1379524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1379524                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          78983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             78983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1516014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1516014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1404488                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1594997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2999485                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1404488                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1594997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2999485                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.038223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.038223                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003632                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.114514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114514                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003632                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.110736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060585                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003632                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.110736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060585                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 263027.989400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 263027.989400                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86899.039404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86899.039404                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89866.657066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89866.657066                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86899.039404                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92826.470355                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92660.088045                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86899.039404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92826.470355                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92660.088045                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                12969                       # number of writebacks
system.l2.writebacks::total                     12969                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1496                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1496                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3019                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5101                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       173605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       173605                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         176624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        176624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181725                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    763891500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    763891500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    392262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    392262000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  13865251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13865251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    392262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  14629142500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15021404500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    392262000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  14629142500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15021404500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.038223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.038223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.114514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114514                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.110736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.110736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060585                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 253027.989400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 253027.989400                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76899.039404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76899.039404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79866.657066                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79866.657066                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76899.039404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82826.470355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82660.088045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76899.039404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82826.470355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82660.088045                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        362896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       181179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             178706                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12969                       # Transaction distribution
system.membus.trans_dist::CleanEvict           168202                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3019                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3019                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        178706                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       544621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 544621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6230208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6230208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181725                       # Request fanout histogram
system.membus.reqLayer0.occupancy           400554000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          596120000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5998778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2999295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7006                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           30                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 108839356500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2920502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1121268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          660282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            78983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           78983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404488                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1516014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4784863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8998263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86505472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              176390656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          186681                       # Total snoops (count)
system.tol2bus.snoopTraffic                    415008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3186166                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100111                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3153998     98.99%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32138      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     30      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3186166                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4255750500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1594997000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
