#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000026bbeb0 .scope module, "car_light_stimulus" "car_light_stimulus" 2 1;
 .timescale 0 0;
v0000000002710c90_0 .var "E", 0 0;
v0000000002711f50_0 .var "clk", 0 0;
v0000000002710d30_0 .var "left", 0 0;
v0000000002711af0_0 .net "light_left", 2 0, L_0000000002710dd0;  1 drivers
v0000000002712090_0 .net "light_right", 2 0, L_0000000002711230;  1 drivers
v00000000027119b0_0 .var "right", 0 0;
S_00000000026af8d0 .scope module, "car1" "car_light" 2 6, 3 37 0, S_00000000026bbeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "light_left"
    .port_info 1 /OUTPUT 3 "light_right"
    .port_info 2 /INPUT 1 "left"
    .port_info 3 /INPUT 1 "right"
    .port_info 4 /INPUT 1 "E"
    .port_info 5 /INPUT 1 "clk"
L_00000000026afa50 .functor NOR 1, v0000000002710d30_0, v0000000002710c90_0, C4<0>, C4<0>;
L_0000000002672c30 .functor OR 1, v0000000002710d30_0, v0000000002710c90_0, C4<0>, C4<0>;
L_000000000271a8c0 .functor AND 1, L_0000000002672c30, v0000000002711f50_0, C4<1>, C4<1>;
L_000000000271ab60 .functor NOR 1, v00000000027119b0_0, v0000000002710c90_0, C4<0>, C4<0>;
L_000000000271a850 .functor OR 1, v00000000027119b0_0, v0000000002710c90_0, C4<0>, C4<0>;
L_000000000271acb0 .functor AND 1, L_000000000271a850, v0000000002711f50_0, C4<1>, C4<1>;
v0000000002711050_0 .net "E", 0 0, v0000000002710c90_0;  1 drivers
v00000000027110f0_0 .net "clk", 0 0, v0000000002711f50_0;  1 drivers
v0000000002712310_0 .net "clk_left", 0 0, L_000000000271a8c0;  1 drivers
v0000000002711190_0 .net "clk_right", 0 0, L_000000000271acb0;  1 drivers
v0000000002710e70_0 .net "left", 0 0, v0000000002710d30_0;  1 drivers
v0000000002711370_0 .net "light_left", 2 0, L_0000000002710dd0;  alias, 1 drivers
v0000000002712270_0 .net "light_right", 2 0, L_0000000002711230;  alias, 1 drivers
v0000000002710b50_0 .net "or_clk_out_1", 0 0, L_0000000002672c30;  1 drivers
v00000000027126d0_0 .net "or_clk_out_2", 0 0, L_000000000271a850;  1 drivers
v0000000002711870_0 .net "re1", 0 0, L_00000000026afa50;  1 drivers
v0000000002710ab0_0 .net "re2", 0 0, L_000000000271ab60;  1 drivers
v0000000002711ff0_0 .net "right", 0 0, v00000000027119b0_0;  1 drivers
S_00000000026a5290 .scope module, "light_bulb_left" "light_bulb" 3 48, 3 21 0, S_00000000026af8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
L_000000000271a930 .functor OR 1, v00000000026b9df0_0, v00000000026ba4d0_0, C4<0>, C4<0>;
L_000000000271ac40 .functor BUFZ 1, v00000000026ba4d0_0, C4<0>, C4<0>, C4<0>;
L_000000000271af50 .functor AND 1, v00000000026b9df0_0, v00000000026ba4d0_0, C4<1>, C4<1>;
v00000000026b9b70_0 .net *"_s11", 0 0, L_000000000271af50;  1 drivers
v00000000026ba110_0 .net *"_s2", 0 0, L_000000000271a930;  1 drivers
v00000000026ba390_0 .net *"_s7", 0 0, L_000000000271ac40;  1 drivers
v00000000026b9cb0_0 .net "clk", 0 0, L_000000000271a8c0;  alias, 1 drivers
v00000000026b9e90_0 .net "q", 2 0, L_0000000002710dd0;  alias, 1 drivers
v00000000026ba250_0 .net "q0", 0 0, v00000000026b9df0_0;  1 drivers
v00000000026b9c10_0 .net "q1", 0 0, v00000000026ba4d0_0;  1 drivers
v00000000026ba570_0 .net "reset", 0 0, L_00000000026afa50;  alias, 1 drivers
L_0000000002760088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000026b97b0_0 .net "t", 0 0, L_0000000002760088;  1 drivers
L_0000000002710dd0 .concat8 [ 1 1 1 0], L_000000000271a930, L_000000000271ac40, L_000000000271af50;
S_00000000026a5410 .scope module, "t_ff1" "T_FF" 3 28, 3 1 0, S_00000000026a5290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000026b9fd0_0 .net "clk", 0 0, L_000000000271a8c0;  alias, 1 drivers
v00000000026b9df0_0 .var "q", 0 0;
v00000000026ba430_0 .net "reset", 0 0, L_00000000026afa50;  alias, 1 drivers
v00000000026ba1b0_0 .net "t", 0 0, L_0000000002760088;  alias, 1 drivers
E_00000000026b5ed0 .event posedge, v00000000026ba430_0, v00000000026b9fd0_0;
S_00000000026a6b90 .scope module, "t_ff2" "T_FF" 3 29, 3 1 0, S_00000000026a5290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000026ba070_0 .net "clk", 0 0, L_000000000271a8c0;  alias, 1 drivers
v00000000026ba4d0_0 .var "q", 0 0;
v00000000026b9f30_0 .net "reset", 0 0, L_00000000026afa50;  alias, 1 drivers
v00000000026ba6b0_0 .net "t", 0 0, v00000000026b9df0_0;  alias, 1 drivers
S_00000000026a6d10 .scope module, "light_bulb_right" "light_bulb" 3 53, 3 21 0, S_00000000026af8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
L_000000000271ad20 .functor OR 1, v00000000026b9a30_0, v0000000002710fb0_0, C4<0>, C4<0>;
L_000000000271a9a0 .functor BUFZ 1, v0000000002710fb0_0, C4<0>, C4<0>, C4<0>;
L_000000000271ad90 .functor AND 1, v00000000026b9a30_0, v0000000002710fb0_0, C4<1>, C4<1>;
v0000000002711690_0 .net *"_s11", 0 0, L_000000000271ad90;  1 drivers
v00000000027108d0_0 .net *"_s2", 0 0, L_000000000271ad20;  1 drivers
v0000000002712590_0 .net *"_s7", 0 0, L_000000000271a9a0;  1 drivers
v00000000027112d0_0 .net "clk", 0 0, L_000000000271acb0;  alias, 1 drivers
v0000000002712630_0 .net "q", 2 0, L_0000000002711230;  alias, 1 drivers
v0000000002711c30_0 .net "q0", 0 0, v00000000026b9a30_0;  1 drivers
v0000000002710970_0 .net "q1", 0 0, v0000000002710fb0_0;  1 drivers
v0000000002710f10_0 .net "reset", 0 0, L_000000000271ab60;  alias, 1 drivers
L_00000000027600d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002710bf0_0 .net "t", 0 0, L_00000000027600d0;  1 drivers
L_0000000002711230 .concat8 [ 1 1 1 0], L_000000000271ad20, L_000000000271a9a0, L_000000000271ad90;
S_0000000002672930 .scope module, "t_ff1" "T_FF" 3 28, 3 1 0, S_00000000026a6d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000026b9850_0 .net "clk", 0 0, L_000000000271acb0;  alias, 1 drivers
v00000000026b9a30_0 .var "q", 0 0;
v00000000026b98f0_0 .net "reset", 0 0, L_000000000271ab60;  alias, 1 drivers
v00000000026b9990_0 .net "t", 0 0, L_00000000027600d0;  alias, 1 drivers
E_00000000026b5390 .event posedge, v00000000026b98f0_0, v00000000026b9850_0;
S_0000000002672ab0 .scope module, "t_ff2" "T_FF" 3 29, 3 1 0, S_00000000026a6d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000027115f0_0 .net "clk", 0 0, L_000000000271acb0;  alias, 1 drivers
v0000000002710fb0_0 .var "q", 0 0;
v00000000027117d0_0 .net "reset", 0 0, L_000000000271ab60;  alias, 1 drivers
v0000000002710830_0 .net "t", 0 0, v00000000026b9a30_0;  alias, 1 drivers
    .scope S_00000000026a5410;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026b9df0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000026a5410;
T_1 ;
    %wait E_00000000026b5ed0;
    %load/vec4 v00000000026ba430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026b9df0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000026ba1b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %load/vec4 v00000000026b9df0_0;
    %inv;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v00000000026b9df0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v00000000026b9df0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000026a6b90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026ba4d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000026a6b90;
T_3 ;
    %wait E_00000000026b5ed0;
    %load/vec4 v00000000026b9f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026ba4d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000026ba6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %load/vec4 v00000000026ba4d0_0;
    %inv;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v00000000026ba4d0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v00000000026ba4d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002672930;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026b9a30_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000002672930;
T_5 ;
    %wait E_00000000026b5390;
    %load/vec4 v00000000026b98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026b9a30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000026b9990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v00000000026b9a30_0;
    %inv;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v00000000026b9a30_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v00000000026b9a30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002672ab0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002710fb0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000002672ab0;
T_7 ;
    %wait E_00000000026b5390;
    %load/vec4 v00000000027117d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002710fb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002710830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0000000002710fb0_0;
    %inv;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0000000002710fb0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0000000002710fb0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000026bbeb0;
T_8 ;
    %vpi_call 2 10 "$dumpfile", "TimeDiagram.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000026bbeb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002710d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027119b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002710c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002711f50_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000000026bbeb0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0000000002711f50_0;
    %nor/r;
    %store/vec4 v0000000002711f50_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000026bbeb0;
T_10 ;
    %delay 10, 0;
    %load/vec4 v0000000002710d30_0;
    %nor/r;
    %store/vec4 v0000000002710d30_0, 0, 1;
    %delay 40, 0;
    %load/vec4 v0000000002710d30_0;
    %nor/r;
    %store/vec4 v0000000002710d30_0, 0, 1;
    %load/vec4 v00000000027119b0_0;
    %nor/r;
    %store/vec4 v00000000027119b0_0, 0, 1;
    %delay 40, 0;
    %load/vec4 v0000000002710d30_0;
    %nor/r;
    %store/vec4 v0000000002710d30_0, 0, 1;
    %delay 40, 0;
    %load/vec4 v0000000002710d30_0;
    %nor/r;
    %store/vec4 v0000000002710d30_0, 0, 1;
    %load/vec4 v00000000027119b0_0;
    %nor/r;
    %store/vec4 v00000000027119b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000000002710c90_0;
    %nor/r;
    %store/vec4 v0000000002710c90_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000026bbeb0;
T_11 ;
    %delay 250, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000000026bbeb0;
T_12 ;
    %vpi_call 2 37 "$monitor", $time {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\car_light_stimulus.v";
    ".\car_light.v";
