#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Aug  7 14:44:03 2014
# Process ID: 15760
# Log file: /home/sebastian/GitHub/VHDL/pandaLight-HDL/pandaLight-Tests/planAhead_run_2/planAhead.log
# Journal file: /home/sebastian/GitHub/VHDL/pandaLight-HDL/pandaLight-Tests/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/sebastian/GitHub/VHDL/pandaLight-HDL/pandaLight-Tests/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {RX1_CHANNELS_IN_N[0]} {RX0_CHANNELS_IN_N[0]} {RX1_CHANNELS_IN_N[1]} {TX_CHANNELS_OUT_N[2]} {RX1_CHANNELS_IN_P[1]} {RX0_CHANNELS_IN_P[2]} {TX_CHANNELS_OUT_P[0]} {RX1_CHANNELS_IN_P[0]} {TX_CHANNELS_OUT_P[2]} {RX0_CHANNELS_IN_N[3]} {TX_CHANNELS_OUT_N[0]} {RX1_CHANNELS_IN_P[2]} {TX_CHANNELS_OUT_P[3]} {RX1_CHANNELS_IN_P[3]} {RX1_CHANNELS_IN_N[3]} {TX_CHANNELS_OUT_N[3]} {RX0_CHANNELS_IN_N[1]} {RX0_CHANNELS_IN_N[2]} {TX_CHANNELS_OUT_N[1]} {RX1_CHANNELS_IN_N[2]} {RX0_CHANNELS_IN_P[1]} {RX0_CHANNELS_IN_P[3]} {RX0_CHANNELS_IN_P[0]} {TX_CHANNELS_OUT_P[1]}]]
set_property package_pin "" [get_ports [list  BT_RXD RX1_CEC RX0_SCL BT_TXD TX_EN USB_RTS TX_SCL RX0_CEC BT_RTS CLK20 RX0_EN RX1_SCL USB_TXLED BT_CTS TX_CEC RX1_DET TX_SDA RX1_SDA USB_RXLED USB_CTS LEDS_DATA USB_RXD LEDS_CLK RX0_SDA USB_TXD RX1_EN RX0_DET]]
startgroup
set_property package_pin P84 [get_ports {RX0_CHANNELS_IN_N[3]}]
set_property package_pin P85 [get_ports {RX0_CHANNELS_IN_P[3]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {RX1_CHANNELS_IN_P[3]}]
set_property package_pin P55 [get_ports {RX1_CHANNELS_IN_N[3]}]
endgroup
save_constraints
refresh_design
startgroup
set_property package_pin P123 [get_ports {RX1_CHANNELS_IN_N[3]}]
set_property package_pin P124 [get_ports {RX1_CHANNELS_IN_P[3]}]
endgroup
save_constraints
refresh_design
startgroup
set_property package_pin P94 [get_ports {RX0_CHANNELS_IN_N[2]}]
set_property package_pin P95 [get_ports {RX0_CHANNELS_IN_P[2]}]
endgroup
startgroup
set_property package_pin P93 [get_ports {RX0_CHANNELS_IN_P[1]}]
set_property package_pin P92 [get_ports {RX0_CHANNELS_IN_N[1]}]
endgroup
startgroup
set_property package_pin P98 [get_ports {RX0_CHANNELS_IN_P[3]}]
set_property package_pin P97 [get_ports {RX0_CHANNELS_IN_N[3]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {RX0_CHANNELS_IN_N[2]}]
set_property package_pin P100 [get_ports {RX0_CHANNELS_IN_P[2]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {RX0_CHANNELS_IN_P[3]}]
set_property package_pin P94 [get_ports {RX0_CHANNELS_IN_N[3]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {RX0_CHANNELS_IN_N[2]}]
set_property package_pin P102 [get_ports {RX0_CHANNELS_IN_P[2]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {RX0_CHANNELS_IN_N[1]}]
set_property package_pin P100 [get_ports {RX0_CHANNELS_IN_P[1]}]
endgroup
startgroup
set_property package_pin P98 [get_ports {RX0_CHANNELS_IN_P[0]}]
set_property package_pin P97 [get_ports {RX0_CHANNELS_IN_N[0]}]
endgroup
startgroup
set_property package_pin P121 [get_ports {RX1_CHANNELS_IN_P[0]}]
set_property package_pin P120 [get_ports {RX1_CHANNELS_IN_N[0]}]
endgroup
startgroup
set_property package_pin P119 [get_ports {RX1_CHANNELS_IN_P[1]}]
set_property package_pin P118 [get_ports {RX1_CHANNELS_IN_N[1]}]
endgroup
startgroup
set_property package_pin P116 [get_ports {RX1_CHANNELS_IN_N[2]}]
set_property package_pin P117 [get_ports {RX1_CHANNELS_IN_P[2]}]
endgroup
save_constraints
refresh_design
startgroup
set_property package_pin P126 [get_ports RX1_CEC]
endgroup
startgroup
set_property package_pin P127 [get_ports RX1_DET]
endgroup
startgroup
set_property package_pin P131 [get_ports RX1_EN]
endgroup
startgroup
set_property package_pin P132 [get_ports RX1_SCL]
endgroup
startgroup
set_property package_pin P133 [get_ports RX1_SDA]
endgroup
startgroup
set_property package_pin P93 [get_ports RX0_CEC]
endgroup
startgroup
set_property package_pin P92 [get_ports RX0_DET]
endgroup
startgroup
set_property package_pin P88 [get_ports RX0_EN]
endgroup
startgroup
set_property package_pin P87 [get_ports RX0_SCL]
endgroup
startgroup
set_property package_pin P85 [get_ports RX0_SDA]
endgroup
set_property package_pin "" [get_ports [list  {RX1_CHANNELS_IN_N[3]} {RX1_CHANNELS_IN_P[3]} {RX1_CHANNELS_IN_N[0]} {RX1_CHANNELS_IN_N[1]} {RX1_CHANNELS_IN_P[1]} {RX1_CHANNELS_IN_P[0]} {RX1_CHANNELS_IN_N[2]} {RX1_CHANNELS_IN_P[2]}]]
set_property package_pin "" [get_ports [list  RX1_CEC RX1_SCL RX1_DET RX1_SDA RX1_EN]]
startgroup
set_property package_pin P124 [get_ports {RX1_CHANNELS_IN_P[3]}]
set_property package_pin P123 [get_ports {RX1_CHANNELS_IN_N[3]}]
endgroup
startgroup
set_property package_pin P126 [get_ports {RX1_CHANNELS_IN_N[2]}]
set_property package_pin P127 [get_ports {RX1_CHANNELS_IN_P[2]}]
endgroup
startgroup
set_property package_pin P132 [get_ports {RX1_CHANNELS_IN_P[1]}]
set_property package_pin P131 [get_ports {RX1_CHANNELS_IN_N[1]}]
endgroup
startgroup
set_property package_pin P134 [get_ports {RX1_CHANNELS_IN_P[0]}]
set_property package_pin P133 [get_ports {RX1_CHANNELS_IN_N[0]}]
endgroup
startgroup
set_property package_pin P121 [get_ports RX1_CEC]
endgroup
startgroup
set_property package_pin P120 [get_ports RX1_DET]
endgroup
startgroup
set_property package_pin P119 [get_ports RX1_EN]
endgroup
startgroup
set_property package_pin P118 [get_ports RX1_SCL]
endgroup
startgroup
set_property package_pin P117 [get_ports RX1_SDA]
endgroup
startgroup
set_property package_pin P56 [get_ports {TX_CHANNELS_OUT_P[3]}]
set_property package_pin P55 [get_ports {TX_CHANNELS_OUT_N[3]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {TX_CHANNELS_OUT_N[2]}]
set_property package_pin P62 [get_ports {TX_CHANNELS_OUT_P[2]}]
endgroup
startgroup
set_property package_pin P60 [get_ports {TX_CHANNELS_OUT_P[1]}]
set_property package_pin P59 [get_ports {TX_CHANNELS_OUT_N[1]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {TX_CHANNELS_OUT_P[0]}]
set_property package_pin P57 [get_ports {TX_CHANNELS_OUT_N[0]}]
endgroup
startgroup
set_property package_pin P51 [get_ports TX_CEC]
endgroup
startgroup
set_property package_pin P50 [get_ports TX_EN]
endgroup
startgroup
set_property package_pin P48 [get_ports TX_SCL]
endgroup
startgroup
set_property package_pin P47 [get_ports TX_SDA]
endgroup
startgroup
set_property package_pin P111 [get_ports USB_CTS]
endgroup
startgroup
set_property package_pin P112 [get_ports USB_RTS]
endgroup
startgroup
set_property package_pin P114 [get_ports USB_RXD]
endgroup
startgroup
set_property package_pin P115 [get_ports USB_TXD]
endgroup
startgroup
set_property package_pin P21 [get_ports CLK20]
endgroup
startgroup
set_property package_pin P5 [get_ports LEDS_CLK]
endgroup
startgroup
set_property package_pin P6 [get_ports LEDS_DATA]
endgroup
startgroup
set_property package_pin P29 [get_ports BT_CTS]
endgroup
startgroup
set_property package_pin P30 [get_ports BT_RTS]
endgroup
startgroup
set_property package_pin P32 [get_ports BT_RXD]
endgroup
startgroup
set_property package_pin P33 [get_ports BT_TXD]
endgroup
startgroup
set_property package_pin P139 [get_ports USB_RXLED]
endgroup
startgroup
set_property package_pin P140 [get_ports USB_TXLED]
endgroup
set_property package_pin "" [get_ports [list  USB_TXLED USB_RXLED]]
set_property package_pin "" [get_ports [list  {RX1_CHANNELS_IN_N[0]} {RX1_CHANNELS_IN_N[1]} {RX1_CHANNELS_IN_P[1]} {RX1_CHANNELS_IN_P[0]} {RX1_CHANNELS_IN_N[2]} {RX1_CHANNELS_IN_P[2]}]]
startgroup
set_property package_pin P126 [get_ports {RX1_CHANNELS_IN_N[3]}]
set_property package_pin P127 [get_ports {RX1_CHANNELS_IN_P[3]}]
endgroup
startgroup
set_property package_pin P137 [get_ports {RX1_CHANNELS_IN_N[2]}]
set_property package_pin P138 [get_ports {RX1_CHANNELS_IN_P[2]}]
endgroup
startgroup
set_property package_pin P134 [get_ports {RX1_CHANNELS_IN_P[1]}]
set_property package_pin P133 [get_ports {RX1_CHANNELS_IN_N[1]}]
endgroup
startgroup
set_property package_pin P132 [get_ports {RX1_CHANNELS_IN_P[0]}]
set_property package_pin P131 [get_ports {RX1_CHANNELS_IN_N[0]}]
endgroup
startgroup
set_property package_pin P124 [get_ports RX1_CEC]
endgroup
startgroup
set_property package_pin P123 [get_ports RX1_DET]
endgroup
startgroup
set_property package_pin P120 [get_ports RX1_EN]
endgroup
startgroup
set_property package_pin P121 [get_ports RX1_EN]
endgroup
startgroup
set_property package_pin P120 [get_ports RX1_SCL]
endgroup
startgroup
set_property package_pin P119 [get_ports RX1_SDA]
endgroup
startgroup
set_property package_pin P116 [get_ports USB_RXLED]
endgroup
startgroup
set_property package_pin P117 [get_ports USB_TXLED]
endgroup
save_constraints
