Loading plugins phase: Elapsed time ==> 1s.050ms
Initializing data phase: Elapsed time ==> 5s.380ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj -d CY8C3866AXI-040 -s H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.430ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.233ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Car_Lab_Task1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj -dcpsoc3 Car_Lab_Task1.v -verilog
======================================================================

======================================================================
Compiling:  Car_Lab_Task1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj -dcpsoc3 Car_Lab_Task1.v -verilog
======================================================================

======================================================================
Compiling:  Car_Lab_Task1.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj -dcpsoc3 -verilog Car_Lab_Task1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Mar 07 17:10:51 2016


======================================================================
Compiling:  Car_Lab_Task1.v
Program  :   vpp
Options  :    -yv2 -q10 Car_Lab_Task1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Mar 07 17:10:51 2016

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Car_Lab_Task1.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Car_Lab_Task1.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj -dcpsoc3 -verilog Car_Lab_Task1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Mar 07 17:10:53 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\codegentemp\Car_Lab_Task1.ctl'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\codegentemp\Car_Lab_Task1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Car_Lab_Task1.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj -dcpsoc3 -verilog Car_Lab_Task1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Mar 07 17:10:57 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\codegentemp\Car_Lab_Task1.ctl'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\codegentemp\Car_Lab_Task1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_216
	\Counter:Net_89\
	\Counter:Net_95\
	\Counter:Net_102\
	\MOSFET:Net_101\
	\MOSFET:PWMUDB:ctrl_cmpmode2_2\
	\MOSFET:PWMUDB:ctrl_cmpmode2_1\
	\MOSFET:PWMUDB:ctrl_cmpmode2_0\
	\MOSFET:PWMUDB:ctrl_cmpmode1_2\
	\MOSFET:PWMUDB:ctrl_cmpmode1_1\
	\MOSFET:PWMUDB:ctrl_cmpmode1_0\
	\MOSFET:PWMUDB:capt_rising\
	\MOSFET:PWMUDB:capt_falling\
	\MOSFET:PWMUDB:trig_rise\
	\MOSFET:PWMUDB:trig_fall\
	\MOSFET:PWMUDB:sc_kill\
	\MOSFET:PWMUDB:km_run\
	\MOSFET:PWMUDB:min_kill\
	\MOSFET:PWMUDB:km_tc\
	\MOSFET:PWMUDB:db_tc\
	\MOSFET:PWMUDB:dith_sel\
	\MOSFET:PWMUDB:compare2\
	Net_204
	Net_205
	\MOSFET:PWMUDB:MODULE_1:b_31\
	\MOSFET:PWMUDB:MODULE_1:b_30\
	\MOSFET:PWMUDB:MODULE_1:b_29\
	\MOSFET:PWMUDB:MODULE_1:b_28\
	\MOSFET:PWMUDB:MODULE_1:b_27\
	\MOSFET:PWMUDB:MODULE_1:b_26\
	\MOSFET:PWMUDB:MODULE_1:b_25\
	\MOSFET:PWMUDB:MODULE_1:b_24\
	\MOSFET:PWMUDB:MODULE_1:b_23\
	\MOSFET:PWMUDB:MODULE_1:b_22\
	\MOSFET:PWMUDB:MODULE_1:b_21\
	\MOSFET:PWMUDB:MODULE_1:b_20\
	\MOSFET:PWMUDB:MODULE_1:b_19\
	\MOSFET:PWMUDB:MODULE_1:b_18\
	\MOSFET:PWMUDB:MODULE_1:b_17\
	\MOSFET:PWMUDB:MODULE_1:b_16\
	\MOSFET:PWMUDB:MODULE_1:b_15\
	\MOSFET:PWMUDB:MODULE_1:b_14\
	\MOSFET:PWMUDB:MODULE_1:b_13\
	\MOSFET:PWMUDB:MODULE_1:b_12\
	\MOSFET:PWMUDB:MODULE_1:b_11\
	\MOSFET:PWMUDB:MODULE_1:b_10\
	\MOSFET:PWMUDB:MODULE_1:b_9\
	\MOSFET:PWMUDB:MODULE_1:b_8\
	\MOSFET:PWMUDB:MODULE_1:b_7\
	\MOSFET:PWMUDB:MODULE_1:b_6\
	\MOSFET:PWMUDB:MODULE_1:b_5\
	\MOSFET:PWMUDB:MODULE_1:b_4\
	\MOSFET:PWMUDB:MODULE_1:b_3\
	\MOSFET:PWMUDB:MODULE_1:b_2\
	\MOSFET:PWMUDB:MODULE_1:b_1\
	\MOSFET:PWMUDB:MODULE_1:b_0\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_25\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_24\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_25\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_24\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_23\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_22\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_21\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_20\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_19\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_18\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_17\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_16\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_15\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_14\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_13\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_12\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_11\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_10\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_9\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_8\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_7\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_6\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_5\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_4\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_3\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_2\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_1\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_0\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_25\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_24\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_23\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_22\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_21\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_20\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_19\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_18\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_17\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_16\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_15\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_14\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_13\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_12\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_11\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_10\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_9\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_8\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_7\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_6\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_5\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_4\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_3\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_2\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_206
	Net_203
	\MOSFET:Net_113\
	\MOSFET:Net_107\
	\MOSFET:Net_114\
	Net_433
	Net_434
	Net_435
	Net_436
	Net_437
	Net_438
	Net_439

    Synthesized names
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_31\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_30\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_29\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_28\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_27\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_26\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_25\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_24\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_23\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_22\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_21\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_20\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_19\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_18\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_17\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_16\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_15\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_14\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_13\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_12\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_11\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_10\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_9\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_8\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_7\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_6\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_5\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_4\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_3\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 145 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter:Net_82\ to zero
Aliasing \Counter:Net_91\ to zero
Aliasing tmpOE__Drive_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:hwCapture\ to zero
Aliasing \MOSFET:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:runmode_enable\\R\ to zero
Aliasing \MOSFET:PWMUDB:runmode_enable\\S\ to zero
Aliasing \MOSFET:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:dith_count_1\\R\ to zero
Aliasing \MOSFET:PWMUDB:dith_count_1\\S\ to zero
Aliasing \MOSFET:PWMUDB:dith_count_0\\R\ to zero
Aliasing \MOSFET:PWMUDB:dith_count_0\\S\ to zero
Aliasing \MOSFET:PWMUDB:cmp2\ to zero
Aliasing \MOSFET:PWMUDB:pwm1_i\ to zero
Aliasing \MOSFET:PWMUDB:pwm2_i\ to zero
Aliasing \MOSFET:PWMUDB:status_6\ to zero
Aliasing \MOSFET:PWMUDB:status_4\ to zero
Aliasing \MOSFET:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:reset\ to zero
Aliasing \MOSFET:PWMUDB:cs_addr_2\ to \MOSFET:PWMUDB:status_2\
Aliasing \MOSFET:PWMUDB:cs_addr_0\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Hall_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Hall_Out_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \HallOut:rst\ to zero
Aliasing \MOSFET:PWMUDB:tc_reg_i\\D\ to \MOSFET:PWMUDB:status_2\
Aliasing \MOSFET:PWMUDB:prevCapture\\D\ to zero
Aliasing \MOSFET:PWMUDB:trig_last\\D\ to zero
Aliasing \MOSFET:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:prevCompare1\\D\ to \MOSFET:PWMUDB:pwm_temp\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \Counter:Net_82\[27] = zero[8]
Removing Lhs of wire \Counter:Net_91\[28] = zero[8]
Removing Rhs of wire Net_104[33] = \Counter:Net_48\[29]
Removing Rhs of wire tmpOE__Drive_net_0[38] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_63[39] = \MOSFET:Net_96\[112]
Removing Rhs of wire Net_63[39] = \MOSFET:PWMUDB:pwm_reg_i\[111]
Removing Lhs of wire one[45] = tmpOE__Drive_net_0[38]
Removing Rhs of wire \MOSFET:PWMUDB:ctrl_enable\[56] = \MOSFET:PWMUDB:control_7\[57]
Removing Lhs of wire \MOSFET:PWMUDB:hwCapture\[71] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:hwEnable\[72] = \MOSFET:PWMUDB:ctrl_enable\[56]
Removing Lhs of wire \MOSFET:PWMUDB:trig_out\[76] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:runmode_enable\\R\[78] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:runmode_enable\\S\[79] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_enable\[80] = \MOSFET:PWMUDB:runmode_enable\[77]
Removing Lhs of wire \MOSFET:PWMUDB:ltch_kill_reg\\R\[84] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:ltch_kill_reg\\S\[85] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:min_kill_reg\\R\[87] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:min_kill_reg\\S\[88] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill\[91] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:add_vi_vv_MODGEN_1_1\[95] = \MOSFET:PWMUDB:MODULE_1:g2:a0:s_1\[381]
Removing Lhs of wire \MOSFET:PWMUDB:add_vi_vv_MODGEN_1_0\[97] = \MOSFET:PWMUDB:MODULE_1:g2:a0:s_0\[382]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_1\\R\[98] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_1\\S\[99] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_0\\R\[100] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_0\\S\[101] = zero[8]
Removing Rhs of wire \MOSFET:PWMUDB:compare1\[103] = \MOSFET:PWMUDB:cmp1_less\[104]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2\[108] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:pwm_temp\[109] = \MOSFET:PWMUDB:cmp1\[107]
Removing Lhs of wire \MOSFET:PWMUDB:pwm1_i\[113] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:pwm2_i\[114] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:status_6\[119] = zero[8]
Removing Rhs of wire \MOSFET:PWMUDB:status_0\[120] = \MOSFET:PWMUDB:cmp1_status_reg\[121]
Removing Rhs of wire \MOSFET:PWMUDB:status_1\[122] = \MOSFET:PWMUDB:cmp2_status_reg\[123]
Removing Lhs of wire \MOSFET:PWMUDB:status_2\[124] = \MOSFET:PWMUDB:tc_i\[48]
Removing Rhs of wire \MOSFET:PWMUDB:status_3\[125] = \MOSFET:PWMUDB:fifo_full\[126]
Removing Lhs of wire \MOSFET:PWMUDB:status_4\[127] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status\[131] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp1_status_reg\\R\[132] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp1_status_reg\\S\[133] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status_reg\\R\[134] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status_reg\\S\[135] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill_reg\\R\[136] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill_reg\\S\[137] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:reset\[139] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cs_addr_2\[142] = \MOSFET:PWMUDB:tc_i\[48]
Removing Lhs of wire \MOSFET:PWMUDB:cs_addr_1\[143] = \MOSFET:PWMUDB:runmode_enable\[77]
Removing Lhs of wire \MOSFET:PWMUDB:cs_addr_0\[144] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_23\[263] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_22\[264] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_21\[265] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_20\[266] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_19\[267] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_18\[268] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_17\[269] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_16\[270] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_15\[271] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_14\[272] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_13\[273] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_12\[274] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_11\[275] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_10\[276] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_9\[277] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_8\[278] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_7\[279] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_6\[280] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_5\[281] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_4\[282] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_3\[283] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_2\[284] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_1\[285] = \MOSFET:PWMUDB:MODIN1_1\[286]
Removing Lhs of wire \MOSFET:PWMUDB:MODIN1_1\[286] = \MOSFET:PWMUDB:dith_count_1\[94]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_0\[287] = \MOSFET:PWMUDB:MODIN1_0\[288]
Removing Lhs of wire \MOSFET:PWMUDB:MODIN1_0\[288] = \MOSFET:PWMUDB:dith_count_0\[96]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[420] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[421] = tmpOE__Drive_net_0[38]
Removing Lhs of wire tmpOE__Hall_net_0[430] = tmpOE__Drive_net_0[38]
Removing Lhs of wire tmpOE__Hall_Out_net_0[440] = tmpOE__Drive_net_0[38]
Removing Rhs of wire Net_411[441] = \HallOut:control_out_0\[448]
Removing Rhs of wire Net_411[441] = \HallOut:control_0\[471]
Removing Lhs of wire \HallOut:clk\[446] = Net_418[438]
Removing Lhs of wire \HallOut:rst\[447] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:tc_reg_i\\D\[472] = \MOSFET:PWMUDB:tc_i\[48]
Removing Lhs of wire \MOSFET:PWMUDB:prevCapture\\D\[473] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:trig_last\\D\[474] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:ltch_kill_reg\\D\[477] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:min_kill_reg\\D\[478] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:pwm_reg_i\\D\[481] = \MOSFET:PWMUDB:pwm_i\[110]
Removing Lhs of wire \MOSFET:PWMUDB:pwm1_reg_i\\D\[482] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:pwm2_reg_i\\D\[483] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp1_status_reg\\D\[484] = \MOSFET:PWMUDB:cmp1_status\[130]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status_reg\\D\[485] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill_reg\\D\[486] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:prevCompare1\\D\[487] = \MOSFET:PWMUDB:cmp1\[107]

------------------------------------------------------
Aliased 0 equations, 99 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Drive_net_0' (cost = 0):
tmpOE__Drive_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:cmp1\' (cost = 0):
\MOSFET:PWMUDB:cmp1\ <= (\MOSFET:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MOSFET:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \MOSFET:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MOSFET:PWMUDB:dith_count_1\ and \MOSFET:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\MOSFET:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \MOSFET:PWMUDB:dith_count_0\ and \MOSFET:PWMUDB:dith_count_1\)
	OR (not \MOSFET:PWMUDB:dith_count_1\ and \MOSFET:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MOSFET:PWMUDB:final_capture\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \MOSFET:PWMUDB:final_capture\[145] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[391] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[401] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[411] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:runmode_enable\\D\[475] = \MOSFET:PWMUDB:ctrl_enable\[56]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj" -dcpsoc3 Car_Lab_Task1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 11s.218ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.607, Family: PSoC3, Started at: Monday, 07 March 2016 17:11:01
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task1.cydsn\Car_Lab_Task1.cyprj -d CY8C3866AXI-040 Car_Lab_Task1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \MOSFET:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MOSFET:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clk'. Fanout=3, Signal=Net_18
    Digital Clock 1: Automatic-assigning  clock 'MillClk'. Fanout=1, Signal=Net_418
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MOSFET:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \MOSFET:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MOSFET:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Drive(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_63 ,
            pad => Drive(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_376 ,
            pad => Hall(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_411 ,
            pad => Hall_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_378, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_376
        );
        Output = Net_378 (fanout=1)

    MacroCell: Name=Net_63, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\ * \MOSFET:PWMUDB:compare1\
        );
        Output = Net_63 (fanout=1)

    MacroCell: Name=\MOSFET:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \MOSFET:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\MOSFET:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\
        );
        Output = \MOSFET:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\MOSFET:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\
        );
        Output = \MOSFET:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\MOSFET:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\ * !\MOSFET:PWMUDB:prevCompare1\
        );
        Output = \MOSFET:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\MOSFET:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MOSFET:PWMUDB:final_kill_reg\
        );
        Output = \MOSFET:PWMUDB:status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
            cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
            chain_out => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MOSFET:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
            cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
            cl0_comb => \MOSFET:PWMUDB:compare1\ ,
            z0_comb => \MOSFET:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \MOSFET:PWMUDB:status_3\ ,
            chain_in => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MOSFET:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MOSFET:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_5 => \MOSFET:PWMUDB:status_5\ ,
            status_3 => \MOSFET:PWMUDB:status_3\ ,
            status_2 => \MOSFET:PWMUDB:tc_i\ ,
            status_0 => \MOSFET:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\HallOut:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_418 ,
            control_7 => \HallOut:control_7\ ,
            control_6 => \HallOut:control_6\ ,
            control_5 => \HallOut:control_5\ ,
            control_4 => \HallOut:control_4\ ,
            control_3 => \HallOut:control_3\ ,
            control_2 => \HallOut:control_2\ ,
            control_1 => \HallOut:control_1\ ,
            control_0 => Net_411 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MOSFET:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \MOSFET:PWMUDB:ctrl_enable\ ,
            control_6 => \MOSFET:PWMUDB:control_6\ ,
            control_5 => \MOSFET:PWMUDB:control_5\ ,
            control_4 => \MOSFET:PWMUDB:control_4\ ,
            control_3 => \MOSFET:PWMUDB:control_3\ ,
            control_2 => \MOSFET:PWMUDB:control_2\ ,
            control_1 => \MOSFET:PWMUDB:control_1\ ,
            control_0 => \MOSFET:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =clk_inter
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =spd_inter
        PORT MAP (
            interrupt => Net_378 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    2 :    6 :    8 :  25.00%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   13 :   59 :   72 :  18.06%
Macrocells                    :    7 :  185 :  192 :   3.65%
Unique Pterms                 :    6 :  378 :  384 :   1.56%
Total Pterms                  :    6 :      :      : 
Datapath Cells                :    2 :   22 :   24 :   8.33%
Status Cells                  :    1 :   23 :   24 :   4.17%
            StatusI Registers :    1 
Control Cells                 :    2 :   22 :   24 :   8.33%
            Control Registers :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.298ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.563ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(4)][IoId=(1)] : Drive(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Hall(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Hall_Out(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.072ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 1s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.50
                   Pterms :            3.00
               Macrocells :            3.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.113ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.008ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 67, final cost is 67 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       2.50 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MOSFET:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\
        );
        Output = \MOSFET:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_63, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\ * \MOSFET:PWMUDB:compare1\
        );
        Output = Net_63 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MOSFET:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\
        );
        Output = \MOSFET:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MOSFET:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\ * !\MOSFET:PWMUDB:prevCompare1\
        );
        Output = \MOSFET:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MOSFET:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MOSFET:PWMUDB:final_kill_reg\
        );
        Output = \MOSFET:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MOSFET:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \MOSFET:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_378, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_376
        );
        Output = Net_378 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
        cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
        cl0_comb => \MOSFET:PWMUDB:compare1\ ,
        z0_comb => \MOSFET:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \MOSFET:PWMUDB:status_3\ ,
        chain_in => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MOSFET:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\MOSFET:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_5 => \MOSFET:PWMUDB:status_5\ ,
        status_3 => \MOSFET:PWMUDB:status_3\ ,
        status_2 => \MOSFET:PWMUDB:tc_i\ ,
        status_0 => \MOSFET:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOSFET:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \MOSFET:PWMUDB:ctrl_enable\ ,
        control_6 => \MOSFET:PWMUDB:control_6\ ,
        control_5 => \MOSFET:PWMUDB:control_5\ ,
        control_4 => \MOSFET:PWMUDB:control_4\ ,
        control_3 => \MOSFET:PWMUDB:control_3\ ,
        control_2 => \MOSFET:PWMUDB:control_2\ ,
        control_1 => \MOSFET:PWMUDB:control_1\ ,
        control_0 => \MOSFET:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
        cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
        chain_out => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MOSFET:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\HallOut:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_418 ,
        control_7 => \HallOut:control_7\ ,
        control_6 => \HallOut:control_6\ ,
        control_5 => \HallOut:control_5\ ,
        control_4 => \HallOut:control_4\ ,
        control_3 => \HallOut:control_3\ ,
        control_2 => \HallOut:control_2\ ,
        control_1 => \HallOut:control_1\ ,
        control_0 => Net_411 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =clk_inter
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =spd_inter
        PORT MAP (
            interrupt => Net_378 );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = Drive(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_63 ,
        pad => Drive(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Hall_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_411 ,
        pad => Hall_Out(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Hall(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_376 ,
        pad => Hall(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_18 ,
            dclk_0 => Net_18_local ,
            dclk_glb_1 => Net_418 ,
            dclk_1 => Net_418_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter:CounterHW\
        PORT MAP (
            clock => Net_18 ,
            tc => Net_104 ,
            cmp => \Counter:Net_54\ ,
            irq => \Counter:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   4 |   1 |     * |      NONE |         CMOS_OUT |         Drive(0) | In(Net_63)
     |   3 |     * |      NONE |         CMOS_OUT |      Hall_Out(0) | In(Net_411)
-----+-----+-------+-----------+------------------+------------------+------------
   5 |   1 |     * |      NONE |     HI_Z_DIGITAL |          Hall(0) | FB(Net_376)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.056ms
Digital Placement phase: Elapsed time ==> 4s.475ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.623ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 2s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Car_Lab_Task1_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.502ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.551ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.788ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.917ms
API generation phase: Elapsed time ==> 7s.040ms
Dependency generation phase: Elapsed time ==> 0s.119ms
Cleanup phase: Elapsed time ==> 0s.081ms
