%TODO code references, any test data that can't be included elsewhere
\chapter{Source Code}
\label{app:src_code}
The HLS flow forms part of the JuliaEmbedded organisation and makes use of the following repositories:

\textbf{SSATools package:} \url{https://github.com/JuliaEmbedded/SSATools.jl}

\textbf{Dynamic Scheduling package:} \url{https://github.com/JuliaEmbedded/DynamicScheduling.jl}

\textbf{Dynamatics - Components:} \url{https://github.com/lana555/dynamatic/tree/master/components}

\textbf{Dynamatics - dot2vhdl:} \url{https://github.com/lana555/dynamatic/tree/master/dot2vhdl}

%\section*{Installation}

\chapter{Testbench Code Example}
\label{app:tb_eg}
This is the testbench code for the \code{mul} example and is written in system verilog.

\begin{lstlisting}[style=veri]
module mul_sim_tb_top();

logic clk, rst;

//dut ctrl inputs
logic start_in, start_valid;
logic end_ready;

//dut ctrl outputs
logic start_ready;
logic end_valid;
logic [31:0] end_out;

//dut arg inputs
logic [31:0] a_din;
logic [31:0] b_din;
logic [31:0] c_din;
logic a_valid_in, b_valid_in, c_valid_in; //not used in dut

//dut arg outputs
logic a_ready_out, b_ready_out, c_ready_out; //not used in dut


int a,b,c, res;
int test_total;
int dut_res;
//tb program
initial begin
    clk = 1;
    rst = 1;
    #15 end_ready = 1;
    
    test_total = 100;
    for (int test_it=0; test_it < test_total; test_it++) begin
        a=$random();
        b=$random();
        c=$random();
        res = a * b * c;
        rst = 0;
        
        //drive dut
        @(posedge clk);
        $display("Test %d: %d * %d * %d", test_it, a, b, c);
        a_din = a;
        b_din = b;
        c_din = c;
        start_in = 1;
        start_valid = 1;
        
        @(posedge clk); //wait two cycles for dut to get info
        @(posedge clk);
        a_din = 0;
        b_din = 0;
        c_din = 0;
        start_in = 0;
        start_valid = 0;
        
        @(posedge end_valid);
        dut_res = end_out;
        $display("Test %d: Predicted: %x, Actual: %x, Decimal: %d", test_it, res, dut_res, res);
        if (res != dut_res) $error("TEST FAIL");

        @(posedge clk);
        rst = 1;
        @(posedge clk);
        
    end

    $display("TEST SUCCESS cool off.");
    @(posedge clk);
    @(posedge clk);
    
    $stop;
end


//tb clock
always #5 clk = ~clk;


mul_graph mul1(
    .clk        (clk        ), 
    .rst        (rst        ), 
    .start_in   (start_in   ),
    .start_valid(start_valid),
    .start_ready(start_ready),
    .end_out    (end_out    ),
    .end_valid  (end_valid  ),
    .end_ready  (end_ready  ),
    .a_din      (a_din      ),
    .a_valid_in (a_valid_in ),
    .a_ready_out(a_ready_out),
    .b_din      (b_din      ),
    .b_valid_in (b_valid_in ),
    .b_ready_out(b_ready_out),
    .c_din      (c_din      ),
    .c_valid_in (c_valid_in ), 
    .c_ready_out(c_ready_out)  
);

endmodule
\end{lstlisting}