
// Library name: cse463_project
// Cell name: bus_top
// View name: schematic
subckt bus_top_schematic AR_S0 AR_S0B AR_S1 AR_S1B DR_S0 DR_S0B DR_S1 \
        DR_S1B F1 F2 IR_N0 IR_N0B IR_N1 IR_N1B IR_S0 IR_S0B IR_S1 IR_S1B \
        Input_S0 Input_S0B Input_S1 Input_S1B In\<0\> In\<1\> In\<2\> \
        In\<3\> In\<4\> In\<5\> In\<6\> In\<7\> OUTP_S0 OUTP_S0B OUTP_S1 \
        OUTP_S1B PC_N0 PC_N0B PC_N1 PC_N1B PC_S0 PC_S0B PC_S1 PC_S1B \
        inh_inh_bn
