static int _get_table_rate ( struct clk_hw * hw , struct tegra_clk_pll_freq_table * cfg , unsigned long rate , unsigned long parent_rate ) { struct tegra_clk_pll * pll = to_clk_pll ( hw ) ; struct tegra_clk_pll_freq_table * sel ; int p ; for ( sel = pll -> params -> freq_table ; sel -> input_rate != 0 ; sel ++ ) { if ( sel -> input_rate == parent_rate && sel -> output_rate == rate ) { break ; } } if ( pll -> params -> pdiv_tohw ) { p = _p_div_to_hw ( hw , sel -> p ) ; if ( p < 0 ) { return p ; } } else { p = ilog2 ( sel -> p ) ; } cfg -> input_rate = sel -> input_rate ; cfg -> output_rate = sel -> output_rate ; cfg -> m = sel -> m ; cfg -> n = sel -> n ; cfg -> p = p ; cfg -> cpcon = sel -> cpcon ; cfg -> sdm_data = sel -> sdm_data ; return 0 ; } 