<!DOCTYPE html>
<html>
<head>
<meta charset=utf-8>
<title>18 nips-2003-A Summating, Exponentially-Decaying CMOS Synapse for Spiking Neural Systems</title>
</head>

<body>
<p><a title="nips" href="../nips_home.html">nips</a> <a title="nips-2003" href="../home/nips2003_home.html">nips2003</a> <a title="nips-2003-18" href="../nips2003/nips-2003-A_Summating%2C_Exponentially-Decaying_CMOS_Synapse_for_Spiking_Neural_Systems.html">nips2003-18</a> <a title="nips-2003-18-reference" href="#">nips2003-18-reference</a> knowledge-graph by maker-knowledge-mining</p><h1>18 nips-2003-A Summating, Exponentially-Decaying CMOS Synapse for Spiking Neural Systems</h1>
<br/><p>Source: <a title="nips-2003-18-pdf" href="http://papers.nips.cc/paper/2415-a-summating-exponentially-decaying-cmos-synapse-for-spiking-neural-systems.pdf">pdf</a></p><p>Author: Rock Z. Shi, Timothy K. Horiuchi</p><p>Abstract: Synapses are a critical element of biologically-realistic, spike-based neural computation, serving the role of communication, computation, and modiﬁcation. Many different circuit implementations of synapse function exist with different computational goals in mind. In this paper we describe a new CMOS synapse design that separately controls quiescent leak current, synaptic gain, and time-constant of decay. This circuit implements part of a commonly-used kinetic model of synaptic conductance. We show a theoretical analysis and experimental data for prototypes fabricated in a commercially-available 1.5µm CMOS process. 1</p><br/>
<h2>reference text</h2><p>[1] M. Mahowald, An Analog VLSI System for Stereoscopic Vision. demic, 1994.  Norwell, MA: Kluwer Aca-</p>
<p>[2] A. Mortara, “A pulsed communication/computation framework for analog VLSI perceptive systems,” in Neuromorphic Systems Engineering, T. S. Land, Ed. Norwell, MA: Kluwer Academic Publishers, 1998, pp. 217–228.</p>
<p>[3] S. Deiss, R. Douglas, and A. Whatley, “A pulse-coded communications infrastructure for neuromorphic systems,” in Pulsed Neural Networks, W. Mass and C. Bishop, Eds. Cambridge, MA: MIT Press, 1999, pp. 157–178.</p>
<p>[4] K. A. Boahen, “The retinomorphic approach: adaptive pixel-parallel ampliﬁcation, ﬁltering, and quantization,” Journal of Analog Integrated Circuits and Signal Processing, vol. 13, pp. 53–68, 1997.</p>
<p>[5] M. Cheely and T. Horiuchi, “Analog VLSI models of range-tuned neurons in the bat echolocation system,” EURASIP Journal, Special Issue on Neuromorphic Signal Processing and Implementations (in press), 2003.</p>
<p>[6] C. Rasche and R. H. R. Hahnloser, “Silicon synaptic depression,” Biol. Cybern., vol. 84, pp. 57–62, 2001.</p>
<p>[7] A. McEwan and A. van Schaik, “A silicon representation of the Meddis inner hair cell model,” in Proceedings of the ICSC Symposia on Intelligent Systems & Application (ISA’2000), 2000, paper 1544-078.</p>
<p>[8] M. Boegerhausen, P. Suter, and S. Liu, “Modeling short-term synaptic depression in silicon,” Neural Computation, vol. 15, no. 2, pp. 331–348, Feb 2003.</p>
<p>[9] P. Haﬂiger, M. Mahowald, and L.Watts, “A spike based learning neuron in analog VLSI,” in Advances in Neural Information Processing Systems, M. C. Mozer, M. I. Jordan, and T. Petsche, Eds. Cambridge, MA: MIT Press, 1997, vol. 9, pp. 692–698.</p>
<p>[10] G. Indiveri, “Neuromorphic bistable VLSI synapses with spike-timing-dependent plasticity,” in Advances in Neural Information Processing Systems, M. C. Mozer, M. I. Jordan, and T. Petsche, Eds. Cambridge, MA: MIT Press, 2002, vol. 15.</p>
<p>[11] J. P. Lazzaro, “Low-power silicon axons, neuons, and synapses,” in Silicon Implementations of Pulse Coded Neural Networks, M. E. Zaghloul, J. L. Meador, and R. W. Newcomb, Eds. Norwell, MA: Kluwer Academic Publishers, 1994, pp. 153–164.</p>
<p>[12] W. Gerstner, Spiking Neuron Models: Single Neurons, Populations, Plasticity. UK: Cambridge Unvisity Press, 2002.  Cambridge,</p>
<p>[13] W. Rall, “Distinguishing theoretical synaptic potentials computed for different soma-dendritic distributions of synaptic inputs,” J. Neurophys., vol. 30, pp. 1138–1168, 1967.</p>
<p>[14] A. Destexhe, Z. F. Mainen, and T. J. Sejnowski, “Synthesis of models for excitable membranes, synaptic transmission and neuromodulation using a common kinetic formalism,” Journal of Computational Neuroscience, vol. 1, pp. 195–230, 1994.</p>
<p>[15] ——, “An efﬁcient method for computing synaptic conductances based on a kinetic model of receptor binding,” Neural Computation, vol. 6, pp. 14–18, 1994.</p>
<p>[16] E. Seevinck, “Companding current-mode integrator: A new circuit principle for continuous time monolithic ﬁlters,” Electron. Letts., vol. 26, pp. 2046–2047, Nov 1990.</p>
<p>[17] D. R. Frey, “Exponential state space ﬁtlers: A generic current mode design strategy,” IEEE Trans. Circuits Syst. I, vol. 43, pp. 34–42, Jan 1996.</p>
<p>[18] Y. Tsividis, “Externally linear, time-invariant systems and their application to companding signal processors,” IEEE Trans. Circuits Syst. II, vol. 44, pp. 65–85, Feb 1997.</p>
<p>[19] C. Mead, Analog VLSI and Neural Systems.  Reading, MA: Addison-Wesley, 1989.</p>
<p>[20] E. A. Vittoz and J. Fellrath, “CMOS analog integrated circuits based on weak inversion opearaton,” IEEE J. Solid-State Circuits, vol. 12, pp. 224–231, Jun. 1977.</p>
<p>[21] S.-C. Liu, J. Kramer, G. Indiveri, T. Delbruck, and R. Douglas, Analog VLSI: Circuits and Principle. Cambridge, MA: The MIT Press, 2002.</p>
<br/>
<br/><br/><br/>

<script>
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','//www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-48522588-1', 'makerhacker.github.io');
ga('send', 'pageview');
</script>

</body>
</html>
