(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire [(4'ha):(1'h0)] wire14;
  wire signed [(3'h7):(1'h0)] wire13;
  wire signed [(3'h4):(1'h0)] wire12;
  wire signed [(2'h2):(1'h0)] wire11;
  wire [(4'h8):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire5;
  wire [(2'h2):(1'h0)] wire4;
  reg [(3'h7):(1'h0)] reg9 = (1'h0);
  reg [(4'h9):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg7 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg6 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire5,
                 wire4,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire4 = $signed($unsigned(((^wire1) | wire2)));
  assign wire5 = ($signed((wire3[(1'h0):(1'h0)] & (&wire1))) > wire1[(2'h3):(2'h2)]);
  always
    @(posedge clk) begin
      reg6 <= (&(wire0 ? wire2[(1'h1):(1'h1)] : wire0[(1'h0):(1'h0)]));
      reg7 <= $unsigned($signed(((~reg6) ?
          reg6[(1'h0):(1'h0)] : wire1[(2'h3):(2'h2)])));
      if ($signed(wire0[(2'h3):(1'h0)]))
        begin
          reg8 <= $unsigned((^((wire4 > reg6) >>> (reg6 || wire4))));
          reg9 <= (($unsigned((&reg6)) ?
              $signed((wire3 ?
                  wire3 : reg6)) : (|$signed(wire4))) <= (wire1[(1'h0):(1'h0)] >= wire5));
        end
      else
        begin
          reg8 <= reg7;
          reg9 <= $unsigned($signed((~(wire2 ^~ wire5))));
        end
    end
  assign wire10 = $unsigned(wire3[(1'h0):(1'h0)]);
  assign wire11 = $unsigned({$signed($unsigned(reg9))});
  assign wire12 = ((~&wire10[(1'h0):(1'h0)]) >>> (wire11 == $signed(reg7)));
  assign wire13 = reg7[(1'h0):(1'h0)];
  assign wire14 = (&{wire11});
endmodule