//
// Created by gesper on 15.04.24.
//

#ifndef SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_1000_3VPRO_H
#define SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_1000_3VPRO_H

#include <vpro.h>

static void vpro_random_1000_3(){
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(120, 4, 3, 20), SRC_ADDR(282, 5, 45, 30), SRC_ADDR(313, 8, 34, 13), 16, 0, 18);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(456, 25, 36, 1), SRC_ADDR(339, 15, 20, 1), SRC_LS_3D, 2, 2, 88);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(78, 6, 15, 0), SRC_ADDR(157, 13, 1, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 858, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(4718, 197, 3, 38, 8, 18, 0, 8);
VPRO::DIM3::LOADSTORE::loads(1558, 103, 54, 14, 38, 5, 33, 1);
VPRO::DIM3::LOADSTORE::loads(5835, 837, 57, 1, 1, 0, 0, 522);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(53, 33, 15, 0), SRC_IMM_3D(1202021), SRC_ADDR(317, 19, 4, 0), 7, 0, 58, true, false, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(882, 9, 2, 56), SRC_LS_3D, SRC_IMM_3D(6098446), 6, 42, 0);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(6, 44, 20, 18), SRC_IMM_3D(5168120), SRC_IMM_3D(268141414), 0, 42, 8, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(125, 41, 38, 3), SRC_IMM_3D(267279252), SRC_LS_3D, 8, 0, 100);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(388, 7, 19, 21), SRC_LS_3D, SRC_IMM_3D(263309646), 6, 6, 18);
VPRO::DIM3::LOADSTORE::load(4607, 45, 39, 38, 5, 4, 0, 196);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(828, 1, 5, 0), SRC_ADDR(85, 3, 2, 2), SRC_ADDR(382, 7, 7, 0), 0, 0, 366);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(441, 5, 6, 1), SRC_ADDR(477, 6, 0, 3), SRC_ADDR(73, 6, 2, 2), 4, 0, 130);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(677, 6, 31, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(36, 12, 32, 3), 2, 0, 276);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(375, 12, 61, 17), SRC_ADDR(343, 50, 33, 9), SRC_IMM_3D(697238), 0, 0, 36);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(407, 32, 4, 9), SRC_LS_3D, SRC_ADDR(563, 5, 12, 17), 5, 0, 8);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 12, 16, 1), SRC_ADDR(313, 12, 0, 2), SRC_ADDR(220, 5, 6, 1), 0, 2, 276, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(824, 0, 4, 0), SRC_ADDR(569, 2, 5, 0), SRC_ADDR(382, 6, 3, 0), 0, 0, 852);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(747, 9, 5, 12), SRC_ADDR(136, 30, 12, 28), SRC_ADDR(298, 13, 42, 8), 25, 7, 1, false, true, false);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(558, 23, 7, 4), SRC_ADDR(295, 25, 13, 7), SRC_ADDR(135, 15, 20, 3), 2, 0, 52);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(666, 1, 15, 4), SRC_IMM_3D(5165436), SRC_ADDR(113, 59, 29, 18), 1, 18, 10);
VPRO::DIM3::LOADSTORE::store(1918, 120, 1, 35, 2, 0, 0, 222, L0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(81, 8, 11, 6), SRC_ADDR(354, 10, 27, 22), SRC_ADDR(164, 6, 28, 18), 30, 0, 14);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(652, 44, 45, 2), SRC_IMM_3D(1669545), SRC_ADDR(370, 11, 16, 23), 0, 0, 28, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(30, 4, 19, 3), SRC_IMM_3D(4521273), SRC_ADDR(201, 25, 21, 3), 0, 0, 222, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(17, 36, 10, 46), SRC_IMM_3D(267508687), SRC_ADDR(456, 48, 2, 25), 5, 11, 8);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(800, 8, 1, 0), SRC_ADDR(480, 8, 0, 28), SRC_ADDR(100, 10, 4, 33), 17, 36, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(2458, 293, 22, 52, 1, 2, 0, 306);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(218, 9, 22, 2), SRC_IMM_3D(262961312), SRC_IMM_3D(264906886), 0, 2, 262);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(112, 14, 34, 3), SRC_ADDR(562, 0, 25, 29), SRC_ADDR(143, 23, 28, 19), 26, 2, 8);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(615, 21, 2, 0), SRC_LS_3D, SRC_ADDR(700, 14, 19, 2), 0, 1, 96);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(86, 25, 34, 9), SRC_IMM_3D(6826948), SRC_ADDR(260, 5, 44, 4), 32, 2, 7);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(205, 9, 27, 19), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261853693), 36, 2, 5);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(451, 37, 41, 0), SRC_LS_3D, SRC_IMM_3D(267431925), 0, 0, 726);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(193, 0, 18, 0), SRC_ADDR(383, 7, 12, 1), SRC_LS_3D, 0, 0, 316);
VPRO::DIM3::LOADSTORE::loadb(2810, 852, 11, 7, 39, 34, 4, 0);
VPRO::DIM3::LOADSTORE::load(4721, 75, 8, 3, 20, 8, 0, 14);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(27, 59, 51, 59), SRC_ADDR(546, 18, 50, 29), SRC_CHAINING_NEIGHBOR_LANE, 1, 1, 10);
VPRO::DIM3::LOADSTORE::loadbs(2794, 339, 19, 52, 2, 0, 0, 618);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(302, 49, 23, 9), SRC_IMM_3D(7308104), SRC_ADDR(124, 39, 6, 3), 1, 2, 42);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(505, 14, 16, 4), SRC_ADDR(120, 13, 40, 1), SRC_ADDR(69, 36, 22, 6), 0, 6, 100);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(388, 15, 20, 23), SRC_ADDR(179, 17, 27, 19), SRC_LS_3D, 8, 3, 16);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(19, 0, 38, 30), SRC_ADDR(720, 2, 11, 33), SRC_IMM_3D(264480280), 3, 10, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(152, 38, 30, 2), SRC_IMM_3D(267585949), SRC_ADDR(599, 27, 53, 2), 6, 2, 28);
VPRO::DIM3::LOADSTORE::loadb(4159, 997, 36, 47, 58, 5, 0, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(679, 21, 18, 0), SRC_ADDR(277, 18, 11, 1), SRC_IMM_3D(6012203), 0, 0, 382, true, false, false);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(91, 4, 59, 30), SRC_ADDR(39, 4, 23, 15), SRC_ADDR(341, 10, 40, 59), 42, 0, 0);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(337, 29, 21, 4), SRC_ADDR(136, 7, 10, 2), SRC_IMM_3D(5835785), 4, 0, 100);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(108, 20, 5, 0), SRC_IMM_3D(5936432), SRC_IMM_3D(6346920), 0, 0, 438);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(107, 5, 17, 16), SRC_ADDR(462, 2, 25, 2), SRC_ADDR(205, 10, 23, 30), 46, 3, 3);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(493, 26, 17, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(567, 12, 35, 1), 0, 0, 382);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(5, 10, 52, 28), SRC_LS_3D, SRC_IMM_3D(264550252), 1, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(152, 18, 2, 24), SRC_ADDR(11, 6, 18, 32), SRC_IMM_3D(4759086), 5, 6, 22);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(19, 58, 34, 0), SRC_IMM_3D(7623310), SRC_IMM_3D(263392208), 0, 6, 88);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(625, 11, 9, 4), SRC_ADDR(514, 3, 16, 3), SRC_ADDR(52, 1, 18, 4), 0, 6, 85);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(566, 22, 3, 5), SRC_ADDR(98, 22, 25, 13), SRC_ADDR(436, 0, 23, 1), 6, 2, 36);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(580, 40, 5, 43), SRC_IMM_3D(4920689), SRC_CHAINING_NEIGHBOR_LANE, 0, 42, 2);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(448, 2, 36, 22), SRC_IMM_3D(1181885), SRC_ADDR(111, 14, 36, 24), 46, 0, 8);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(714, 0, 4, 0), SRC_ADDR(5, 5, 5, 0), SRC_ADDR(163, 5, 1, 1), 0, 0, 478);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(817, 32, 2, 32), SRC_ADDR(36, 36, 17, 25), SRC_ADDR(202, 44, 5, 34), 2, 42, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(657, 36, 0, 0), SRC_IMM_3D(2439431), SRC_ADDR(44, 7, 6, 3), 6, 0, 138);
VPRO::DIM3::LOADSTORE::loads(443, 722, 16, 30, 4, 0, 0, 936);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(580, 0, 13, 20), SRC_ADDR(298, 29, 45, 12), SRC_ADDR(149, 38, 35, 21), 1, 6, 12);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(274, 5, 29, 1), SRC_IMM_3D(264139066), SRC_ADDR(473, 15, 3, 2), 6, 0, 136);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(377, 28, 11, 34), SRC_ADDR(127, 18, 7, 16), SRC_IMM_3D(7324219), 5, 36, 0);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(171, 0, 33, 8), SRC_IMM_3D(4850299), SRC_ADDR(575, 10, 31, 6), 32, 0, 18, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(831, 14, 25, 1), SRC_ADDR(152, 22, 20, 4), SRC_ADDR(692, 11, 9, 0), 0, 0, 192);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(613, 2, 1, 0), SRC_LS_3D, SRC_ADDR(665, 3, 1, 0), 0, 0, 936);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(111, 17, 3, 0), SRC_LS_3D, SRC_ADDR(515, 7, 20, 0), 0, 1, 330);
VPRO::DIM3::LOADSTORE::loadbs(4379, 85, 54, 27, 18, 0, 9, 74);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(715, 2, 0, 0), SRC_ADDR(311, 1, 0, 0), SRC_ADDR(627, 2, 0, 0), 0, 1, 306);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(305, 10, 6, 5), SRC_ADDR(140, 20, 8, 0), SRC_ADDR(98, 8, 14, 7), 0, 12, 66);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(643, 14, 19, 0), SRC_IMM_3D(6478991), SRC_ADDR(463, 31, 11, 0), 7, 3, 30, true, false, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(30, 31, 2, 7), SRC_IMM_3D(264674416), SRC_ADDR(54, 21, 22, 7), 0, 1, 126, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(70, 36, 42, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(683, 4, 17, 12), 4, 4, 16);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(390, 30, 5, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(267531493), 8, 8, 6);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(478, 2, 7, 25), SRC_LS_3D, SRC_ADDR(103, 50, 21, 0), 0, 7, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(188, 21, 56, 5), SRC_IMM_3D(7621170), SRC_LS_3D, 16, 0, 39);
VPRO::DIM3::LOADSTORE::loads(5265, 240, 16, 12, 25, 27, 30, 0);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(401, 14, 5, 34), SRC_ADDR(249, 6, 8, 20), SRC_IMM_3D(7425975), 22, 36, 0);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(55, 45, 11, 43), SRC_ADDR(582, 48, 30, 6), SRC_IMM_3D(260711950), 1, 8, 4);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(132, 8, 26, 20), SRC_ADDR(469, 8, 0, 16), SRC_ADDR(837, 0, 2, 30), 8, 28, 2, true, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(378, 13, 45, 55), SRC_IMM_3D(4908371), SRC_ADDR(210, 7, 14, 43), 22, 2, 1);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(195, 20, 30, 51), SRC_ADDR(466, 51, 8, 29), SRC_ADDR(518, 42, 23, 19), 5, 10, 0, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(542, 21, 52, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(27, 12, 51, 14), 8, 2, 28);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(10, 19, 11, 59), SRC_LS_3D, SRC_ADDR(629, 3, 21, 59), 46, 3, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(238, 2, 61, 43), SRC_IMM_3D(265478122), SRC_IMM_3D(5691636), 37, 0, 10);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(99, 42, 1, 25), SRC_ADDR(356, 38, 23, 12), SRC_ADDR(373, 19, 6, 41), 4, 16, 4);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(246, 3, 36, 4), SRC_IMM_3D(263301219), SRC_ADDR(614, 14, 5, 2), 1, 2, 78);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(432, 17, 20, 0), SRC_ADDR(534, 6, 29, 2), SRC_ADDR(32, 27, 15, 0), 0, 4, 72);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(100, 24, 47, 3), SRC_IMM_3D(266479141), SRC_ADDR(309, 24, 5, 25), 18, 2, 3);
VPRO::DIM3::LOADSTORE::loads(6040, 600, 27, 12, 5, 0, 8, 20);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(138, 33, 13, 35), SRC_ADDR(485, 44, 5, 34), SRC_IMM_3D(265203990), 2, 22, 10);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(236, 3, 39, 19), SRC_ADDR(378, 13, 7, 38), SRC_LS_3D, 8, 2, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(37, 32, 14, 46), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(259, 3, 33, 49), 11, 18, 0);
VPRO::DIM3::LOADSTORE::loadb(883, 885, 25, 30, 60, 40, 3, 1);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(241, 1, 1, 0), SRC_ADDR(284, 1, 1, 1), SRC_ADDR(346, 0, 1, 1), 0, 0, 612);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(579, 19, 9, 2), SRC_ADDR(545, 8, 11, 2), SRC_ADDR(109, 15, 3, 1), 5, 0, 112, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(619, 1, 24, 9), SRC_IMM_3D(266387964), SRC_ADDR(438, 60, 13, 0), 0, 12, 10);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(520, 7, 5, 16), SRC_ADDR(29, 12, 18, 34), SRC_IMM_3D(262313723), 2, 18, 12);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(162, 3, 1, 1), SRC_ADDR(317, 2, 2, 1), SRC_ADDR(2, 1, 3, 1), 0, 0, 598);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(573, 0, 16, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(53, 24, 19, 10), 2, 2, 49);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(612, 7, 8, 13), SRC_LS_3D, SRC_ADDR(276, 1, 8, 44), 7, 40, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(167, 1, 21, 2), SRC_ADDR(216, 22, 23, 7), SRC_ADDR(219, 27, 10, 4), 4, 0, 96);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(469, 29, 0, 20), SRC_ADDR(267, 17, 0, 21), SRC_ADDR(117, 33, 8, 23), 1, 14, 18, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(324, 1, 27, 6), SRC_ADDR(53, 0, 50, 3), SRC_ADDR(362, 12, 34, 49), 26, 6, 2);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(105, 43, 18, 6), SRC_ADDR(62, 10, 3, 0), SRC_IMM_3D(264087671), 10, 0, 70, false, true, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(184, 46, 18, 28), SRC_ADDR(377, 11, 26, 61), SRC_CHAINING_NEIGHBOR_LANE, 14, 0, 6);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(63, 38, 12, 35), SRC_ADDR(200, 24, 11, 25), SRC_ADDR(526, 36, 5, 31), 0, 60, 1);
VPRO::DIM3::LOADSTORE::loads(6396, 28, 13, 1, 2, 0, 0, 796);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(94, 1, 23, 0), SRC_LS_3D, SRC_ADDR(300, 10, 7, 0), 0, 0, 796);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(189, 19, 13, 58), SRC_ADDR(520, 26, 36, 38), SRC_ADDR(324, 51, 49, 41), 6, 2, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(870, 15, 14, 2), SRC_ADDR(194, 22, 5, 37), SRC_ADDR(274, 19, 25, 39), 2, 3, 12, true, false, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(6, 4, 15, 14), SRC_ADDR(69, 14, 3, 28), SRC_IMM_3D(7784990), 52, 16, 0, false, true, false);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(359, 17, 2, 21), SRC_ADDR(910, 26, 0, 5), SRC_ADDR(134, 19, 6, 14), 3, 36, 1);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(1, 21, 27, 2), SRC_ADDR(728, 47, 3, 8), SRC_IMM_3D(2531343), 0, 0, 4);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(402, 2, 60, 58), SRC_IMM_3D(3719349), SRC_IMM_3D(1932226), 58, 7, 1);
VPRO::DIM3::LOADSTORE::loads(5418, 909, 19, 16, 1, 0, 0, 1020);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(357, 0, 27, 3), SRC_IMM_3D(262515162), SRC_ADDR(479, 8, 21, 0), 0, 6, 106);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(23, 10, 18, 39), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(326, 49, 9, 22), 3, 12, 2);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(84, 1, 3, 0), SRC_ADDR(412, 3, 1, 0), SRC_LS_3D, 0, 0, 1020);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(663, 18, 10, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(552, 23, 4, 0), 0, 2, 156);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(128, 2, 19, 2), SRC_IMM_3D(5712855), SRC_IMM_3D(1863859), 30, 0, 12);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(214, 18, 10, 10), SRC_ADDR(604, 1, 36, 16), SRC_ADDR(377, 52, 20, 41), 4, 4, 6);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(447, 6, 8, 2), SRC_ADDR(647, 4, 5, 2), SRC_ADDR(195, 8, 5, 3), 2, 1, 156);
VPRO::DIM3::LOADSTORE::load(6979, 253, 22, 58, 4, 0, 0, 190);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(465, 36, 13, 0), SRC_IMM_3D(2994993), SRC_ADDR(864, 11, 40, 0), 0, 0, 936);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(267, 8, 17, 22), SRC_IMM_3D(263980616), SRC_ADDR(466, 5, 27, 54), 17, 6, 4);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(234, 1, 32, 4), SRC_LS_3D, SRC_ADDR(61, 29, 50, 1), 0, 0, 190);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(128, 8, 1, 3), SRC_ADDR(520, 6, 2, 2), SRC_ADDR(749, 0, 2, 1), 2, 0, 156, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(256, 49, 6, 53), SRC_IMM_3D(261798680), SRC_ADDR(146, 2, 3, 37), 5, 8, 3);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(620, 7, 15, 51), SRC_ADDR(160, 3, 9, 24), SRC_IMM_3D(262331542), 28, 6, 2);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(665, 3, 5, 0), SRC_IMM_3D(261205721), SRC_ADDR(543, 3, 15, 0), 2, 0, 330);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(66, 26, 48, 0), SRC_LS_3D, SRC_IMM_3D(260622364), 2, 0, 78);
VPRO::DIM3::LOADSTORE::loadb(1689, 63, 48, 61, 12, 1, 0, 486);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(332, 25, 12, 0), SRC_IMM_3D(265315484), SRC_ADDR(196, 0, 27, 0), 0, 0, 442);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(439, 4, 0, 34), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(39, 18, 1, 2), 12, 8, 6);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(822, 47, 13, 1), SRC_LS_3D, SRC_IMM_3D(260311638), 0, 10, 66);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(15, 11, 12, 13), SRC_ADDR(8, 24, 28, 13), SRC_ADDR(245, 16, 0, 17), 12, 2, 20, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(42, 5, 15, 38), SRC_ADDR(736, 21, 6, 1), SRC_ADDR(641, 31, 15, 2), 1, 22, 9);
VPRO::DIM3::LOADSTORE::loads(4212, 675, 30, 29, 57, 4, 0, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(352, 2, 0, 53), SRC_IMM_3D(263192257), SRC_ADDR(428, 9, 5, 55), 27, 35, 0, false, true, false);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(537, 42, 20, 3), SRC_ADDR(50, 23, 40, 10), SRC_ADDR(185, 9, 1, 8), 2, 12, 21);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(26, 56, 45, 2), SRC_ADDR(445, 23, 11, 2), SRC_CHAINING_NEIGHBOR_LANE, 2, 0, 130);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(474, 0, 7, 0), SRC_IMM_3D(263550418), SRC_ADDR(811, 4, 3, 0), 0, 0, 910, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(544, 31, 5, 47), SRC_ADDR(187, 31, 3, 10), SRC_ADDR(47, 19, 0, 36), 1, 46, 1, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(827, 17, 35, 4), SRC_LS_3D, SRC_ADDR(460, 60, 58, 21), 0, 4, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(572, 4, 35, 0), SRC_ADDR(32, 35, 33, 1), SRC_IMM_3D(4948239), 2, 0, 130, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(111, 30, 51, 20), SRC_ADDR(230, 10, 43, 8), SRC_LS_3D, 18, 0, 1);
VPRO::DIM3::LOADSTORE::load(2095, 104, 1, 4, 28, 4, 0, 36);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(410, 18, 23, 5), SRC_ADDR(205, 5, 23, 0), SRC_CHAINING_NEIGHBOR_LANE, 7, 0, 88);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(257, 16, 53, 54), SRC_ADDR(314, 45, 27, 19), SRC_ADDR(119, 62, 32, 46), 1, 0, 0);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(645, 9, 33, 5), SRC_ADDR(286, 12, 13, 7), SRC_ADDR(52, 12, 36, 1), 18, 0, 36, false, true, false);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(488, 12, 21, 49), SRC_IMM_3D(613681), SRC_IMM_3D(266546251), 12, 10, 2);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(353, 2, 4, 3), SRC_ADDR(6, 8, 11, 1), SRC_ADDR(37, 3, 0, 2), 8, 0, 66);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(505, 6, 19, 36), SRC_ADDR(41, 39, 45, 59), SRC_LS_3D, 2, 6, 6);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(418, 4, 24, 6), SRC_ADDR(5, 29, 39, 9), SRC_IMM_3D(264003823), 1, 3, 88, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(71, 2, 9, 0), SRC_ADDR(308, 9, 6, 3), SRC_ADDR(759, 4, 0, 1), 2, 0, 226, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(3107, 542, 25, 14, 4, 25, 2, 12);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(377, 38, 35, 0), SRC_IMM_3D(266726313), SRC_IMM_3D(3912155), 0, 2, 192);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(664, 31, 24, 0), SRC_ADDR(117, 31, 36, 5), SRC_ADDR(767, 28, 2, 4), 0, 8, 45);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(779, 15, 0, 49), SRC_IMM_3D(260247784), SRC_ADDR(578, 25, 8, 25), 2, 21, 0, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(277, 3, 44, 47), SRC_IMM_3D(4071878), SRC_IMM_3D(5800035), 25, 12, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(82, 5, 33, 1), SRC_IMM_3D(4657781), SRC_IMM_3D(266506863), 1, 0, 276, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(316, 27, 29, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(592, 3, 17, 1), 2, 0, 226);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(230, 4, 3, 11), SRC_ADDR(396, 33, 7, 13), SRC_LS_3D, 2, 12, 25);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(825, 2, 11, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(490, 10, 20, 1), 2, 0, 280);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(601, 18, 1, 1), SRC_IMM_3D(267605555), SRC_ADDR(29, 15, 19, 0), 0, 0, 262);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(400, 11, 10, 0), SRC_ADDR(88, 1, 12, 0), SRC_LS_3D, 1, 0, 210);
VPRO::DIM3::LOADSTORE::loadbs(1307, 667, 34, 33, 51, 7, 1, 48);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(525, 55, 42, 37), SRC_ADDR(680, 51, 11, 49), SRC_IMM_3D(3798958), 2, 0, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(126, 3, 8, 3), SRC_ADDR(178, 3, 15, 20), SRC_ADDR(182, 15, 1, 19), 52, 6, 1, true, false, false);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(140, 16, 13, 1), SRC_ADDR(175, 15, 11, 1), SRC_IMM_3D(4621649), 0, 0, 742, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(551, 53, 60, 2), SRC_IMM_3D(368491), SRC_LS_3D, 1, 0, 180);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(205, 14, 19, 2), SRC_ADDR(580, 14, 0, 3), SRC_ADDR(607, 16, 1, 1), 0, 0, 100, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(109, 1, 2, 15), SRC_ADDR(428, 0, 23, 20), SRC_ADDR(378, 7, 23, 9), 40, 12, 0);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(78, 13, 13, 48), SRC_ADDR(532, 16, 11, 40), SRC_IMM_3D(263916737), 6, 30, 0, true, false, false);
VPRO::DIM3::LOADSTORE::store(2648, 920, 58, 46, 57, 38, 0, 10, L0);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(10, 9, 4, 33), SRC_ADDR(252, 45, 6, 20), SRC_IMM_3D(267591208), 8, 14, 5);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(498, 19, 6, 3), SRC_ADDR(477, 8, 2, 2), SRC_ADDR(69, 17, 16, 1), 1, 28, 10, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(560, 13, 19, 2), SRC_ADDR(345, 29, 9, 21), SRC_ADDR(247, 30, 18, 32), 4, 21, 6);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(334, 11, 3, 10), SRC_ADDR(70, 5, 0, 8), SRC_ADDR(89, 3, 20, 7), 16, 0, 46);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(268, 16, 31, 49), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(101, 4, 52, 17), 30, 6, 0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(83, 16, 9, 22), SRC_ADDR(548, 23, 1, 26), SRC_ADDR(658, 25, 2, 27), 0, 52, 3, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(996, 48, 3, 0), SRC_ADDR(852, 41, 60, 0), SRC_LS_3D, 0, 0, 372);
VPRO::DIM3::LOADSTORE::load(4611, 788, 14, 56, 1, 60, 6, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(442, 24, 9, 6), SRC_ADDR(188, 17, 18, 2), SRC_ADDR(52, 8, 28, 6), 6, 0, 36);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(349, 5, 21, 3), SRC_ADDR(783, 3, 59, 2), SRC_IMM_3D(2131896), 0, 0, 106, false, true, false);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(134, 48, 38, 21), SRC_ADDR(421, 22, 14, 9), SRC_IMM_3D(5638670), 4, 5, 23);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(74, 44, 0, 44), SRC_ADDR(282, 22, 1, 42), SRC_ADDR(558, 17, 8, 23), 1, 36, 6, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(218, 26, 2, 39), SRC_ADDR(4, 23, 5, 12), SRC_ADDR(211, 46, 60, 10), 3, 6, 4);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(229, 9, 11, 27), SRC_ADDR(473, 2, 11, 28), SRC_LS_3D, 36, 12, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(19, 3, 8, 3), SRC_ADDR(18, 10, 20, 22), SRC_ADDR(699, 13, 3, 9), 8, 42, 1);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(445, 21, 35, 1), SRC_IMM_3D(264432976), SRC_ADDR(330, 14, 21, 0), 3, 0, 166);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(540, 24, 13, 58), SRC_ADDR(326, 58, 1, 18), SRC_ADDR(216, 20, 4, 61), 5, 16, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(464, 5, 60, 23), SRC_ADDR(83, 27, 31, 10), SRC_ADDR(292, 1, 6, 31), 30, 4, 0);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(204, 4, 2, 2), SRC_ADDR(41, 2, 0, 2), SRC_ADDR(673, 0, 2, 0), 0, 0, 388, true, false, false);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(9, 2, 1, 0), SRC_IMM_3D(5806856), SRC_ADDR(62, 2, 0, 0), 0, 0, 592);
VPRO::DIM3::LOADSTORE::loads(1871, 598, 28, 55, 26, 8, 34, 1);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(104, 26, 23, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(333, 61, 3, 1), 0, 0, 388);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(192, 37, 52, 17), SRC_LS_3D, SRC_IMM_3D(7256038), 9, 6, 8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(17, 53, 27, 2), SRC_IMM_3D(260588391), SRC_LS_3D, 4, 0, 102, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(4827, 653, 19, 4, 13, 0, 24, 18);
VPRO::DIM3::LOADSTORE::loadb(239, 1002, 38, 48, 25, 4, 42, 0);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(270, 57, 36, 0), SRC_LS_3D, SRC_IMM_3D(267996903), 2, 1, 70, false, true, false);
VPRO::DIM3::LOADSTORE::load(4686, 455, 54, 33, 36, 19, 12, 1);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(74, 9, 20, 5), SRC_IMM_3D(7245045), SRC_ADDR(121, 3, 35, 38), 46, 18, 0, true, false, false);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(632, 8, 21, 5), SRC_IMM_3D(267848129), SRC_ADDR(83, 11, 1, 2), 18, 0, 30);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(355, 38, 26, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(123, 26, 23, 3), 0, 18, 46);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(192, 19, 6, 0), SRC_ADDR(218, 12, 11, 2), SRC_LS_3D, 0, 0, 268);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(38, 37, 61, 25), SRC_ADDR(304, 22, 58, 33), SRC_IMM_3D(3688754), 25, 0, 1);
VPRO::DIM3::LOADSTORE::loadbs(5464, 157, 0, 21, 14, 1, 1, 150);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(476, 14, 25, 0), SRC_IMM_3D(8142612), SRC_ADDR(449, 10, 11, 0), 0, 0, 633, false, true, false);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(236, 0, 4, 2), SRC_ADDR(272, 7, 8, 2), SRC_ADDR(343, 6, 2, 2), 1, 0, 262);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(78, 9, 3, 0), SRC_IMM_3D(264183596), SRC_ADDR(508, 5, 23, 2), 22, 0, 42);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(480, 26, 16, 0), SRC_ADDR(22, 11, 8, 22), SRC_ADDR(49, 0, 14, 1), 2, 30, 10, false, true, false);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(68, 9, 0, 41), SRC_ADDR(183, 29, 47, 28), SRC_IMM_3D(263592537), 28, 0, 0, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(350, 30, 0, 2), SRC_LS_3D, SRC_IMM_3D(7394233), 1, 1, 150);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(13, 14, 32, 2), SRC_ADDR(246, 13, 10, 6), SRC_ADDR(407, 36, 31, 7), 12, 0, 18, true, false, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(261, 0, 0, 2), SRC_ADDR(87, 2, 4, 1), SRC_CHAINING_NEIGHBOR_LANE, 0, 2, 268);
VPRO::DIM3::LOADSTORE::loadbs(3161, 183, 42, 44, 40, 2, 0, 24);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(298, 16, 6, 2), SRC_ADDR(71, 26, 48, 2), SRC_IMM_3D(262126061), 2, 0, 282);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(644, 53, 13, 7), SRC_ADDR(197, 50, 27, 17), SRC_ADDR(70, 30, 0, 11), 1, 16, 12);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(104, 19, 17, 22), SRC_IMM_3D(8104866), SRC_ADDR(439, 13, 9, 14), 5, 1, 28);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(18, 24, 45, 36), SRC_LS_3D, SRC_IMM_3D(1382899), 1, 2, 0);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(747, 49, 13, 8), SRC_LS_3D, SRC_ADDR(39, 35, 27, 4), 0, 2, 22);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(202, 12, 31, 1), SRC_ADDR(514, 10, 15, 9), SRC_IMM_3D(262638074), 13, 3, 9, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(401, 31, 47, 16), SRC_IMM_3D(260653901), SRC_ADDR(236, 36, 11, 10), 4, 1, 16, false, true, false);
VPRO::DIM3::LOADSTORE::store(1066, 44, 54, 16, 46, 0, 0, 130, L0);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(829, 19, 19, 0), SRC_ADDR(27, 3, 4, 2), SRC_IMM_3D(6751386), 0, 0, 178);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(679, 2, 15, 31), SRC_ADDR(51, 14, 36, 4), SRC_ADDR(463, 5, 27, 21), 37, 7, 1);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(676, 8, 9, 7), SRC_ADDR(334, 12, 3, 36), SRC_ADDR(59, 22, 5, 23), 13, 16, 2);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(91, 17, 0, 11), SRC_ADDR(369, 13, 25, 7), SRC_IMM_3D(4710553), 0, 12, 40);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(675, 11, 4, 0), SRC_ADDR(70, 30, 9, 18), SRC_ADDR(31, 18, 12, 29), 1, 28, 10);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(97, 33, 44, 4), SRC_ADDR(340, 31, 47, 4), SRC_ADDR(655, 17, 20, 0), 0, 0, 130, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(563, 26, 10, 1), SRC_ADDR(24, 36, 60, 4), SRC_IMM_3D(1002950), 6, 0, 46);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(662, 1, 0, 0), SRC_ADDR(3, 1, 1, 0), SRC_ADDR(634, 0, 1, 0), 0, 0, 612);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(785, 5, 6, 0), SRC_ADDR(881, 1, 22, 0), SRC_IMM_3D(6299076), 1, 0, 330);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(454, 17, 7, 1), SRC_ADDR(757, 15, 19, 0), SRC_ADDR(559, 14, 6, 3), 1, 2, 102);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(343, 3, 2, 0), SRC_ADDR(6, 1, 3, 0), SRC_ADDR(524, 1, 2, 1), 0, 0, 498);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(151, 1, 17, 53), SRC_ADDR(294, 45, 11, 16), SRC_ADDR(772, 7, 2, 25), 11, 16, 0);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(572, 42, 48, 0), SRC_IMM_3D(265445007), SRC_IMM_3D(261162672), 0, 0, 990, false, true, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(376, 20, 12, 38), SRC_ADDR(131, 12, 44, 42), SRC_IMM_3D(7890684), 18, 7, 3, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(3923, 686, 35, 15, 48, 2, 16, 8);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(452, 3, 33, 37), SRC_IMM_3D(6540234), SRC_ADDR(41, 37, 34, 23), 8, 3, 4);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(360, 7, 2, 4), SRC_ADDR(472, 4, 5, 5), SRC_ADDR(246, 0, 0, 2), 4, 0, 102);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(768, 1, 0, 8), SRC_ADDR(668, 8, 3, 0), SRC_ADDR(136, 0, 10, 21), 1, 18, 18);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(917, 4, 53, 0), SRC_IMM_3D(266632487), SRC_ADDR(570, 49, 12, 1), 0, 0, 270);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(231, 1, 39, 33), SRC_ADDR(442, 9, 29, 6), SRC_ADDR(56, 3, 15, 45), 36, 5, 3);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(29, 23, 1, 15), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(382, 45, 0, 16), 1, 18, 15);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(24, 10, 41, 45), SRC_LS_3D, SRC_IMM_3D(263262389), 26, 16, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(739, 0, 33, 2), SRC_ADDR(221, 56, 57, 10), SRC_IMM_3D(267242267), 5, 5, 5, true, false, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(314, 22, 26, 0), SRC_ADDR(831, 10, 1, 1), SRC_ADDR(383, 11, 26, 0), 0, 8, 100);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(340, 56, 12, 46), SRC_IMM_3D(8376135), SRC_ADDR(119, 2, 9, 13), 1, 42, 0);
VPRO::DIM3::LOADSTORE::loads(200, 119, 0, 35, 45, 19, 10, 3);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(410, 14, 45, 17), SRC_ADDR(511, 8, 49, 15), SRC_IMM_3D(263297164), 15, 0, 9);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(389, 61, 29, 33), SRC_IMM_3D(1357164), SRC_IMM_3D(3124543), 4, 0, 7);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(81, 7, 0, 16), SRC_ADDR(89, 9, 3, 45), SRC_ADDR(377, 8, 7, 18), 18, 0, 16);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(378, 0, 56, 9), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(576, 0, 37, 35), 7, 2, 8);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(34, 10, 1, 28), SRC_ADDR(589, 23, 0, 57), SRC_LS_3D, 7, 54, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(352, 0, 37, 11), SRC_ADDR(587, 15, 27, 0), SRC_IMM_3D(260923938), 20, 1, 16, true, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(307, 51, 6, 16), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(134, 25, 2, 4), 2, 58, 2);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(249, 16, 9, 4), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(373, 15, 10, 4), 6, 3, 15);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(5, 19, 27, 2), SRC_ADDR(245, 38, 5, 40), SRC_IMM_3D(6560591), 10, 10, 6);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(90, 8, 20, 0), SRC_IMM_3D(4240045), SRC_ADDR(248, 0, 3, 5), 5, 0, 100, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(240, 8, 58, 22), SRC_ADDR(918, 0, 19, 1), SRC_IMM_3D(2918405), 47, 0, 8);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(236, 61, 7, 32), SRC_ADDR(649, 16, 16, 16), SRC_ADDR(804, 57, 5, 31), 0, 18, 4);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(281, 16, 7, 14), SRC_ADDR(526, 1, 5, 11), SRC_ADDR(258, 5, 0, 17), 0, 52, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(55, 18, 23, 11), SRC_ADDR(473, 20, 4, 2), SRC_IMM_3D(3730558), 23, 0, 39);
VPRO::DIM3::LOADSTORE::loadbs(5771, 728, 43, 4, 14, 2, 4, 60);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(314, 23, 12, 5), SRC_IMM_3D(5266565), SRC_ADDR(197, 27, 34, 5), 3, 1, 102);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(174, 13, 9, 24), SRC_ADDR(737, 2, 19, 14), SRC_IMM_3D(268143161), 30, 1, 4, true, false, false);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(31, 11, 25, 28), SRC_ADDR(330, 30, 5, 31), SRC_ADDR(355, 15, 5, 19), 9, 4, 12);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(110, 10, 43, 10), SRC_ADDR(861, 13, 11, 1), SRC_ADDR(208, 1, 7, 12), 8, 0, 46);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(141, 3, 23, 0), SRC_IMM_3D(5179315), SRC_ADDR(467, 1, 3, 0), 1, 0, 481);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(531, 45, 4, 11), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(306, 18, 45, 9), 1, 4, 30);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(298, 2, 8, 8), SRC_LS_3D, SRC_ADDR(300, 4, 13, 13), 60, 14, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(74, 22, 6, 0), SRC_ADDR(328, 4, 8, 7), SRC_ADDR(122, 20, 26, 8), 1, 3, 78);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(42, 11, 11, 0), SRC_ADDR(252, 19, 12, 1), SRC_ADDR(549, 8, 18, 2), 1, 0, 166, true, false, false);
VPRO::DIM3::LOADSTORE::loads(2431, 675, 54, 31, 47, 19, 0, 22);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(116, 53, 20, 6), SRC_ADDR(315, 56, 25, 5), SRC_IMM_3D(261275819), 0, 6, 78);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(692, 30, 10, 0), SRC_ADDR(313, 9, 34, 1), SRC_ADDR(239, 13, 23, 1), 0, 0, 326);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(195, 5, 18, 60), SRC_IMM_3D(7976309), SRC_ADDR(77, 20, 29, 30), 21, 1, 10);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(86, 46, 56, 2), SRC_IMM_3D(3441456), SRC_LS_3D, 4, 1, 43);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(250, 10, 4, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(603, 3, 14, 2), 0, 1, 166);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(656, 5, 18, 62), SRC_LS_3D, SRC_ADDR(815, 43, 47, 5), 4, 0, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(3096, 245, 41, 35, 46, 28, 10, 0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(292, 46, 6, 6), SRC_IMM_3D(4226481), SRC_ADDR(343, 19, 32, 14), 3, 10, 10);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(504, 28, 10, 5), SRC_IMM_3D(3314041), SRC_IMM_3D(1368219), 6, 0, 66, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(177, 23, 4, 2), SRC_IMM_3D(1021931), SRC_LS_3D, 8, 0, 96);
VPRO::DIM3::LOADSTORE::loadb(1404, 311, 59, 50, 27, 25, 0, 24);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(474, 0, 12, 2), SRC_ADDR(87, 7, 12, 0), SRC_ADDR(342, 9, 1, 2), 0, 4, 190);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(621, 28, 7, 11), SRC_LS_3D, SRC_ADDR(389, 45, 34, 11), 1, 6, 18);
VPRO::DIM3::LOADSTORE::load(3504, 566, 15, 45, 46, 33, 4, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(3824, 301, 17, 18, 15, 16, 52, 0);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(522, 8, 3, 40), SRC_ADDR(172, 1, 16, 12), SRC_IMM_3D(3473893), 11, 9, 7, true, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(173, 3, 1, 1), SRC_ADDR(583, 4, 3, 1), SRC_ADDR(449, 0, 2, 0), 0, 2, 166);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(714, 23, 26, 0), SRC_LS_3D, SRC_ADDR(242, 1, 11, 1), 0, 2, 172);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(40, 29, 23, 2), SRC_ADDR(64, 13, 38, 2), SRC_IMM_3D(743053), 0, 1, 292);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(705, 16, 48, 54), SRC_ADDR(563, 19, 43, 9), SRC_ADDR(32, 58, 57, 42), 1, 4, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(72, 52, 25, 59), SRC_IMM_3D(5856779), SRC_IMM_3D(263509741), 7, 6, 0);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(299, 2, 44, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(527, 16, 4, 15), 9, 5, 15);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(665, 10, 32, 0), SRC_LS_3D, SRC_ADDR(719, 27, 27, 0), 1, 0, 190);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(70, 8, 9, 1), SRC_ADDR(807, 15, 14, 0), SRC_CHAINING_NEIGHBOR_LANE, 2, 0, 316);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(634, 45, 4, 11), SRC_IMM_3D(261104907), SRC_ADDR(143, 24, 4, 26), 1, 28, 16, true, false, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(569, 13, 33, 1), SRC_ADDR(348, 31, 32, 1), SRC_IMM_3D(682744), 2, 0, 276);
VPRO::DIM3::LOADSTORE::loads(1109, 819, 52, 31, 40, 18, 18, 0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(706, 7, 10, 4), SRC_ADDR(156, 1, 16, 3), SRC_ADDR(370, 4, 7, 2), 18, 0, 46);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(224, 9, 15, 13), SRC_ADDR(258, 13, 18, 8), SRC_ADDR(124, 8, 5, 12), 24, 12, 2);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(222, 11, 47, 6), SRC_ADDR(71, 4, 14, 3), SRC_IMM_3D(5081014), 1, 0, 130);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(239, 14, 56, 40), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(275, 36, 46, 29), 6, 0, 4);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(324, 0, 7, 20), SRC_LS_3D, SRC_ADDR(473, 6, 27, 8), 18, 0, 18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(38, 5, 7, 6), SRC_ADDR(529, 5, 4, 2), SRC_ADDR(296, 14, 6, 7), 8, 0, 72, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(450, 8, 4, 3), SRC_ADDR(331, 0, 8, 15), SRC_ADDR(17, 13, 12, 0), 0, 40, 12);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(841, 2, 0, 0), SRC_ADDR(156, 2, 2, 1), SRC_ADDR(346, 0, 3, 0), 0, 0, 570);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(932, 26, 0, 1), SRC_ADDR(407, 53, 20, 17), SRC_ADDR(460, 35, 19, 30), 3, 14, 4);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(167, 26, 61, 13), SRC_LS_3D, SRC_ADDR(639, 20, 44, 9), 6, 4, 0);
VPRO::DIM3::LOADSTORE::load(4641, 287, 11, 49, 31, 11, 0, 24);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(35, 57, 43, 5), SRC_ADDR(239, 4, 46, 0), SRC_IMM_3D(260905000), 0, 15, 26);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(294, 8, 35, 7), SRC_LS_3D, SRC_ADDR(29, 16, 15, 56), 52, 4, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(371, 6, 52, 47), SRC_ADDR(60, 34, 29, 9), SRC_IMM_3D(2820895), 10, 0, 12);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(620, 3, 37, 32), SRC_ADDR(222, 8, 34, 22), SRC_ADDR(207, 19, 41, 50), 30, 0, 0);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(145, 7, 6, 2), SRC_ADDR(423, 16, 11, 2), SRC_ADDR(418, 15, 12, 2), 2, 0, 172);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(276, 1, 2, 0), SRC_ADDR(14, 4, 4, 0), SRC_ADDR(269, 0, 1, 0), 1, 0, 420);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(826, 4, 0, 0), SRC_ADDR(833, 1, 0, 0), SRC_ADDR(528, 4, 3, 0), 0, 0, 642);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(93, 3, 4, 0), SRC_ADDR(165, 5, 3, 1), SRC_ADDR(129, 4, 1, 1), 0, 0, 502);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(393, 24, 35, 41), SRC_IMM_3D(267231061), SRC_ADDR(26, 8, 12, 15), 14, 6, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(147, 31, 34, 1), SRC_ADDR(312, 27, 2, 2), SRC_IMM_3D(7642691), 3, 0, 96);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(153, 15, 2, 8), SRC_ADDR(18, 19, 4, 12), SRC_ADDR(228, 5, 1, 14), 0, 18, 46);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(528, 0, 42, 1), SRC_IMM_3D(268113917), SRC_ADDR(535, 56, 37, 38), 2, 4, 6);
VPRO::DIM3::LOADSTORE::loadb(2768, 426, 38, 15, 44, 0, 10, 54);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(151, 9, 19, 7), SRC_IMM_3D(261594155), SRC_ADDR(271, 11, 16, 7), 0, 16, 58);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(207, 8, 24, 8), SRC_ADDR(269, 4, 6, 53), SRC_IMM_3D(2634032), 46, 0, 0, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(658, 29, 4, 14), SRC_ADDR(71, 55, 15, 26), SRC_ADDR(286, 12, 9, 7), 3, 5, 16);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(84, 56, 0, 11), SRC_LS_3D, SRC_ADDR(419, 12, 3, 22), 4, 10, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(29, 7, 3, 12), SRC_ADDR(458, 6, 2, 9), SRC_ADDR(428, 9, 2, 8), 8, 60, 0, false, true, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(323, 40, 18, 2), SRC_IMM_3D(267774069), SRC_IMM_3D(4733217), 10, 6, 8, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(556, 32, 49, 0), SRC_ADDR(568, 18, 57, 4), SRC_LS_3D, 0, 0, 70);
VPRO::DIM3::LOADSTORE::loadb(4189, 102, 11, 41, 51, 20, 36, 0);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(13, 19, 5, 30), SRC_ADDR(398, 42, 2, 11), SRC_IMM_3D(2365589), 10, 0, 18);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(208, 23, 38, 47), SRC_ADDR(733, 4, 57, 39), SRC_ADDR(174, 5, 59, 24), 18, 0, 1);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(30, 4, 25, 6), SRC_ADDR(580, 6, 0, 4), SRC_ADDR(123, 3, 27, 17), 7, 1, 36);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(209, 50, 44, 0), SRC_IMM_3D(3664327), SRC_LS_3D, 1, 0, 352);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(112, 3, 10, 9), SRC_IMM_3D(265003571), SRC_IMM_3D(267300916), 20, 0, 40, true, false, false);
VPRO::DIM3::LOADSTORE::loads(822, 502, 55, 37, 21, 6, 0, 102);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(695, 2, 4, 0), SRC_ADDR(764, 11, 8, 0), SRC_ADDR(378, 1, 1, 0), 5, 0, 96);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(413, 18, 17, 29), SRC_ADDR(54, 42, 16, 36), SRC_ADDR(177, 24, 29, 5), 5, 10, 10);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(286, 22, 32, 5), SRC_ADDR(460, 16, 4, 5), SRC_ADDR(538, 20, 17, 4), 6, 0, 78, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(299, 1, 12, 2), SRC_ADDR(618, 4, 14, 21), SRC_ADDR(449, 30, 2, 32), 14, 5, 4);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(460, 2, 5, 3), SRC_ADDR(67, 0, 3, 5), SRC_ADDR(135, 5, 7, 2), 0, 3, 178);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(85, 2, 34, 33), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(215, 11, 12, 36), 40, 2, 6);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(109, 17, 23, 6), SRC_IMM_3D(263218048), SRC_LS_3D, 6, 0, 102);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(614, 16, 17, 0), SRC_ADDR(476, 11, 7, 0), SRC_ADDR(181, 18, 3, 1), 0, 0, 238, true, false, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(154, 0, 8, 44), SRC_ADDR(119, 6, 44, 44), SRC_IMM_3D(7481367), 33, 4, 4);
VPRO::DIM3::LOADSTORE::loadb(4259, 187, 35, 31, 2, 0, 0, 782);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(83, 17, 22, 16), SRC_ADDR(751, 9, 51, 3), SRC_IMM_3D(260314043), 12, 2, 20, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(321, 29, 30, 19), SRC_LS_3D, SRC_ADDR(9, 1, 48, 30), 11, 11, 2);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(332, 16, 19, 1), SRC_IMM_3D(263115924), SRC_ADDR(791, 7, 34, 0), 0, 0, 336);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(663, 5, 4, 0), SRC_IMM_3D(6711669), SRC_ADDR(218, 10, 8, 0), 0, 0, 838, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(295, 3, 6, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(100, 11, 15, 3), 0, 0, 238);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(331, 38, 7, 37), SRC_LS_3D, SRC_ADDR(777, 14, 4, 21), 8, 12, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(15, 14, 15, 12), SRC_ADDR(680, 5, 3, 50), SRC_IMM_3D(264826464), 30, 15, 1);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(298, 52, 60, 1), SRC_LS_3D, SRC_IMM_3D(262611614), 4, 1, 88);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(409, 59, 42, 56), SRC_ADDR(266, 33, 31, 62), SRC_ADDR(77, 55, 24, 52), 6, 1, 1);
VPRO::DIM3::LOADSTORE::loads(450, 944, 11, 35, 24, 3, 0, 148);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(32, 7, 19, 0), SRC_ADDR(336, 48, 16, 31), SRC_ADDR(125, 45, 26, 27), 2, 18, 6, true, true, false);
VPRO::DIM3::LOADSTORE::load(350, 1012, 19, 31, 25, 4, 0, 112);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(532, 36, 53, 0), SRC_ADDR(105, 17, 24, 19), SRC_ADDR(183, 19, 0, 1), 4, 4, 11);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(56, 1, 29, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(169, 23, 18, 34), 20, 18, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(264, 24, 20, 1), SRC_LS_3D, SRC_ADDR(564, 25, 29, 0), 0, 0, 270);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(896, 867, 53, 30, 55, 0, 40, 6);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(49, 13, 23, 8), SRC_ADDR(552, 41, 51, 8), SRC_ADDR(300, 47, 24, 5), 0, 1, 16);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(573, 0, 2, 0), SRC_IMM_3D(607433), SRC_ADDR(194, 4, 2, 0), 0, 0, 576);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(59, 6, 8, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6694454), 9, 0, 48);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(38, 4, 1, 2), SRC_ADDR(491, 5, 5, 0), SRC_ADDR(66, 7, 3, 4), 1, 0, 148);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(300, 3, 3, 0), SRC_ADDR(93, 3, 5, 0), SRC_ADDR(167, 5, 3, 0), 1, 0, 312);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(189, 0, 2, 0), SRC_ADDR(437, 2, 3, 1), SRC_ADDR(448, 1, 2, 2), 1, 0, 250, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(331, 13, 7, 36), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(1654931), 5, 0, 1);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(280, 8, 6, 6), SRC_IMM_3D(2747798), SRC_LS_3D, 0, 6, 40);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(546, 12, 41, 56), SRC_ADDR(449, 37, 4, 33), SRC_ADDR(38, 23, 9, 25), 14, 4, 0);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(177, 12, 17, 1), SRC_ADDR(355, 15, 20, 1), SRC_IMM_3D(6178339), 0, 0, 522);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(189, 24, 18, 6), SRC_ADDR(37, 9, 38, 6), SRC_IMM_3D(5128832), 6, 0, 78, true, false, false);
VPRO::DIM3::LOADSTORE::loads(4665, 660, 36, 45, 19, 2, 2, 92);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(558, 8, 0, 2), SRC_ADDR(256, 12, 1, 1), SRC_ADDR(144, 14, 8, 2), 2, 0, 136);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(68, 15, 18, 9), SRC_IMM_3D(879095), SRC_ADDR(598, 4, 31, 7), 12, 0, 42);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(42, 17, 4, 15), SRC_ADDR(406, 17, 4, 23), SRC_ADDR(381, 7, 25, 15), 12, 18, 2, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(452, 4, 23, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(685, 20, 14, 2), 6, 0, 78);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(350, 24, 30, 10), SRC_LS_3D, SRC_IMM_3D(262801408), 2, 8, 30);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(500, 32, 17, 2), SRC_IMM_3D(264544826), SRC_ADDR(419, 24, 41, 0), 6, 2, 38, true, false, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(494, 2, 9, 29), SRC_ADDR(99, 17, 15, 37), SRC_ADDR(615, 7, 14, 43), 5, 21, 0);
VPRO::DIM3::LOADSTORE::loadb(4343, 105, 0, 56, 18, 0, 20, 2);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(525, 9, 37, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(15, 8, 6, 0), 1, 0, 193);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(28, 20, 23, 0), SRC_ADDR(330, 23, 10, 0), SRC_IMM_3D(267100588), 0, 0, 432);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(294, 45, 9, 0), SRC_IMM_3D(261616622), SRC_IMM_3D(2027080), 0, 0, 432);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(351, 12, 8, 15), SRC_IMM_3D(267856222), SRC_ADDR(479, 19, 7, 48), 6, 60, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(130, 8, 5, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(828, 5, 7, 0), 0, 0, 430);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(542, 3, 45, 55), SRC_ADDR(19, 26, 21, 10), SRC_LS_3D, 2, 6, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(207, 9, 8, 5), SRC_ADDR(864, 2, 0, 11), SRC_ADDR(558, 1, 16, 7), 27, 26, 0, false, true, false);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(792, 27, 5, 32), SRC_ADDR(313, 8, 37, 48), SRC_IMM_3D(266683916), 1, 0, 2);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(112, 62, 10, 28), SRC_IMM_3D(7122857), SRC_IMM_3D(260797053), 4, 42, 2);
VPRO::DIM3::LOADSTORE::store(154, 458, 48, 57, 32, 0, 4, 76, L0);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(296, 40, 3, 8), SRC_ADDR(670, 18, 4, 31), SRC_IMM_3D(6274131), 7, 32, 2);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(648, 18, 3, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(115, 18, 7, 0), 1, 0, 418);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(255, 46, 15, 4), SRC_ADDR(415, 23, 12, 5), SRC_IMM_3D(5070771), 0, 2, 112);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(31, 44, 31, 38), SRC_ADDR(242, 35, 33, 36), SRC_ADDR(530, 50, 1, 26), 4, 10, 6, true, false, false);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(552, 26, 6, 3), SRC_IMM_3D(260507974), SRC_ADDR(334, 14, 11, 0), 0, 2, 150, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(220, 23, 15, 34), SRC_IMM_3D(263038602), SRC_LS_3D, 18, 2, 2);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(529, 10, 11, 1), SRC_ADDR(70, 2, 4, 0), SRC_ADDR(34, 10, 0, 2), 1, 2, 156, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(76, 4, 3, 0), SRC_ADDR(269, 16, 22, 1), SRC_ADDR(239, 10, 8, 3), 4, 0, 150, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(459, 75, 9, 59, 44, 3, 0, 136);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(58, 7, 9, 23), SRC_ADDR(645, 10, 0, 20), SRC_ADDR(374, 8, 13, 4), 15, 37, 0);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(724, 6, 16, 12), SRC_ADDR(21, 52, 44, 7), SRC_ADDR(95, 16, 47, 8), 13, 2, 13);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(266, 58, 32, 21), SRC_IMM_3D(261234817), SRC_ADDR(71, 12, 15, 1), 2, 18, 1);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(494, 28, 1, 26), SRC_LS_3D, SRC_ADDR(239, 17, 6, 4), 12, 28, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(351, 15, 36, 30), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(299, 43, 50, 23), 6, 1, 6);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(113, 9, 14, 8), SRC_ADDR(691, 1, 19, 4), SRC_ADDR(206, 17, 10, 10), 11, 0, 40, true, false, false);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(39, 27, 42, 35), SRC_ADDR(94, 45, 12, 20), SRC_CHAINING_NEIGHBOR_LANE, 4, 8, 13);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(88, 11, 6, 2), SRC_ADDR(308, 15, 18, 5), SRC_ADDR(298, 10, 1, 6), 9, 0, 96, true, true, false);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(477, 17, 9, 29), SRC_ADDR(24, 8, 8, 36), SRC_ADDR(305, 13, 6, 19), 6, 18, 4);
VPRO::DIM3::LOADSTORE::loadb(739, 1009, 30, 1, 27, 6, 0, 64);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(215, 16, 10, 2), SRC_ADDR(513, 3, 2, 2), SRC_ADDR(708, 4, 21, 0), 2, 0, 166);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(49, 19, 38, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(87, 30, 35, 0), 1, 0, 366);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(478, 14, 23, 48), SRC_LS_3D, SRC_ADDR(216, 4, 48, 54), 12, 6, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(710, 23, 0, 35), SRC_ADDR(130, 29, 22, 50), SRC_ADDR(312, 47, 19, 13), 0, 16, 6);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(112, 22, 34, 30), SRC_IMM_3D(261550550), SRC_CHAINING_NEIGHBOR_LANE, 12, 3, 16);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(159, 32, 39, 9), SRC_ADDR(931, 1, 56, 31), SRC_ADDR(2, 14, 35, 33), 12, 0, 1);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(795, 30, 1, 0), SRC_LS_3D, SRC_ADDR(222, 31, 10, 0), 0, 0, 126);
VPRO::DIM3::LOADSTORE::loadb(302, 450, 13, 5, 4, 0, 10, 78);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(129, 34, 42, 1), SRC_ADDR(231, 6, 13, 3), SRC_ADDR(301, 21, 1, 4), 0, 0, 148, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(504, 10, 11, 5), SRC_ADDR(295, 6, 6, 32), SRC_ADDR(278, 19, 9, 2), 11, 10, 6);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(262, 6, 50, 22), SRC_LS_3D, SRC_ADDR(206, 0, 6, 23), 52, 6, 1);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(449, 13, 16, 11), SRC_ADDR(245, 4, 2, 15), SRC_ADDR(59, 12, 8, 2), 16, 3, 12, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(399, 0, 19, 16), SRC_ADDR(140, 0, 37, 40), SRC_IMM_3D(7819511), 58, 6, 0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(635, 17, 5, 20), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(94, 8, 19, 0), 3, 36, 5);
VPRO::DIM3::LOADSTORE::loads(4485, 119, 25, 34, 13, 0, 0, 240);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(245, 7, 24, 2), SRC_ADDR(80, 5, 12, 3), SRC_IMM_3D(4130816), 7, 0, 126);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(372, 22, 17, 5), SRC_ADDR(987, 1, 1, 0), SRC_IMM_3D(5962256), 1, 3, 106);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(484, 5, 5, 2), SRC_IMM_3D(1757931), SRC_IMM_3D(3194405), 9, 4, 14, true, false, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(119, 2, 15, 8), SRC_ADDR(341, 1, 2, 36), SRC_ADDR(411, 2, 20, 39), 60, 4, 0, true, false, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(928, 9, 30, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(550, 22, 17, 0), 0, 0, 166);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(502, 0, 20, 0), SRC_ADDR(391, 43, 29, 2), SRC_LS_3D, 0, 0, 240);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(71, 11, 15, 0), SRC_LS_3D, SRC_ADDR(169, 0, 15, 0), 0, 1, 268);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(36, 0, 2, 0), SRC_ADDR(311, 3, 2, 1), SRC_ADDR(795, 0, 0, 0), 2, 0, 270);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(71, 12, 14, 28), SRC_ADDR(384, 32, 10, 49), SRC_ADDR(434, 8, 0, 25), 3, 20, 2);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(817, 4, 5, 3), SRC_ADDR(285, 21, 17, 0), SRC_ADDR(329, 8, 14, 24), 18, 12, 3);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(503, 27, 13, 1), SRC_IMM_3D(266618188), SRC_ADDR(415, 2, 27, 1), 0, 3, 166);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(672, 3, 24, 8), SRC_ADDR(69, 25, 12, 18), SRC_ADDR(151, 6, 29, 19), 19, 6, 4);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(615, 1, 2, 0), SRC_LS_3D, SRC_ADDR(757, 15, 0, 0), 0, 0, 508);
VPRO::DIM3::LOADSTORE::load(4287, 360, 51, 40, 1, 1, 0, 268);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(623, 10, 21, 0), SRC_ADDR(791, 6, 25, 0), SRC_IMM_3D(81896), 0, 0, 880);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(378, 53, 7, 7), SRC_IMM_3D(260235009), SRC_IMM_3D(260585632), 0, 37, 18, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(200, 5, 2, 0), SRC_ADDR(438, 11, 8, 0), SRC_ADDR(324, 7, 13, 0), 0, 1, 357, false, true, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(391, 10, 7, 0), SRC_ADDR(33, 23, 0, 1), SRC_ADDR(332, 24, 1, 2), 1, 0, 200, true, false, false);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(587, 12, 26, 0), SRC_ADDR(362, 36, 34, 0), SRC_IMM_3D(7895967), 2, 0, 256, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(346, 7, 9, 3), SRC_ADDR(357, 6, 17, 3), SRC_ADDR(301, 22, 2, 1), 0, 1, 150);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(599, 1, 30, 39), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(911, 1, 0, 40), 60, 10, 0);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(461, 3, 4, 2), SRC_ADDR(129, 11, 11, 0), SRC_ADDR(477, 9, 9, 2), 0, 0, 268, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(23, 53, 24, 3), SRC_ADDR(556, 27, 44, 15), SRC_ADDR(889, 5, 0, 1), 1, 3, 18);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(870, 9, 52, 0), SRC_IMM_3D(262776168), SRC_IMM_3D(260276), 0, 0, 633, true, false, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(76, 21, 17, 0), SRC_IMM_3D(261938437), SRC_ADDR(292, 16, 13, 0), 0, 0, 772);
VPRO::DIM3::LOADSTORE::store(6085, 962, 19, 36, 11, 10, 0, 68, L0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(558, 5, 24, 0), SRC_IMM_3D(2040693), SRC_IMM_3D(3086266), 1, 0, 408);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(211, 31, 16, 0), SRC_IMM_3D(1787828), SRC_ADDR(53, 12, 5, 0), 0, 0, 502);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(542, 6, 11, 47), SRC_ADDR(8, 37, 20, 23), SRC_ADDR(179, 33, 6, 10), 3, 28, 0);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(321, 3, 43, 25), SRC_ADDR(23, 27, 8, 15), SRC_ADDR(346, 48, 24, 53), 4, 4, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(193, 37, 31, 0), SRC_IMM_3D(261401830), SRC_IMM_3D(262322951), 0, 0, 612);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(255, 18, 5, 51), SRC_ADDR(74, 28, 3, 12), SRC_IMM_3D(7245214), 0, 0, 8);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(358, 32, 50, 48), SRC_ADDR(778, 2, 4, 53), SRC_ADDR(78, 42, 43, 4), 10, 1, 3);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(818, 20, 26, 0), SRC_ADDR(38, 13, 6, 10), SRC_ADDR(720, 49, 26, 3), 0, 0, 50);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(203, 1, 4, 0), SRC_ADDR(361, 2, 0, 0), SRC_ADDR(624, 1, 4, 0), 1, 0, 352, true, false, false);
VPRO::DIM3::LOADSTORE::store(1416, 662, 19, 57, 15, 3, 0, 126, L0);
VPRO::DIM3::LOADSTORE::loadb(2241, 907, 47, 36, 51, 9, 0, 49);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(342, 21, 61, 19), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(397, 21, 54, 29), 21, 2, 2);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(78, 1, 18, 29), SRC_LS_3D, SRC_IMM_3D(723193), 19, 4, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(468, 22, 55, 9), SRC_LS_3D, SRC_ADDR(40, 31, 6, 6), 2, 6, 16);
VPRO::DIM3::LOADSTORE::loadb(3755, 464, 32, 14, 44, 4, 12, 5);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(213, 5, 23, 45), SRC_ADDR(192, 12, 3, 31), SRC_ADDR(93, 9, 16, 17), 1, 22, 6);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(303, 4, 3, 1), SRC_ADDR(269, 2, 2, 0), SRC_ADDR(775, 5, 4, 1), 4, 0, 196);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(144, 5, 7, 8), SRC_IMM_3D(6404965), SRC_ADDR(443, 7, 4, 25), 18, 36, 0);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(379, 17, 14, 20), SRC_IMM_3D(260729394), SRC_ADDR(3, 37, 16, 43), 4, 24, 6, false, true, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(774, 3, 3, 0), SRC_ADDR(68, 3, 0, 0), SRC_ADDR(463, 0, 0, 0), 0, 0, 520);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(645, 1, 49, 54), SRC_ADDR(303, 0, 34, 18), SRC_LS_3D, 10, 2, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(239, 8, 2, 0), SRC_ADDR(257, 5, 3, 1), SRC_IMM_3D(263353051), 0, 0, 616);
VPRO::DIM3::LOADSTORE::load(4370, 592, 38, 16, 44, 0, 9, 45);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(39, 13, 12, 5), SRC_ADDR(416, 7, 7, 3), SRC_ADDR(632, 2, 10, 2), 2, 2, 112, true, false, false);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(213, 42, 13, 1), SRC_IMM_3D(5377622), SRC_IMM_3D(5627930), 0, 0, 462, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(81, 8, 3, 1), SRC_ADDR(21, 2, 7, 1), SRC_ADDR(321, 2, 4, 0), 0, 2, 228);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(890, 0, 10, 25), SRC_ADDR(3, 10, 40, 10), SRC_IMM_3D(266992760), 44, 3, 3);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(873, 24, 17, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(372, 3, 13, 1), 1, 1, 156);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(92, 24, 21, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(289, 8, 0, 0), 0, 0, 388);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(574, 0, 1, 2), SRC_IMM_3D(4092118), SRC_LS_3D, 9, 0, 45);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(37, 28, 18, 8), SRC_IMM_3D(2949523), SRC_IMM_3D(807780), 5, 1, 78);
VPRO::DIM3::LOADSTORE::loadbs(1789, 59, 7, 1, 0, 27, 30, 0);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(543, 10, 19, 14), SRC_ADDR(398, 43, 50, 45), SRC_ADDR(238, 57, 39, 9), 11, 0, 3);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(215, 8, 1, 2), SRC_ADDR(486, 5, 8, 0), SRC_ADDR(247, 6, 0, 2), 0, 0, 270);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(511, 0, 13, 0), SRC_ADDR(531, 8, 1, 1), SRC_IMM_3D(263869731), 0, 1, 477, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(754, 2, 50, 10), SRC_ADDR(301, 6, 0, 31), SRC_ADDR(196, 6, 19, 0), 42, 0, 4);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(201, 29, 9, 4), SRC_ADDR(296, 50, 55, 9), SRC_IMM_3D(260741884), 3, 7, 7);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(336, 10, 33, 12), SRC_LS_3D, SRC_ADDR(36, 10, 53, 58), 30, 6, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(407, 7, 7, 0), SRC_ADDR(410, 10, 8, 3), SRC_ADDR(101, 11, 5, 0), 1, 0, 198);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(227, 22, 19, 1), SRC_IMM_3D(267732929), SRC_IMM_3D(265315507), 0, 0, 590);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(54, 16, 10, 30), SRC_ADDR(260, 34, 21, 0), SRC_ADDR(159, 20, 23, 11), 3, 30, 4);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(569, 3, 34, 21), SRC_ADDR(258, 1, 4, 7), SRC_ADDR(514, 6, 13, 4), 58, 6, 0);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(526, 0, 7, 1), SRC_ADDR(218, 8, 0, 0), SRC_ADDR(464, 0, 6, 1), 0, 0, 408);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(793, 17, 0, 1), SRC_ADDR(81, 11, 16, 8), SRC_ADDR(530, 11, 15, 2), 0, 8, 70);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(638, 6, 12, 4), SRC_ADDR(388, 5, 12, 0), SRC_ADDR(336, 9, 14, 5), 6, 1, 72);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(266, 21, 38, 4), SRC_ADDR(139, 14, 34, 9), SRC_ADDR(75, 6, 20, 48), 7, 11, 1);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(973, 43, 40, 0), SRC_IMM_3D(2974528), SRC_IMM_3D(262248277), 1, 0, 466, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(637, 6, 54, 41), SRC_ADDR(76, 22, 61, 35), SRC_CHAINING_NEIGHBOR_LANE, 8, 2, 4);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(25, 2, 38, 40), SRC_IMM_3D(855151), SRC_ADDR(712, 0, 14, 45), 11, 14, 2, false, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(67, 7, 20, 6), SRC_ADDR(602, 7, 24, 4), SRC_ADDR(409, 4, 26, 1), 18, 1, 22);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(151, 3, 1, 0), SRC_ADDR(346, 0, 4, 3), SRC_ADDR(301, 6, 1, 1), 4, 0, 172);
VPRO::DIM3::LOADSTORE::load(4985, 914, 12, 25, 56, 28, 3, 1);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(3, 21, 18, 57), SRC_ADDR(635, 24, 2, 14), SRC_LS_3D, 3, 28, 1);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(261, 48, 39, 4), SRC_ADDR(458, 59, 46, 24), SRC_ADDR(747, 7, 2, 26), 2, 4, 8, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(431, 17, 7, 18), SRC_IMM_3D(3770011), SRC_ADDR(52, 6, 22, 23), 8, 14, 4);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(607, 10, 9, 9), SRC_LS_3D, SRC_ADDR(210, 9, 18, 20), 20, 2, 8);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(631, 37, 5, 5), SRC_ADDR(272, 45, 10, 19), SRC_IMM_3D(155659), 0, 52, 2);
VPRO::DIM3::LOADSTORE::store(3851, 710, 0, 15, 58, 7, 37, 2, L0);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(583, 1, 0, 0), SRC_ADDR(731, 0, 1, 0), SRC_ADDR(88, 0, 1, 0), 0, 0, 940);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(66, 16, 8, 49), SRC_IMM_3D(260744343), SRC_IMM_3D(6584159), 33, 3, 3);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(618, 5, 32, 7), SRC_ADDR(22, 41, 3, 7), SRC_IMM_3D(261350853), 6, 2, 36);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(68, 8, 4, 22), SRC_ADDR(164, 8, 13, 15), SRC_IMM_3D(261802291), 7, 37, 2, true, false, false);
VPRO::DIM3::LOADSTORE::load(1935, 879, 25, 13, 54, 2, 2, 62);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(5244, 142, 23, 10, 42, 6, 0, 18);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(340, 28, 15, 19), SRC_ADDR(525, 38, 24, 24), SRC_ADDR(556, 29, 18, 37), 2, 10, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(135, 18, 62, 59), SRC_ADDR(524, 8, 49, 27), SRC_ADDR(594, 45, 26, 8), 7, 0, 5);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(41, 20, 29, 13), SRC_IMM_3D(268132659), SRC_ADDR(706, 8, 22, 13), 10, 0, 0);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(319, 2, 0, 0), SRC_ADDR(0, 0, 2, 2), SRC_ADDR(573, 0, 2, 1), 1, 0, 420, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(752, 16, 1, 5), SRC_ADDR(285, 13, 3, 13), SRC_ADDR(397, 5, 1, 16), 0, 42, 22);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(394, 50, 53, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(448, 48, 38, 15), 0, 2, 28);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(243, 49, 31, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6814082), 0, 0, 754);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(260, 2, 1, 41), SRC_IMM_3D(1407666), SRC_LS_3D, 6, 0, 18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(10, 19, 9, 11), SRC_ADDR(415, 9, 15, 20), SRC_ADDR(383, 10, 17, 9), 40, 12, 0, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(696, 26, 22, 0), SRC_IMM_3D(266602576), SRC_ADDR(21, 43, 27, 7), 1, 4, 72);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(301, 19, 0, 3), SRC_ADDR(14, 9, 4, 2), SRC_CHAINING_NEIGHBOR_LANE, 3, 0, 192);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(41, 10, 11, 20), SRC_ADDR(461, 2, 19, 11), SRC_IMM_3D(266093921), 13, 22, 2);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(227, 40, 4, 41), SRC_IMM_3D(260625284), SRC_IMM_3D(266553422), 7, 5, 7);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(43, 8, 14, 0), SRC_ADDR(3, 9, 28, 0), SRC_IMM_3D(261294231), 0, 0, 346);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(913, 8, 13, 1), SRC_ADDR(394, 17, 25, 3), SRC_ADDR(306, 8, 19, 23), 7, 1, 11, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(320, 3, 9, 1), SRC_ADDR(542, 10, 3, 1), SRC_ADDR(151, 3, 9, 0), 0, 0, 238, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(285, 34, 2, 2), SRC_LS_3D, SRC_ADDR(449, 17, 2, 2), 1, 0, 240);
VPRO::DIM3::LOADSTORE::loads(226, 803, 24, 20, 2, 0, 0, 826);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(224, 5, 9, 4), SRC_ADDR(321, 19, 2, 24), SRC_ADDR(366, 18, 17, 7), 4, 10, 6);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(447, 12, 24, 0), SRC_ADDR(84, 18, 12, 4), SRC_ADDR(85, 15, 12, 1), 0, 3, 148);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(248, 36, 25, 30), SRC_ADDR(63, 47, 41, 30), SRC_ADDR(396, 29, 47, 12), 3, 4, 12, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(96, 5, 4, 1), SRC_ADDR(562, 3, 3, 1), SRC_ADDR(384, 3, 4, 2), 0, 2, 238);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(399, 1, 2, 0), SRC_ADDR(343, 1, 3, 0), SRC_ADDR(721, 2, 0, 0), 0, 0, 768);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(285, 53, 27, 39), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(35, 17, 33, 40), 1, 12, 9);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(415, 12, 24, 12), SRC_ADDR(7, 6, 36, 18), SRC_LS_3D, 4, 2, 22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(2, 7, 50, 0), SRC_IMM_3D(265756323), SRC_IMM_3D(6270225), 0, 0, 178, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(86, 40, 29, 0), SRC_LS_3D, SRC_IMM_3D(266125011), 0, 0, 210);
VPRO::DIM3::LOADSTORE::load(3595, 54, 7, 21, 23, 2, 49, 1);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(169, 1, 5, 22), SRC_ADDR(252, 1, 24, 34), SRC_IMM_3D(265561481), 56, 8, 0);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(375, 41, 13, 18), SRC_LS_3D, SRC_ADDR(232, 12, 8, 15), 8, 8, 6);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(83, 2, 36, 22), SRC_ADDR(400, 27, 13, 23), SRC_ADDR(642, 2, 21, 17), 7, 6, 14);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(179, 11, 0, 3), SRC_ADDR(778, 1, 3, 0), SRC_ADDR(53, 9, 3, 0), 2, 0, 112);
VPRO::DIM3::LOADSTORE::loads(2610, 585, 16, 46, 20, 0, 1, 238);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(576, 1, 0, 0), SRC_ADDR(509, 3, 3, 0), SRC_ADDR(244, 1, 4, 0), 0, 0, 442, true, false, false);
VPRO::DIM3::LOADSTORE::loads(4283, 459, 14, 39, 58, 0, 18, 46);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(648, 43, 21, 2), SRC_ADDR(389, 28, 16, 3), SRC_ADDR(763, 5, 3, 2), 2, 0, 60);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(172, 1, 6, 0), SRC_ADDR(346, 1, 6, 1), SRC_ADDR(240, 4, 6, 0), 0, 2, 282);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(666, 19, 22, 1), SRC_ADDR(133, 14, 12, 1), SRC_ADDR(223, 0, 7, 1), 1, 0, 172);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(326, 9, 19, 4), SRC_IMM_3D(415384), SRC_ADDR(377, 0, 18, 5), 5, 0, 88);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(638, 2, 4, 0), SRC_ADDR(820, 4, 6, 0), SRC_ADDR(72, 1, 3, 2), 1, 0, 256);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(350, 56, 32, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(7805016), 0, 0, 442);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(627, 0, 26, 7), SRC_ADDR(158, 5, 25, 18), SRC_LS_3D, 46, 0, 18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(5822, 321, 45, 57, 21, 3, 1, 78);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(520, 2, 23, 51), SRC_IMM_3D(260119853), SRC_ADDR(93, 0, 27, 21), 18, 6, 6);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(375, 5, 54, 8), SRC_ADDR(362, 54, 48, 44), SRC_IMM_3D(5869533), 1, 3, 6);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(149, 11, 0, 61), SRC_ADDR(255, 43, 58, 16), SRC_ADDR(321, 32, 23, 0), 4, 4, 1);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(31, 8, 9, 0), SRC_IMM_3D(4350663), SRC_ADDR(703, 0, 0, 0), 0, 0, 570, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(529, 13, 14, 19), SRC_IMM_3D(2629094), SRC_ADDR(313, 3, 12, 7), 7, 18, 3);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(505, 2, 2, 45), SRC_ADDR(63, 10, 21, 14), SRC_CHAINING_NEIGHBOR_LANE, 15, 15, 1);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(713, 41, 31, 0), SRC_LS_3D, SRC_ADDR(566, 4, 9, 0), 0, 3, 157);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(366, 50, 6, 1), SRC_ADDR(72, 8, 2, 8), SRC_IMM_3D(260668044), 0, 15, 31, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(1376, 205, 38, 7, 35, 6, 0, 126);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(148, 26, 51, 0), SRC_IMM_3D(1721677), SRC_LS_3D, 0, 0, 742);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(536, 4, 12, 13), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(275, 4, 29, 31), 40, 15, 0, false, true, false);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(225, 6, 46, 34), SRC_ADDR(94, 3, 49, 22), SRC_IMM_3D(4152205), 54, 1, 6);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(499, 8, 26, 10), SRC_ADDR(69, 6, 30, 40), SRC_ADDR(87, 0, 43, 10), 47, 1, 8, false, true, false);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(205, 38, 40, 29), SRC_ADDR(472, 14, 37, 12), SRC_IMM_3D(262899122), 5, 10, 5);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(324, 3, 12, 30), SRC_ADDR(37, 6, 7, 28), SRC_ADDR(641, 0, 22, 11), 52, 4, 1);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(281, 29, 20, 3), SRC_ADDR(30, 8, 17, 1), SRC_LS_3D, 0, 0, 145);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(539, 19, 8, 5), SRC_ADDR(427, 9, 16, 1), SRC_ADDR(173, 19, 18, 5), 1, 3, 81, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(10, 36, 55, 30), SRC_LS_3D, SRC_ADDR(129, 18, 19, 12), 16, 1, 1);
VPRO::DIM3::LOADSTORE::loadb(1964, 967, 57, 30, 13, 1, 0, 226);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(413, 2, 9, 5), SRC_IMM_3D(988975), SRC_ADDR(852, 15, 10, 1), 2, 0, 108);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(496, 46, 43, 13), SRC_ADDR(811, 37, 26, 27), SRC_ADDR(734, 46, 59, 53), 3, 0, 2);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(420, 24, 13, 9), SRC_ADDR(120, 10, 35, 17), SRC_ADDR(247, 34, 35, 17), 10, 2, 18);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(43, 26, 24, 14), SRC_ADDR(340, 34, 12, 6), SRC_IMM_3D(3939434), 12, 0, 36, true, false, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(144, 19, 17, 15), SRC_ADDR(506, 17, 58, 15), SRC_IMM_3D(7756306), 7, 0, 24);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(55, 9, 40, 47), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(4639182), 36, 0, 12);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(93, 23, 0, 4), SRC_LS_3D, SRC_ADDR(685, 24, 25, 1), 0, 1, 192);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(582, 13, 30, 3), SRC_ADDR(526, 5, 40, 3), SRC_IMM_3D(6966144), 4, 0, 108, true, false, false);
VPRO::DIM3::LOADSTORE::load(3655, 314, 45, 43, 57, 46, 0, 16);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(654, 2, 57, 19), SRC_ADDR(245, 7, 16, 31), SRC_LS_3D, 58, 4, 1);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(318, 15, 7, 15), SRC_ADDR(286, 28, 22, 15), SRC_IMM_3D(7668452), 12, 5, 12, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(187, 31, 32, 2), SRC_ADDR(155, 7, 28, 2), SRC_ADDR(484, 14, 18, 1), 5, 0, 107);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(744, 1, 2, 13), SRC_ADDR(145, 4, 23, 26), SRC_ADDR(337, 5, 1, 2), 55, 0, 16);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(65, 34, 62, 49), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(624, 17, 29, 50), 7, 3, 2, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(409, 4, 0, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(191, 9, 8, 0), 0, 0, 448);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(226, 56, 5, 26), SRC_LS_3D, SRC_ADDR(407, 45, 9, 51), 10, 18, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(743, 1, 0, 0), SRC_ADDR(219, 1, 1, 0), SRC_ADDR(74, 4, 2, 0), 0, 0, 676);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(461, 3, 0, 1), SRC_ADDR(277, 0, 1, 0), SRC_ADDR(99, 2, 0, 0), 0, 0, 522);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(342, 13, 7, 11), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(430, 29, 10, 8), 1, 28, 12);
VPRO::DIM3::LOADSTORE::loadb(4881, 274, 55, 60, 0, 1, 0, 435);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(336, 6, 43, 37), SRC_ADDR(767, 28, 51, 0), SRC_ADDR(79, 17, 2, 44), 4, 1, 7);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(63, 8, 14, 3), SRC_IMM_3D(263264587), SRC_ADDR(164, 32, 14, 10), 2, 3, 70);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(499, 0, 25, 6), SRC_ADDR(65, 30, 10, 15), SRC_ADDR(0, 31, 45, 12), 1, 10, 42, true, false, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(428, 18, 28, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(14, 12, 54, 23), 11, 3, 3);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(500, 12, 8, 3), SRC_LS_3D, SRC_ADDR(428, 21, 19, 0), 3, 1, 108);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(161, 10, 7, 13), SRC_ADDR(91, 1, 17, 12), SRC_ADDR(385, 7, 20, 10), 52, 0, 18);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(112, 6, 5, 2), SRC_ADDR(336, 2, 4, 2), SRC_ADDR(263, 1, 3, 3), 2, 0, 190);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(104, 26, 19, 3), SRC_LS_3D, SRC_ADDR(305, 14, 2, 5), 4, 0, 96);
VPRO::DIM3::LOADSTORE::store(1060, 308, 51, 52, 55, 0, 2, 108, L0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(653, 6, 37, 1), SRC_ADDR(399, 1, 5, 4), SRC_ADDR(291, 4, 38, 15), 36, 0, 22);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(108, 6, 6, 0), SRC_ADDR(106, 3, 3, 0), SRC_IMM_3D(268071273), 0, 0, 970);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(574, 2, 21, 3), SRC_IMM_3D(796845), SRC_ADDR(294, 6, 45, 4), 44, 0, 21);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(572, 8, 6, 2), SRC_ADDR(455, 1, 1, 0), SRC_ADDR(213, 3, 4, 3), 2, 0, 108, true, false, false);
VPRO::DIM3::LOADSTORE::loads(529, 585, 50, 11, 44, 4, 0, 96);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(139, 28, 2, 11), SRC_IMM_3D(1895393), SRC_ADDR(434, 22, 8, 10), 6, 30, 0);
VPRO::DIM3::LOADSTORE::load(1076, 459, 47, 17, 1, 0, 0, 486);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(220, 23, 15, 0), SRC_IMM_3D(7992402), SRC_LS_3D, 1, 0, 388);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(48, 0, 30, 29), SRC_ADDR(436, 34, 24, 5), SRC_ADDR(498, 6, 12, 21), 11, 3, 16);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(868, 29, 1, 21), SRC_ADDR(437, 55, 11, 52), SRC_IMM_3D(261763964), 0, 22, 3);
VPRO::DIM3::LOADSTORE::loadbs(3422, 306, 41, 2, 8, 1, 0, 397);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(666, 20, 30, 1), SRC_LS_3D, SRC_ADDR(199, 15, 23, 3), 0, 4, 196);
VPRO::DIM3::LOADSTORE::load(3318, 982, 36, 9, 51, 23, 9, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(217, 8, 24, 22), SRC_ADDR(318, 19, 2, 0), SRC_ADDR(83, 0, 11, 1), 3, 28, 4);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(23, 2, 17, 1), SRC_ADDR(549, 0, 27, 7), SRC_ADDR(373, 17, 14, 4), 10, 0, 52);
VPRO::DIM3::LOADSTORE::store(1127, 901, 62, 0, 1, 0, 42, 18, L0);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(157, 0, 35, 6), SRC_ADDR(712, 28, 38, 0), SRC_IMM_3D(3214946), 4, 0, 136, true, false, false);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(101, 12, 7, 1), SRC_ADDR(288, 1, 13, 2), SRC_ADDR(268, 6, 15, 2), 0, 0, 112);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(59, 8, 0, 9), SRC_ADDR(480, 7, 17, 5), SRC_ADDR(251, 18, 2, 3), 18, 18, 1);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(487, 14, 18, 13), SRC_ADDR(35, 20, 13, 9), SRC_ADDR(166, 12, 11, 9), 4, 6, 22, true, false, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(65, 9, 2, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(270, 18, 5, 1), 0, 0, 672);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(1203, 64, 20, 61, 10, 18, 2, 4, L0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(388, 27, 7, 24), SRC_ADDR(119, 39, 3, 33), SRC_ADDR(763, 2, 6, 2), 8, 28, 0);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(319, 8, 5, 9), SRC_ADDR(150, 12, 6, 7), SRC_ADDR(120, 19, 2, 6), 3, 6, 18);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(418, 9, 39, 0), SRC_IMM_3D(5123226), SRC_ADDR(14, 13, 3, 3), 9, 0, 82);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(252, 4, 54, 52), SRC_ADDR(91, 16, 24, 36), SRC_IMM_3D(2737181), 36, 1, 4);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(57, 5, 21, 6), SRC_ADDR(459, 0, 5, 10), SRC_ADDR(333, 19, 8, 19), 12, 2, 16);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(459, 0, 47, 4), SRC_IMM_3D(260528828), SRC_ADDR(112, 29, 41, 1), 0, 0, 66);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(654, 56, 0, 58), SRC_ADDR(493, 38, 0, 40), SRC_ADDR(361, 25, 28, 26), 4, 18, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(354, 4, 44, 5), SRC_IMM_3D(4942074), SRC_IMM_3D(263613834), 7, 0, 72);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(318, 42, 21, 17), SRC_LS_3D, SRC_ADDR(763, 9, 60, 5), 16, 0, 0);
VPRO::DIM3::LOADSTORE::load(6296, 625, 22, 3, 5, 50, 9, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(5, 18, 40, 8), SRC_IMM_3D(266127934), SRC_ADDR(382, 12, 54, 3), 12, 3, 6);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(618, 5, 5, 1), SRC_ADDR(77, 4, 18, 3), SRC_ADDR(250, 39, 4, 3), 0, 4, 162, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(290, 12, 27, 3), SRC_IMM_3D(268304260), SRC_ADDR(465, 4, 26, 26), 46, 0, 0);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(854, 22, 23, 0), SRC_IMM_3D(1981084), SRC_IMM_3D(260907188), 0, 0, 358);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(536, 24, 55, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261359835), 0, 4, 162);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(736, 26, 0, 9), SRC_LS_3D, SRC_IMM_3D(260638693), 0, 16, 28);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(3872, 149, 37, 33, 22, 42, 4, 0);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(359, 27, 4, 3), SRC_ADDR(757, 12, 7, 0), SRC_IMM_3D(2309634), 4, 0, 100);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(95, 7, 31, 17), SRC_ADDR(597, 4, 2, 20), SRC_ADDR(443, 13, 36, 2), 2, 14, 18);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(286, 2, 13, 5), SRC_ADDR(150, 6, 4, 6), SRC_ADDR(649, 3, 3, 5), 14, 0, 66);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(476, 7, 49, 15), SRC_IMM_3D(267200731), SRC_ADDR(176, 12, 19, 46), 28, 5, 3);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(179, 6, 3, 25), SRC_IMM_3D(4613334), SRC_ADDR(593, 2, 6, 20), 11, 40, 1, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(244, 4, 52, 19), SRC_ADDR(175, 6, 55, 1), SRC_ADDR(183, 20, 48, 3), 30, 0, 12, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(417, 36, 17, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(176, 8, 40, 12), 11, 1, 40);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(600, 41, 6, 5), SRC_ADDR(84, 6, 6, 32), SRC_LS_3D, 4, 42, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(324, 27, 31, 3), SRC_ADDR(70, 29, 14, 3), SRC_IMM_3D(1774520), 0, 0, 222);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(27, 0, 7, 24), SRC_ADDR(145, 0, 10, 27), SRC_ADDR(624, 5, 19, 3), 40, 9, 1);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(168, 19, 52, 16), SRC_ADDR(13, 19, 16, 16), SRC_LS_3D, 7, 0, 36);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(622, 10, 11, 28), SRC_ADDR(379, 5, 22, 1), SRC_ADDR(384, 19, 8, 8), 2, 18, 6, true, false, false);
VPRO::DIM3::LOADSTORE::load(6891, 332, 46, 13, 1, 3, 0, 222);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(556, 1, 32, 22), SRC_ADDR(458, 0, 11, 47), SRC_ADDR(31, 20, 16, 48), 17, 4, 2);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(599, 57, 55, 33), SRC_IMM_3D(263686379), SRC_IMM_3D(263344328), 2, 1, 2);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(362, 3, 51, 15), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(292, 2, 23, 6), 56, 6, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(406, 39, 54, 1), SRC_LS_3D, SRC_IMM_3D(5640692), 0, 3, 148);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(595, 7, 11, 2), SRC_ADDR(392, 25, 2, 5), SRC_ADDR(9, 13, 15, 14), 0, 27, 28);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(425, 10, 6, 5), SRC_ADDR(395, 2, 6, 1), SRC_ADDR(315, 3, 2, 4), 0, 4, 106, true, false, false);
VPRO::DIM3::LOADSTORE::load(3102, 126, 46, 13, 13, 6, 2, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(270, 56, 29, 1), SRC_IMM_3D(261149113), SRC_IMM_3D(6580313), 2, 0, 310);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(442, 7, 7, 15), SRC_ADDR(322, 5, 3, 21), SRC_ADDR(370, 3, 7, 12), 40, 6, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(549, 2, 3, 1), SRC_ADDR(513, 3, 0, 0), SRC_ADDR(96, 4, 0, 2), 1, 0, 408);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(427, 8, 14, 3), SRC_ADDR(286, 15, 12, 2), SRC_ADDR(378, 29, 5, 3), 3, 0, 122);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(125, 50, 21, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(2195013), 4, 0, 106);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(560, 59, 48, 5), SRC_LS_3D, SRC_ADDR(858, 6, 31, 14), 6, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(2238, 667, 38, 11, 7, 0, 0, 72);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(133, 10, 48, 4), SRC_IMM_3D(8380135), SRC_IMM_3D(260611961), 1, 1, 85, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(293, 45, 12, 1), SRC_IMM_3D(262665102), SRC_IMM_3D(6318108), 0, 5, 126);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(828, 11, 26, 0), SRC_ADDR(119, 15, 4, 5), SRC_ADDR(39, 5, 2, 4), 2, 2, 92);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(123, 32, 52, 1), SRC_ADDR(111, 32, 36, 42), SRC_IMM_3D(2695824), 8, 9, 2);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(88, 45, 28, 2), SRC_ADDR(774, 9, 16, 5), SRC_ADDR(195, 23, 33, 40), 3, 12, 6);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(414, 19, 8, 1), SRC_ADDR(118, 19, 5, 11), SRC_ADDR(1, 27, 4, 0), 3, 0, 72);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(360, 28, 5, 4), SRC_LS_3D, SRC_IMM_3D(1048888), 0, 0, 72);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(499, 8, 2, 20), SRC_ADDR(22, 16, 9, 10), SRC_ADDR(161, 3, 12, 2), 7, 30, 3);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(410, 26, 13, 43), SRC_ADDR(94, 50, 7, 16), SRC_ADDR(432, 17, 0, 3), 0, 10, 9);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(303, 14, 38, 57), SRC_ADDR(251, 1, 23, 35), SRC_ADDR(133, 5, 18, 6), 34, 4, 0);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(5, 3, 15, 4), SRC_ADDR(189, 13, 3, 41), SRC_ADDR(18, 7, 35, 22), 4, 16, 10);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(220, 41, 8, 39), SRC_ADDR(20, 9, 3, 58), SRC_IMM_3D(262563258), 4, 10, 10);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(92, 34, 7, 4), SRC_ADDR(644, 22, 25, 1), SRC_IMM_3D(263934099), 0, 3, 100);
VPRO::DIM3::LOADSTORE::loadb(6659, 745, 9, 15, 5, 4, 0, 60);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(5, 22, 14, 48), SRC_LS_3D, SRC_ADDR(853, 2, 2, 17), 4, 60, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(80, 38, 39, 7), SRC_ADDR(200, 4, 43, 12), SRC_IMM_3D(4252109), 2, 0, 56);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(436, 4, 34, 3), SRC_ADDR(142, 10, 30, 12), SRC_ADDR(531, 0, 28, 30), 16, 4, 10);
VPRO::DIM3::LOADSTORE::loads(1817, 274, 56, 3, 37, 0, 0, 150);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(553, 8, 4, 0), SRC_ADDR(537, 0, 6, 0), SRC_ADDR(350, 4, 0, 0), 2, 0, 210);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(611, 4, 2, 0), SRC_ADDR(409, 5, 1, 0), SRC_ADDR(94, 1, 1, 3), 0, 0, 262);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(452, 5, 4, 1), SRC_ADDR(421, 1, 6, 0), SRC_ADDR(329, 6, 3, 1), 0, 0, 520);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(212, 48, 10, 1), SRC_ADDR(415, 12, 45, 1), SRC_ADDR(326, 16, 35, 2), 0, 1, 256);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(64, 31, 24, 3), SRC_ADDR(368, 48, 29, 0), SRC_LS_3D, 0, 0, 150);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(188, 0, 3, 1), SRC_IMM_3D(268083708), SRC_ADDR(813, 13, 4, 0), 0, 0, 366);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(58, 56, 0, 1), SRC_IMM_3D(264562155), SRC_IMM_3D(263822302), 0, 2, 178, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(144, 11, 28, 56), SRC_ADDR(246, 56, 42, 31), SRC_IMM_3D(2136257), 0, 5, 7);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(870, 7, 24, 0), SRC_ADDR(707, 25, 1, 0), SRC_ADDR(33, 5, 10, 8), 8, 0, 66);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(207, 45, 0, 50), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(308, 53, 7, 27), 0, 33, 2);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 32, 3), SRC_ADDR(201, 23, 5, 50), SRC_ADDR(630, 1, 14, 29), 12, 8, 6);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(180, 7, 24, 1), SRC_ADDR(595, 14, 49, 2), SRC_IMM_3D(264999108), 0, 4, 106);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(248, 4, 9, 52), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(612, 7, 35, 23), 28, 4, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(69, 23, 31, 0), SRC_LS_3D, SRC_ADDR(112, 13, 38, 0), 1, 0, 214, false, true, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(185, 11, 20, 20), SRC_ADDR(231, 18, 36, 6), SRC_IMM_3D(267462398), 22, 2, 6);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(70, 55, 62, 1), SRC_IMM_3D(7312853), SRC_IMM_3D(7022784), 2, 1, 72);
VPRO::DIM3::LOADSTORE::loadbs(4435, 389, 9, 14, 2, 0, 0, 856);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(516, 0, 36, 17), SRC_IMM_3D(263545459), SRC_ADDR(484, 0, 4, 11), 26, 2, 10);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(14, 8, 38, 31), SRC_IMM_3D(5394206), SRC_IMM_3D(262445049), 17, 1, 6);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(623, 8, 14, 0), SRC_ADDR(235, 26, 25, 1), SRC_ADDR(886, 12, 18, 1), 0, 2, 88);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(125, 56, 4, 8), SRC_LS_3D, SRC_ADDR(468, 52, 2, 42), 0, 60, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(5772, 452, 12, 23, 0, 0, 0, 952);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(754, 6, 17, 0), SRC_ADDR(247, 22, 13, 5), SRC_ADDR(133, 6, 6, 0), 17, 0, 40);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(509, 26, 0, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261361834), 0, 4, 105, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(501, 16, 26, 3), SRC_ADDR(89, 0, 23, 2), SRC_ADDR(133, 16, 33, 4), 2, 6, 46, true, false, false);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(630, 26, 39, 4), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(5793311), 1, 0, 82, false, true, false);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(450, 5, 59, 53), SRC_IMM_3D(5321442), SRC_ADDR(4, 10, 3, 59), 58, 0, 0, false, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(240, 15, 11, 22), SRC_ADDR(609, 16, 8, 1), SRC_ADDR(193, 18, 3, 22), 4, 16, 10);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(632, 36, 6, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(190, 1, 7, 4), 2, 0, 96);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(534, 4, 6, 0), SRC_LS_3D, SRC_ADDR(650, 2, 3, 0), 0, 0, 952);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(813, 1, 2, 0), SRC_ADDR(377, 0, 0, 0), SRC_ADDR(183, 0, 0, 0), 0, 0, 970, true, false, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(137, 16, 10, 0), SRC_ADDR(843, 4, 13, 0), SRC_IMM_3D(5972845), 2, 0, 330, false, true, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(687, 1, 0, 0), SRC_ADDR(353, 1, 0, 0), SRC_ADDR(250, 0, 0, 0), 0, 0, 682);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(27, 1, 19, 18), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(555, 14, 23, 5), 17, 2, 13);
VPRO::DIM3::LOADSTORE::loads(74, 600, 47, 32, 44, 38, 0, 10);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(586, 27, 17, 36), SRC_ADDR(178, 22, 4, 12), SRC_ADDR(395, 32, 18, 26), 2, 12, 4);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(530, 29, 3, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(111, 14, 2, 14), 0, 34, 2, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(180, 1, 31, 36), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(13, 13, 24, 3), 9, 10, 0);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(218, 23, 24, 26), SRC_LS_3D, SRC_IMM_3D(813831), 10, 12, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(83, 48, 31, 7), SRC_ADDR(532, 57, 3, 28), SRC_ADDR(151, 37, 58, 7), 6, 2, 0);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(163, 0, 3, 2), SRC_ADDR(261, 0, 3, 3), SRC_ADDR(590, 0, 4, 0), 4, 0, 196);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(425, 11, 50, 1), SRC_IMM_3D(261616871), SRC_IMM_3D(263438178), 3, 0, 130, false, true, false);
VPRO::DIM3::LOADSTORE::load(5155, 211, 47, 0, 29, 22, 0, 36);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(92, 7, 3, 4), SRC_ADDR(547, 10, 3, 1), SRC_ADDR(735, 6, 4, 0), 0, 2, 138, true, false, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(665, 60, 39, 0), SRC_IMM_3D(262671674), SRC_IMM_3D(260878982), 0, 0, 378, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(143, 20, 21, 41), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(81, 49, 50, 12), 10, 8, 0);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(108, 35, 1, 46), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(7651612), 5, 52, 0);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(120, 17, 20, 6), SRC_LS_3D, SRC_ADDR(369, 4, 4, 12), 0, 36, 22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(70, 13, 19, 5), SRC_LS_3D, SRC_ADDR(270, 18, 29, 18), 0, 2, 31);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(860, 3, 2, 0), SRC_ADDR(822, 7, 11, 0), SRC_IMM_3D(7605881), 0, 0, 616, true, false, false);
VPRO::DIM3::LOADSTORE::loads(1139, 534, 13, 24, 10, 0, 2, 250);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(375, 9, 0, 55), SRC_ADDR(53, 2, 13, 39), SRC_IMM_3D(260155180), 7, 7, 6);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(134, 4, 4, 0), SRC_IMM_3D(266332555), SRC_ADDR(466, 0, 4, 0), 0, 0, 828);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(454, 48, 46, 1), SRC_ADDR(761, 38, 61, 0), SRC_LS_3D, 0, 4, 16, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(220, 16, 18, 6), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(435, 6, 7, 7), 5, 0, 78);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(424, 5, 55, 18), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(541, 8, 29, 34), 12, 0, 10);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(27, 30, 35, 33), SRC_LS_3D, SRC_ADDR(300, 25, 33, 18), 3, 12, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(239, 19, 10, 0), SRC_ADDR(273, 16, 24, 0), SRC_ADDR(372, 4, 23, 2), 3, 0, 148, false, true, false);
VPRO::DIM3::LOADSTORE::loads(5006, 472, 40, 36, 33, 9, 42, 0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(538, 43, 19, 5), SRC_IMM_3D(7741595), SRC_ADDR(157, 7, 34, 0), 1, 4, 36, false, true, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(177, 4, 24, 39), SRC_ADDR(301, 10, 55, 35), SRC_ADDR(433, 20, 28, 10), 7, 1, 6, true, false, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(513, 0, 3, 0), SRC_ADDR(618, 0, 3, 1), SRC_ADDR(609, 8, 7, 1), 4, 0, 172);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(134, 7, 12, 27), SRC_LS_3D, SRC_ADDR(186, 10, 50, 50), 43, 0, 7);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(860, 0, 2, 28), SRC_ADDR(397, 6, 9, 25), SRC_ADDR(299, 12, 15, 9), 56, 2, 2);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(66, 16, 42, 49), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(508, 19, 41, 31), 13, 1, 3);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(301, 10, 45, 33), SRC_LS_3D, SRC_ADDR(18, 7, 43, 44), 25, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(52, 12, 35, 30), SRC_ADDR(637, 12, 8, 8), SRC_LS_3D, 12, 0, 22);
VPRO::DIM3::LOADSTORE::loadbs(2125, 451, 1, 38, 18, 24, 0, 4);
VPRO::DIM3::LOADSTORE::loadbs(6414, 317, 11, 1, 57, 4, 6, 12);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(517, 31, 30, 0), SRC_IMM_3D(3224965), SRC_ADDR(146, 28, 6, 2), 0, 6, 100);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(152, 23, 44, 0), SRC_IMM_3D(267023492), SRC_IMM_3D(266208792), 4, 0, 112);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(278, 8, 8, 18), SRC_LS_3D, SRC_ADDR(239, 7, 4, 2), 0, 40, 0);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(707, 42, 50, 0), SRC_IMM_3D(6078587), SRC_IMM_3D(261952023), 0, 0, 192);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(200, 4, 8, 49), SRC_ADDR(525, 1, 48, 34), SRC_LS_3D, 9, 3, 5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(1678, 293, 52, 12, 51, 49, 1, 5);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(589, 13, 3, 39), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(91, 53, 11, 6), 10, 4, 6);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(413, 4, 20, 8), SRC_ADDR(522, 14, 0, 10), SRC_ADDR(197, 33, 16, 13), 2, 15, 10);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(613, 0, 56, 53), SRC_IMM_3D(5560705), SRC_ADDR(434, 1, 11, 41), 32, 1, 0, false, true, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(387, 9, 26, 31), SRC_ADDR(304, 0, 23, 25), SRC_ADDR(202, 27, 14, 14), 21, 16, 1);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(404, 11, 50, 1), SRC_ADDR(157, 48, 42, 1), SRC_IMM_3D(266845499), 0, 1, 150);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(499, 25, 23, 0), SRC_ADDR(548, 2, 23, 0), SRC_IMM_3D(601785), 1, 0, 228);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(344, 39, 35, 8), SRC_LS_3D, SRC_IMM_3D(262736159), 11, 4, 9);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(300, 11, 36, 29), SRC_ADDR(378, 7, 41, 29), SRC_ADDR(232, 5, 38, 0), 10, 6, 4, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(504, 21, 18, 6), SRC_ADDR(544, 3, 6, 24), SRC_ADDR(126, 21, 15, 15), 17, 2, 12, true, false, false);
VPRO::DIM3::LOADSTORE::load(5353, 56, 32, 50, 7, 0, 0, 360);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(718, 29, 10, 3), SRC_ADDR(69, 11, 15, 24), SRC_ADDR(135, 23, 34, 15), 2, 8, 13);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(655, 3, 21, 38), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(618, 2, 29, 4), 60, 1, 0);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(432, 27, 2, 6), SRC_ADDR(790, 0, 7, 2), SRC_ADDR(529, 1, 9, 6), 0, 16, 43, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(315, 24, 10, 6), SRC_ADDR(444, 15, 10, 6), SRC_IMM_3D(267409771), 0, 5, 82, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(78, 10, 6, 18), SRC_IMM_3D(264214396), SRC_ADDR(639, 39, 2, 1), 6, 10, 10);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(193, 8, 17, 52), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(267387655), 57, 4, 1);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(482, 18, 11, 28), SRC_LS_3D, SRC_ADDR(43, 22, 20, 16), 18, 18, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(83, 1, 55, 59), SRC_ADDR(438, 45, 29, 26), SRC_ADDR(500, 10, 10, 23), 1, 6, 1);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(606, 31, 21, 0), SRC_ADDR(1010, 20, 32, 0), SRC_IMM_3D(2702494), 0, 0, 462);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(355, 0, 8, 2), SRC_ADDR(86, 1, 8, 2), SRC_IMM_3D(8162589), 0, 2, 280);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(75, 6, 19, 2), SRC_IMM_3D(7161574), SRC_ADDR(382, 40, 28, 2), 0, 3, 178);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(94, 15, 50, 1), SRC_IMM_3D(265588077), SRC_ADDR(257, 36, 37, 4), 18, 0, 22, false, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(73, 9, 3, 2), SRC_ADDR(572, 19, 10, 1), SRC_ADDR(518, 13, 18, 0), 0, 0, 190);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(540, 16, 18, 1), SRC_ADDR(419, 9, 7, 1), SRC_CHAINING_NEIGHBOR_LANE, 0, 1, 138);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(571, 14, 4, 2), SRC_ADDR(265, 18, 22, 4), SRC_ADDR(117, 10, 23, 2), 1, 0, 138, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(238, 0, 35, 2), SRC_LS_3D, SRC_IMM_3D(265829702), 23, 1, 7);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(127, 11, 20, 22), SRC_ADDR(254, 28, 56, 11), SRC_IMM_3D(266955099), 3, 7, 21);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(427, 52, 10, 0), SRC_IMM_3D(5720730), SRC_LS_3D, 0, 0, 970);
VPRO::DIM3::LOADSTORE::loadb(4255, 71, 42, 49, 6, 0, 4, 198);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(33, 23, 28, 1), SRC_IMM_3D(265919700), SRC_IMM_3D(260656153), 1, 0, 226);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(453, 32, 1, 7), SRC_ADDR(292, 7, 52, 21), SRC_ADDR(169, 42, 6, 5), 16, 3, 1, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(230, 17, 17, 0), SRC_IMM_3D(8086748), SRC_ADDR(337, 15, 10, 1), 0, 0, 382);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(594, 29, 11, 30), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261797903), 1, 16, 3);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(496, 1, 6, 14), SRC_LS_3D, SRC_ADDR(122, 21, 62, 60), 5, 0, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(339, 38, 0, 49), SRC_LS_3D, SRC_ADDR(391, 17, 0, 17), 0, 58, 1, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(288, 18, 19, 59), SRC_ADDR(709, 32, 14, 1), SRC_LS_3D, 8, 0, 0);
VPRO::DIM3::LOADSTORE::loadb(2318, 958, 55, 49, 7, 0, 0, 420);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(288, 10, 18, 33), SRC_ADDR(488, 24, 18, 13), SRC_ADDR(43, 17, 22, 27), 9, 10, 6);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(120, 0, 34, 4), SRC_ADDR(852, 20, 18, 0), SRC_IMM_3D(8163624), 3, 0, 162);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(717, 31, 8, 24), SRC_ADDR(383, 34, 33, 12), SRC_ADDR(534, 50, 10, 15), 1, 0, 3);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(92, 1, 9, 1), SRC_ADDR(89, 4, 4, 0), SRC_IMM_3D(4075228), 0, 0, 852, true, false, false);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(527, 4, 5, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(736, 6, 0, 0), 0, 0, 852);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(222, 4, 52, 4), SRC_IMM_3D(5118168), SRC_LS_3D, 2, 0, 100);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(720, 0, 24, 50), SRC_IMM_3D(4225616), SRC_ADDR(76, 10, 18, 52), 60, 1, 1, true, true, false);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(252, 62, 18, 40), SRC_LS_3D, SRC_ADDR(326, 52, 60, 61), 0, 10, 1);
VPRO::DIM3::LOADSTORE::store(1627, 458, 2, 3, 40, 0, 1, 70, L0);
VPRO::DIM3::LOADSTORE::loadb(2082, 474, 34, 62, 14, 3, 0, 96);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(290, 51, 29, 34), SRC_ADDR(420, 51, 7, 12), SRC_CHAINING_NEIGHBOR_LANE, 1, 12, 1);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(810, 27, 1, 25), SRC_ADDR(149, 18, 8, 5), SRC_ADDR(353, 23, 1, 13), 2, 46, 4);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(607, 26, 8, 8), SRC_ADDR(225, 12, 2, 20), SRC_ADDR(837, 1, 9, 19), 8, 6, 6, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(190, 33, 25, 41), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(264012618), 0, 4, 9);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(623, 19, 42, 1), SRC_ADDR(733, 25, 48, 1), SRC_LS_3D, 2, 0, 121);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(37, 45, 9, 1), SRC_IMM_3D(2468986), SRC_IMM_3D(260646891), 19, 5, 4);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(642, 11, 10, 2), SRC_ADDR(490, 5, 4, 1), SRC_ADDR(165, 6, 4, 6), 3, 0, 102);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(337, 11, 37, 56), SRC_ADDR(93, 19, 45, 24), SRC_CHAINING_NEIGHBOR_LANE, 10, 10, 3);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(733, 3, 20, 16), SRC_ADDR(160, 32, 6, 41), SRC_ADDR(42, 33, 17, 47), 13, 6, 6);
VPRO::DIM3::LOADSTORE::load(3365, 521, 24, 3, 26, 32, 1, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(446, 3, 2, 1), SRC_ADDR(397, 0, 0, 0), SRC_ADDR(125, 0, 4, 0), 0, 0, 292);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(108, 33, 36, 0), SRC_ADDR(232, 32, 12, 0), SRC_ADDR(510, 4, 14, 2), 13, 0, 70);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(32, 35, 15, 45), SRC_LS_3D, SRC_ADDR(173, 48, 43, 31), 2, 3, 10);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(584, 10, 11, 20), SRC_ADDR(127, 7, 23, 10), SRC_IMM_3D(614640), 10, 21, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(7);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(873, 2, 2, 1), SRC_ADDR(323, 20, 1, 16), SRC_ADDR(114, 28, 18, 14), 12, 28, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(201, 43, 38, 0), SRC_LS_3D, SRC_IMM_3D(242854), 0, 0, 950);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(779, 8, 3, 14), SRC_ADDR(498, 15, 3, 27), SRC_ADDR(134, 5, 4, 15), 6, 58, 0);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(316, 9, 36, 4), SRC_IMM_3D(261759339), SRC_IMM_3D(5618975), 5, 0, 60);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(496, 1, 2, 1), SRC_ADDR(90, 1, 3, 0), SRC_ADDR(230, 1, 3, 1), 0, 0, 442);
VPRO::DIM3::LOADSTORE::load(3067, 459, 20, 13, 43, 9, 0, 78);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(448, 7, 20, 21), SRC_ADDR(319, 7, 24, 10), SRC_ADDR(251, 6, 16, 23), 61, 4, 2);
VPRO::DIM3::LOADSTORE::loads(5469, 425, 44, 38, 41, 22, 6, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(220, 21, 14, 3), SRC_ADDR(610, 35, 30, 1), SRC_IMM_3D(1265411), 3, 0, 133, false, true, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(199, 8, 16, 7), SRC_ADDR(473, 1, 30, 19), SRC_ADDR(572, 6, 26, 12), 25, 10, 2, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(181, 0, 5, 8), SRC_IMM_3D(6451765), SRC_ADDR(356, 1, 5, 35), 37, 0, 18);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(329, 51, 2, 25), SRC_LS_3D, SRC_IMM_3D(266449613), 0, 10, 10);
VPRO::DIM3::LOADSTORE::loads(5007, 371, 49, 36, 49, 4, 6, 28);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(198, 33, 9, 23), SRC_IMM_3D(8351807), SRC_IMM_3D(3122916), 10, 7, 10);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(243, 51, 16, 5), SRC_IMM_3D(267267425), SRC_IMM_3D(7653405), 3, 22, 0);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(314, 11, 8, 49), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(546, 9, 10, 46), 10, 12, 5);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(232, 30, 30, 4), SRC_ADDR(1, 15, 34, 5), SRC_LS_3D, 5, 0, 148);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::store(3942, 162, 57, 46, 0, 16, 52, 0, L0);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(59, 7, 4, 60), SRC_ADDR(347, 52, 28, 32), SRC_ADDR(542, 49, 13, 36), 3, 6, 7);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(491, 1, 1, 0), SRC_ADDR(523, 1, 0, 0), SRC_ADDR(266, 0, 0, 0), 0, 0, 862);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(600, 1, 2, 13), SRC_ADDR(26, 26, 5, 3), SRC_ADDR(241, 0, 25, 1), 2, 9, 30, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(247, 28, 18, 31), SRC_ADDR(21, 27, 9, 29), SRC_ADDR(48, 40, 4, 28), 7, 11, 5);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(337, 4, 18, 13), SRC_ADDR(466, 0, 22, 28), SRC_ADDR(694, 12, 3, 26), 10, 22, 1, true, false, false);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(766, 35, 25, 0), SRC_IMM_3D(264062086), SRC_IMM_3D(7647435), 1, 0, 162);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(44, 12, 58, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(433, 0, 26, 8), 45, 0, 10);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(54, 0, 9, 12), SRC_ADDR(129, 5, 15, 30), SRC_IMM_3D(1170154), 16, 52, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(148, 25, 28, 1), SRC_IMM_3D(109762), SRC_ADDR(150, 15, 29, 1), 1, 0, 408);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(691, 56, 0, 11), SRC_ADDR(439, 41, 6, 23), SRC_ADDR(33, 14, 1, 26), 0, 22, 2);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(38, 1, 34, 29), SRC_IMM_3D(264834850), SRC_ADDR(480, 7, 5, 2), 18, 16, 0);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(427, 11, 26, 1), SRC_ADDR(444, 23, 3, 3), SRC_IMM_3D(6629761), 0, 0, 172);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(600, 6, 4, 1), SRC_ADDR(178, 1, 11, 3), SRC_ADDR(690, 15, 14, 1), 0, 0, 138);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(49, 4, 4, 10), SRC_ADDR(55, 13, 6, 15), SRC_ADDR(180, 6, 23, 14), 46, 0, 12);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(96, 31, 22, 0), SRC_ADDR(399, 5, 15, 2), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 276);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(336, 6, 3, 2), SRC_ADDR(290, 5, 7, 0), SRC_IMM_3D(265982639), 0, 0, 276, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(963, 45, 48, 0), SRC_LS_3D, SRC_IMM_3D(1485403), 0, 0, 380);
VPRO::DIM3::LOADSTORE::loadb(2517, 478, 30, 17, 10, 0, 0, 403);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(30, 36, 35, 4), SRC_LS_3D, SRC_ADDR(308, 29, 43, 25), 9, 2, 13);
VPRO::DIM3::LOADSTORE::loadb(5853, 483, 35, 51, 19, 14, 10, 4);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(68, 1, 7, 17), SRC_ADDR(379, 38, 13, 14), SRC_ADDR(399, 29, 32, 7), 3, 12, 3);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(382, 0, 14, 26), SRC_IMM_3D(8249858), SRC_ADDR(94, 7, 7, 27), 50, 13, 0);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(533, 54, 1, 1), SRC_IMM_3D(260127373), SRC_IMM_3D(263308797), 0, 0, 372, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(140, 51, 1, 6), SRC_LS_3D, SRC_ADDR(925, 20, 39, 0), 3, 0, 106);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(504, 43, 15, 0), SRC_LS_3D, SRC_IMM_3D(262316835), 0, 0, 786, false, true, false);
VPRO::DIM3::LOADSTORE::loads(323, 597, 13, 51, 56, 6, 2, 18);
VPRO::DIM3::LOADSTORE::loadb(2675, 817, 59, 39, 25, 1, 0, 180);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(346, 17, 25, 8), SRC_ADDR(638, 2, 19, 11), SRC_ADDR(841, 11, 3, 7), 7, 13, 8);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(270, 46, 4, 0), SRC_ADDR(417, 33, 38, 2), SRC_IMM_3D(1470799), 2, 0, 240);
VPRO::DIM3::LOADSTORE::loads(3081, 897, 36, 4, 44, 38, 10, 1);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(335, 0, 5, 1), SRC_ADDR(32, 3, 0, 1), SRC_ADDR(813, 2, 4, 0), 2, 0, 336);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(46, 38, 0, 12), SRC_LS_3D, SRC_ADDR(559, 43, 12, 5), 0, 12, 63);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(46, 9, 5, 1), SRC_ADDR(231, 5, 2, 4), SRC_IMM_3D(5046789), 0, 8, 72);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(374, 1, 1, 0), SRC_ADDR(346, 2, 2, 0), SRC_ADDR(344, 0, 2, 0), 0, 0, 486, true, true, false);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(178, 28, 3, 1), SRC_ADDR(830, 22, 0, 12), SRC_ADDR(530, 34, 4, 20), 3, 44, 2);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(713, 20, 7, 0), SRC_IMM_3D(3008697), SRC_ADDR(250, 2, 33, 0), 0, 0, 210);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(68, 1, 45, 38), SRC_ADDR(287, 47, 11, 15), SRC_IMM_3D(1705079), 8, 6, 7);
VPRO::DIM3::LOADSTORE::load(7497, 75, 18, 8, 12, 6, 2, 0);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(49, 49, 35, 5), SRC_ADDR(925, 49, 45, 0), SRC_IMM_3D(8182876), 0, 0, 138);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(354, 35, 10, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(266085041), 0, 0, 486);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(903, 12, 28, 20), SRC_ADDR(510, 57, 42, 25), SRC_LS_3D, 6, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(692, 10, 0, 0), SRC_ADDR(71, 4, 9, 0), SRC_IMM_3D(1231865), 0, 0, 718, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(477, 47, 2, 23), SRC_ADDR(139, 10, 22, 40), SRC_IMM_3D(5525206), 3, 7, 12, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(5326, 539, 24, 53, 40, 16, 0, 10);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(525, 11, 21, 52), SRC_IMM_3D(266493412), SRC_ADDR(86, 18, 0, 4), 35, 0, 0);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(575, 10, 4, 2), SRC_ADDR(676, 38, 14, 3), SRC_CHAINING_NEIGHBOR_LANE, 0, 3, 96);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(432, 26, 2, 31), SRC_IMM_3D(1237721), SRC_ADDR(14, 43, 33, 24), 2, 10, 12, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(155, 28, 1, 23), SRC_IMM_3D(5420917), SRC_ADDR(249, 19, 30, 24), 2, 10, 12);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(207, 2, 9, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(117, 12, 4, 0), 0, 0, 330);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(479, 5, 37, 7), SRC_LS_3D, SRC_IMM_3D(772043), 16, 0, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(402, 4, 2, 3), SRC_ADDR(781, 4, 3, 1), SRC_ADDR(324, 3, 0, 3), 3, 0, 180);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(155, 6, 3, 5), SRC_ADDR(410, 47, 6, 9), SRC_IMM_3D(819026), 4, 34, 4);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(226, 25, 44, 5), SRC_ADDR(544, 6, 26, 4), SRC_LS_3D, 4, 1, 96, false, true, false);
VPRO::DIM3::LOADSTORE::load(157, 792, 13, 18, 47, 10, 3, 20);
VPRO::DIM3::LOADSTORE::loadb(3778, 157, 8, 56, 30, 20, 0, 32);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(307, 49, 29, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(76, 55, 26, 2), 0, 0, 352);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(136, 7, 7, 1), SRC_ADDR(104, 0, 8, 1), SRC_ADDR(643, 1, 2, 0), 1, 0, 306, true, false, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(422, 27, 14, 36), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(328, 6, 5, 34), 2, 28, 2);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(105, 25, 31, 0), SRC_ADDR(588, 40, 17, 0), SRC_LS_3D, 0, 0, 646);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(406, 16, 4, 4), SRC_LS_3D, SRC_ADDR(703, 16, 3, 0), 5, 0, 100);
VPRO::DIM3::LOADSTORE::load(3561, 389, 7, 25, 1, 2, 0, 226);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(340, 28, 30, 4), SRC_ADDR(861, 1, 15, 3), SRC_ADDR(3, 12, 37, 8), 7, 2, 28);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(234, 24, 22, 9), SRC_ADDR(66, 54, 3, 54), SRC_ADDR(687, 56, 5, 43), 3, 15, 1);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(649, 2, 11, 44), SRC_ADDR(69, 0, 20, 53), SRC_IMM_3D(2683178), 60, 4, 1);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(84, 9, 3, 48), SRC_IMM_3D(7594210), SRC_ADDR(367, 1, 38, 33), 10, 8, 8);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(278, 10, 9, 5), SRC_IMM_3D(262358868), SRC_LS_3D, 2, 1, 126, false, true, false);
VPRO::DIM3::LOADSTORE::load(5302, 648, 8, 26, 7, 2, 0, 228);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(325, 664, 23, 25, 28, 12, 48, 0);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(2, 6, 42, 34), SRC_IMM_3D(5461397), SRC_IMM_3D(268251736), 42, 0, 12);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(264, 50, 44, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262533257), 2, 0, 82, false, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(336, 6, 6, 0), SRC_IMM_3D(266391506), SRC_ADDR(556, 3, 0, 1), 1, 0, 442);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(947, 9, 27, 0), SRC_ADDR(557, 37, 21, 0), SRC_ADDR(648, 6, 22, 4), 2, 0, 70);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(903, 2, 15, 3), SRC_ADDR(352, 2, 60, 47), SRC_ADDR(272, 60, 37, 48), 8, 5, 0, true, false, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(359, 2, 24, 4), SRC_ADDR(185, 28, 14, 2), SRC_LS_3D, 0, 3, 106);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(334, 30, 32, 17), SRC_IMM_3D(266688045), SRC_LS_3D, 10, 0, 18);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(412, 0, 11, 46), SRC_ADDR(596, 48, 5, 18), SRC_ADDR(599, 35, 9, 23), 4, 12, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(339, 1, 3, 0), SRC_ADDR(420, 3, 1, 3), SRC_ADDR(463, 1, 0, 0), 3, 0, 190);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(101, 23, 34, 7), SRC_ADDR(574, 22, 12, 7), SRC_IMM_3D(262480934), 10, 0, 18);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(17, 4, 19, 2), SRC_ADDR(227, 36, 14, 2), SRC_IMM_3D(264479896), 3, 0, 150);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(626, 1, 14, 45), SRC_IMM_3D(264492075), SRC_ADDR(104, 9, 30, 1), 58, 0, 0);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(165, 6, 14, 14), SRC_ADDR(167, 17, 31, 2), SRC_ADDR(174, 6, 10, 32), 40, 5, 1);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(175, 17, 9, 20), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(304, 13, 10, 10), 30, 18, 0);
VPRO::DIM3::LOADSTORE::store(579, 156, 2, 17, 42, 4, 0, 10, L0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(175, 54, 48, 20), SRC_IMM_3D(8292272), SRC_ADDR(702, 0, 5, 21), 0, 10, 4, true, false, false);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(126, 16, 16, 5), SRC_ADDR(499, 14, 11, 3), SRC_ADDR(341, 17, 9, 4), 5, 0, 88, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(187, 2, 7, 2), SRC_ADDR(472, 4, 20, 1), SRC_IMM_3D(262048133), 2, 0, 180);
VPRO::DIM3::LOADSTORE::load(2192, 491, 51, 1, 34, 0, 30, 12);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(160, 37, 57, 3), SRC_IMM_3D(268423036), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 240, false, true, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(36, 6, 7, 0), SRC_ADDR(568, 0, 1, 3), SRC_ADDR(540, 0, 4, 2), 0, 1, 130, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(595, 4, 0, 1), SRC_ADDR(80, 4, 8, 2), SRC_ADDR(522, 4, 6, 0), 0, 2, 282);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(243, 12, 28, 0), SRC_IMM_3D(262429678), SRC_IMM_3D(4791355), 0, 0, 600, false, true, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(533, 0, 36, 10), SRC_ADDR(104, 0, 13, 60), SRC_IMM_3D(2915814), 37, 5, 2);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(372, 13, 1, 11), SRC_LS_3D, SRC_ADDR(430, 37, 3, 39), 0, 30, 12);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(1, 50, 52, 0), SRC_IMM_3D(218910), SRC_ADDR(441, 13, 9, 1), 0, 0, 240, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(671, 59, 8, 7), SRC_ADDR(350, 15, 49, 3), SRC_LS_3D, 0, 6, 37, false, true, false);
VPRO::DIM3::LOADSTORE::load(3813, 584, 13, 17, 4, 1, 0, 206);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(542, 3, 18, 2), SRC_ADDR(48, 2, 7, 20), SRC_IMM_3D(260801350), 46, 1, 6);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(199, 1, 0, 1), SRC_ADDR(149, 1, 0, 1), SRC_ADDR(119, 0, 1, 1), 0, 0, 810, false, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(402, 40, 22, 35), SRC_ADDR(151, 40, 42, 42), SRC_ADDR(242, 62, 5, 41), 2, 4, 4);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(166, 22, 5, 0), SRC_IMM_3D(3797844), SRC_ADDR(292, 5, 10, 1), 0, 0, 280);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(210, 17, 58, 61), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(14, 28, 18, 57), 10, 4, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(445, 48, 21, 10), SRC_LS_3D, SRC_IMM_3D(266874701), 1, 1, 36);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(626, 2, 0, 33), SRC_IMM_3D(261825454), SRC_ADDR(81, 30, 31, 40), 10, 4, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(653, 3, 3, 0), SRC_ADDR(465, 2, 3, 0), SRC_ADDR(591, 2, 1, 0), 1, 0, 348);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(812, 39, 25, 1), SRC_IMM_3D(261407173), SRC_ADDR(188, 7, 39, 6), 2, 0, 100);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(620, 46, 7, 3), SRC_ADDR(127, 30, 36, 25), SRC_IMM_3D(261545639), 2, 1, 6, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(107, 391, 19, 61, 16, 36, 12, 1);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(263, 39, 22, 16), SRC_ADDR(474, 4, 12, 54), SRC_IMM_3D(527154), 18, 0, 3);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(158, 26, 46, 3), SRC_IMM_3D(264820022), SRC_CHAINING_NEIGHBOR_LANE, 3, 10, 17);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(665, 3, 3, 2), SRC_ADDR(72, 12, 21, 3), SRC_ADDR(520, 9, 4, 0), 0, 4, 136);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(233, 43, 5, 12), SRC_ADDR(768, 1, 6, 19), SRC_LS_3D, 12, 36, 1);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(215, 1, 14, 33), SRC_ADDR(449, 5, 30, 22), SRC_IMM_3D(266282876), 43, 5, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(580, 13, 4, 29), SRC_IMM_3D(261679869), SRC_LS_3D, 4, 37, 4, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(1424, 249, 55, 11, 44, 1, 0, 112);
VPRO::DIM3::LOADSTORE::loads(1333, 533, 6, 14, 9, 2, 0, 312);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(552, 11, 33, 0), SRC_IMM_3D(7506787), SRC_ADDR(227, 3, 19, 3), 2, 2, 82);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(38, 25, 32, 4), SRC_ADDR(410, 11, 7, 16), SRC_ADDR(292, 8, 6, 22), 4, 3, 28);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(254, 52, 52, 3), SRC_ADDR(44, 53, 24, 5), SRC_IMM_3D(266241749), 9, 0, 21, false, true, false);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(714, 6, 16, 45), SRC_ADDR(8, 9, 42, 40), SRC_ADDR(153, 29, 54, 47), 18, 3, 1, false, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(163, 25, 15, 21), SRC_ADDR(113, 2, 5, 23), SRC_LS_3D, 4, 42, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(43, 1, 1, 0), SRC_ADDR(512, 1, 1, 0), SRC_ADDR(731, 1, 0, 0), 0, 0, 760);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(543, 46, 57, 3), SRC_ADDR(155, 39, 26, 0), SRC_ADDR(240, 45, 37, 0), 0, 0, 100);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(209, 23, 25, 7), SRC_IMM_3D(260100192), SRC_IMM_3D(266921916), 0, 21, 40, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(202, 2, 0, 3), SRC_ADDR(391, 1, 6, 3), SRC_ADDR(359, 1, 8, 5), 0, 6, 82);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(159, 7, 20, 1), SRC_IMM_3D(260377363), SRC_ADDR(274, 32, 18, 5), 5, 1, 82);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(103, 53, 3, 0), SRC_ADDR(357, 13, 39, 3), SRC_IMM_3D(265077774), 1, 1, 156, false, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(122, 45, 7, 15), SRC_ADDR(446, 16, 10, 48), SRC_CHAINING_NEIGHBOR_LANE, 4, 42, 0);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(229, 11, 47, 46), SRC_IMM_3D(756991), SRC_ADDR(446, 11, 20, 53), 42, 4, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(622, 46, 32, 0), SRC_ADDR(109, 6, 22, 2), SRC_IMM_3D(6808667), 0, 3, 196);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(260, 9, 26, 44), SRC_ADDR(108, 0, 9, 24), SRC_IMM_3D(13197), 42, 4, 3);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(33, 37, 43, 46), SRC_LS_3D, SRC_ADDR(573, 54, 0, 30), 2, 0, 6);
VPRO::DIM3::LOADSTORE::loadbs(1390, 82, 33, 34, 26, 2, 1, 82);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(432, 17, 14, 19), SRC_ADDR(318, 11, 9, 21), SRC_ADDR(119, 31, 24, 18), 12, 2, 18);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(15, 1, 10, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(633, 12, 12, 0), 0, 0, 826);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(171, 17, 11, 5), SRC_IMM_3D(268257924), SRC_ADDR(554, 6, 0, 3), 16, 11, 2);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(346, 0, 8, 32), SRC_LS_3D, SRC_IMM_3D(508314), 52, 8, 0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(432, 11, 3, 0), SRC_ADDR(952, 29, 12, 0), SRC_IMM_3D(2953917), 0, 0, 826, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(346, 12, 24, 12), SRC_ADDR(119, 6, 5, 17), SRC_ADDR(698, 7, 8, 19), 25, 5, 2, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(571, 6, 5, 2), SRC_ADDR(698, 2, 3, 0), SRC_ADDR(798, 6, 3, 0), 1, 0, 222, true, false, false);
VPRO::DIM3::LOADSTORE::store(3290, 961, 27, 27, 41, 0, 42, 1, L0);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(443, 9, 36, 19), SRC_ADDR(296, 9, 44, 19), SRC_LS_3D, 7, 3, 13, false, true, false);
VPRO::DIM3::LOADSTORE::store(104, 832, 11, 47, 3, 0, 0, 396, L0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(48, 9, 16, 1), SRC_ADDR(686, 11, 4, 9), SRC_ADDR(375, 7, 35, 24), 18, 4, 9);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(513, 0, 2, 0), SRC_IMM_3D(3980016), SRC_ADDR(458, 1, 1, 0), 0, 0, 946);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(371, 7, 5, 31), SRC_ADDR(336, 27, 19, 53), SRC_ADDR(188, 25, 23, 11), 0, 36, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loadb(242, 150, 62, 30, 19, 15, 27, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(251, 35, 9, 25), SRC_IMM_3D(266922523), SRC_ADDR(122, 18, 1, 22), 7, 28, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(35, 7, 55, 12), SRC_IMM_3D(615700), SRC_LS_3D, 1, 1, 52);
VPRO::DIM3::LOADSTORE::loadbs(2163, 362, 25, 5, 8, 3, 25, 1);
VPRO::DIM3::LOADSTORE::loadb(1145, 583, 29, 0, 35, 20, 0, 28);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(376, 35, 5, 38), SRC_ADDR(5, 31, 31, 59), SRC_ADDR(942, 13, 5, 14), 3, 3, 1, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(786, 26, 0, 1), SRC_ADDR(333, 17, 25, 14), SRC_ADDR(370, 35, 1, 4), 1, 2, 30);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(105, 8, 43, 40), SRC_ADDR(559, 8, 28, 10), SRC_ADDR(830, 0, 7, 37), 30, 3, 1);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(31, 8, 44, 44), SRC_LS_3D, SRC_ADDR(649, 6, 47, 4), 10, 4, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(794, 10, 2, 0), SRC_IMM_3D(1521918), SRC_ADDR(55, 13, 19, 0), 2, 0, 222);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(170, 9, 3, 4), SRC_ADDR(86, 11, 3, 2), SRC_ADDR(31, 6, 5, 1), 1, 2, 106);
VPRO::DIM3::LOADSTORE::load(2493, 685, 12, 18, 9, 43, 0, 9);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(28, 1, 9, 5), SRC_ADDR(336, 13, 1, 3), SRC_ADDR(813, 9, 0, 1), 1, 2, 112);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(121, 22, 37, 19), SRC_ADDR(544, 18, 24, 19), SRC_ADDR(290, 29, 13, 34), 4, 3, 15);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(628, 33, 12, 1), SRC_ADDR(89, 30, 7, 3), SRC_IMM_3D(3376084), 8, 0, 96, true, false, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(843, 1, 2, 0), SRC_ADDR(354, 0, 4, 0), SRC_ADDR(427, 0, 3, 0), 0, 0, 652);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(367, 47, 32, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263677034), 8, 0, 96);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(439, 4, 60, 25), SRC_LS_3D, SRC_ADDR(15, 6, 32, 40), 21, 1, 9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(830, 977, 39, 48, 13, 2, 1, 88);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(128, 51, 0, 43), SRC_ADDR(561, 4, 9, 42), SRC_ADDR(307, 49, 25, 33), 3, 9, 7);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(159, 19, 20, 29), SRC_IMM_3D(265480278), SRC_LS_3D, 37, 1, 2);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(815, 0, 0, 4), SRC_ADDR(145, 4, 10, 34), SRC_ADDR(538, 0, 15, 8), 48, 1, 4);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(242, 6, 4, 1), SRC_ADDR(11, 5, 3, 1), SRC_ADDR(404, 0, 6, 1), 0, 0, 372, false, true, false);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(846, 24, 40, 1), SRC_IMM_3D(266273213), SRC_ADDR(40, 44, 13, 4), 0, 1, 70);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(400, 16, 7, 0), SRC_ADDR(817, 0, 8, 0), SRC_IMM_3D(3713567), 1, 0, 420);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(154, 42, 32, 30), SRC_IMM_3D(261306695), SRC_LS_3D, 8, 1, 16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(146, 20, 9, 3), SRC_ADDR(516, 3, 2, 2), SRC_ADDR(34, 5, 12, 2), 4, 0, 172);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(68, 35, 29, 34), SRC_ADDR(627, 24, 39, 7), SRC_ADDR(635, 15, 41, 16), 8, 3, 8, true, false, false);
VPRO::DIM3::LOADSTORE::store(2964, 190, 52, 56, 56, 14, 0, 52, L0);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(54, 24, 1, 12), SRC_IMM_3D(265439513), SRC_IMM_3D(265903507), 11, 22, 1);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(668, 23, 6, 10), SRC_ADDR(368, 18, 0, 12), SRC_ADDR(123, 13, 8, 5), 0, 42, 8);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(325, 10, 23, 5), SRC_IMM_3D(7297878), SRC_IMM_3D(263704194), 1, 6, 12, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(510, 3, 26, 1), SRC_ADDR(804, 27, 42, 0), SRC_IMM_3D(5445050), 1, 0, 226);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(84, 8, 46, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(576, 42, 22, 3), 8, 1, 17);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(11, 16, 28, 2), SRC_ADDR(483, 8, 24, 5), SRC_ADDR(375, 6, 29, 18), 16, 0, 16, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(345, 31, 0, 15), SRC_ADDR(62, 35, 9, 9), SRC_IMM_3D(266370754), 10, 5, 14, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(446, 61, 34, 16), SRC_IMM_3D(267431759), SRC_ADDR(185, 47, 45, 14), 4, 4, 12);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(366, 25, 14, 43), SRC_ADDR(85, 2, 6, 25), SRC_ADDR(560, 25, 15, 38), 4, 12, 4, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(1616, 878, 32, 5, 5, 0, 0, 1020);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(116, 10, 42, 2), SRC_ADDR(472, 42, 20, 1), SRC_LS_3D, 3, 0, 198);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(680, 49, 33, 42), SRC_LS_3D, SRC_ADDR(126, 26, 7, 6), 0, 0, 3);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(16, 58, 4, 47), SRC_IMM_3D(263896633), SRC_CHAINING_NEIGHBOR_LANE, 4, 42, 1);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(259, 26, 4, 51), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(4936340), 9, 27, 1);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(123, 7, 46, 12), SRC_ADDR(285, 19, 41, 36), SRC_LS_3D, 16, 0, 12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(177, 3, 1, 1), SRC_ADDR(146, 0, 0, 0), SRC_ADDR(72, 1, 2, 0), 0, 0, 808);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(148, 26, 6, 35), SRC_ADDR(212, 48, 13, 5), SRC_CHAINING_NEIGHBOR_LANE, 1, 52, 2);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(109, 1, 16, 0), SRC_ADDR(446, 30, 14, 3), SRC_IMM_3D(2646593), 4, 1, 88);
VPRO::DIM3::LOADSTORE::loadb(3151, 378, 51, 25, 0, 0, 0, 752);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(45, 2, 14, 3), SRC_ADDR(375, 3, 13, 4), SRC_ADDR(397, 7, 2, 2), 3, 1, 96, false, true, false);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(474, 44, 2, 4), SRC_ADDR(63, 17, 0, 7), SRC_IMM_3D(2027689), 3, 0, 96);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(308, 11, 7, 27), SRC_ADDR(7, 8, 13, 7), SRC_ADDR(77, 5, 6, 17), 37, 7, 1);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(528, 27, 8, 1), SRC_LS_3D, SRC_ADDR(244, 7, 0, 1), 2, 0, 250);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(789, 38, 25, 0), SRC_ADDR(231, 11, 17, 1), SRC_ADDR(297, 15, 3, 5), 0, 2, 105, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(319, 12, 57, 5), SRC_IMM_3D(267768347), SRC_LS_3D, 4, 0, 4);
VPRO::DIM3::LOADSTORE::load(1755, 509, 37, 18, 55, 4, 19, 1);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(507, 9, 0, 14), SRC_ADDR(51, 31, 52, 9), SRC_IMM_3D(4527037), 2, 5, 22);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(348, 7, 37, 6), SRC_IMM_3D(267197602), SRC_ADDR(254, 7, 14, 49), 31, 3, 5);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(465, 18, 19, 4), SRC_IMM_3D(260266979), SRC_ADDR(48, 42, 10, 8), 0, 3, 100);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(296, 6, 10, 6), SRC_ADDR(301, 17, 10, 6), SRC_ADDR(649, 3, 17, 20), 36, 6, 2);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(125, 31, 45, 0), SRC_ADDR(594, 30, 37, 0), SRC_IMM_3D(6570304), 4, 0, 78, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(272, 45, 26, 50), SRC_LS_3D, SRC_ADDR(144, 25, 21, 41), 6, 4, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(277, 8, 26, 11), SRC_ADDR(205, 11, 7, 7), SRC_ADDR(155, 4, 12, 4), 1, 6, 46, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(73, 3, 4, 1), SRC_ADDR(123, 1, 1, 2), SRC_ADDR(252, 0, 1, 1), 0, 1, 382);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(215, 4, 21, 0), SRC_IMM_3D(3381896), SRC_ADDR(638, 28, 19, 0), 0, 0, 936);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(202, 0, 47, 31), SRC_ADDR(47, 38, 36, 49), SRC_ADDR(117, 29, 9, 57), 21, 0, 0);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(455, 44, 10, 21), SRC_ADDR(46, 33, 35, 31), SRC_ADDR(45, 47, 28, 1), 3, 6, 15);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(727, 15, 37, 0), SRC_IMM_3D(1782328), SRC_CHAINING_NEIGHBOR_LANE, 3, 0, 198);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(453, 15, 4, 25), SRC_ADDR(90, 14, 22, 37), SRC_ADDR(613, 43, 0, 37), 2, 0, 0, true, false, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(248, 8, 13, 4), SRC_ADDR(194, 5, 3, 0), SRC_ADDR(34, 5, 2, 2), 60, 0, 12, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(109, 6, 7, 3), SRC_ADDR(258, 24, 18, 0), SRC_LS_3D, 0, 1, 256);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(390, 33, 0, 33), SRC_IMM_3D(266502638), SRC_LS_3D, 0, 10, 4);
VPRO::DIM3::LOADSTORE::loadbs(1900, 943, 8, 6, 7, 0, 1, 217);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(719, 2, 2, 0), SRC_ADDR(788, 2, 2, 0), SRC_ADDR(106, 1, 1, 0), 0, 0, 768);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(12, 23, 14, 1), SRC_IMM_3D(267357114), SRC_ADDR(309, 58, 25, 1), 1, 0, 213);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(386, 7, 0, 2), SRC_ADDR(105, 6, 2, 4), SRC_ADDR(121, 13, 5, 3), 0, 0, 198);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(99, 4, 19, 44), SRC_ADDR(705, 2, 11, 32), SRC_CHAINING_NEIGHBOR_LANE, 58, 15, 0);
VPRO::DIM3::LOADSTORE::loads(5653, 777, 12, 50, 52, 5, 0, 12);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(271, 4, 12, 12), SRC_ADDR(47, 1, 11, 7), SRC_ADDR(105, 7, 11, 0), 7, 58, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(2);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(274, 0, 59, 0), SRC_ADDR(370, 1, 39, 6), SRC_LS_3D, 10, 0, 58);
VPRO::DIM3::LOADSTORE::loads(5600, 471, 3, 22, 9, 4, 0, 156);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(469, 0, 10, 3), SRC_ADDR(816, 4, 19, 0), SRC_ADDR(212, 4, 20, 0), 4, 0, 82);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(247, 5, 3, 1), SRC_IMM_3D(263112355), SRC_ADDR(331, 11, 2, 1), 0, 0, 618);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(478, 0, 23, 37), SRC_ADDR(654, 30, 24, 39), SRC_ADDR(313, 38, 7, 26), 1, 4, 4);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(249, 3, 2, 1), SRC_ADDR(131, 10, 0, 0), SRC_ADDR(315, 13, 7, 2), 1, 0, 240);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(14, 15, 0, 34), SRC_ADDR(390, 35, 8, 8), SRC_ADDR(350, 42, 13, 11), 0, 22, 13, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(199, 2, 19, 57), SRC_LS_3D, SRC_ADDR(287, 8, 28, 27), 7, 16, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(156, 24, 18, 52), SRC_LS_3D, SRC_ADDR(346, 6, 9, 20), 10, 28, 0);
VPRO::DIM3::LOADSTORE::load(4296, 700, 47, 55, 62, 21, 38, 0);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(53, 5, 16, 14), SRC_IMM_3D(7090067), SRC_ADDR(315, 0, 15, 11), 42, 6, 0, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(705, 23, 8, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(206, 10, 16, 0), 1, 0, 218);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(732, 32, 52, 9), SRC_ADDR(128, 19, 48, 13), SRC_ADDR(285, 36, 8, 31), 4, 0, 16);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(23, 13, 3, 36), SRC_IMM_3D(8139790), SRC_IMM_3D(264736680), 0, 6, 25);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(40, 21, 15, 28), SRC_ADDR(71, 42, 3, 2), SRC_IMM_3D(263779956), 16, 26, 0, false, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(204, 22, 16, 5), SRC_LS_3D, SRC_ADDR(323, 51, 28, 16), 6, 6, 10);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(333, 26, 34, 4), SRC_IMM_3D(5605930), SRC_ADDR(423, 3, 35, 7), 2, 1, 72, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(13, 26, 48, 49), SRC_IMM_3D(267186018), SRC_IMM_3D(266926851), 13, 1, 10, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(802, 1, 30, 17), SRC_ADDR(164, 17, 41, 7), SRC_ADDR(38, 10, 37, 1), 33, 4, 1);
VPRO::DIM3::LOADSTORE::load(1351, 492, 21, 27, 20, 54, 0, 10);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(339, 3, 35, 5), SRC_LS_3D, SRC_ADDR(309, 18, 23, 0), 0, 1, 106);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(103, 0, 0, 0), SRC_ADDR(836, 5, 5, 0), SRC_ADDR(829, 1, 2, 0), 1, 0, 346, true, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(165, 3, 29, 32), SRC_ADDR(512, 30, 9, 7), SRC_ADDR(247, 22, 25, 49), 6, 13, 1);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(563, 1, 0, 0), SRC_ADDR(339, 0, 0, 0), SRC_ADDR(56, 1, 1, 0), 0, 0, 820);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(250, 52, 13, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262441382), 0, 1, 346);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(16, 5, 0, 19), SRC_ADDR(472, 9, 0, 13), SRC_LS_3D, 22, 0, 16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(296, 1, 2, 20), SRC_LS_3D, SRC_ADDR(35, 34, 2, 54), 22, 30, 0);
VPRO::DIM3::LOADSTORE::load(3077, 288, 19, 17, 27, 40, 12, 0);
VPRO::DIM3::LOADSTORE::loadb(5573, 399, 2, 22, 3, 6, 0, 136);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(583, 26, 22, 1), SRC_LS_3D, SRC_ADDR(84, 23, 6, 0), 0, 0, 348);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(547, 40, 3, 0), SRC_IMM_3D(263371349), SRC_IMM_3D(1080000), 8, 30, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(198, 13, 1, 0), SRC_ADDR(699, 5, 2, 1), SRC_ADDR(818, 15, 9, 0), 1, 0, 316);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(92, 29, 5, 1), SRC_IMM_3D(262874144), SRC_ADDR(350, 10, 37, 2), 0, 0, 268, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(718, 0, 16, 42), SRC_LS_3D, SRC_IMM_3D(265439525), 42, 9, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(4152, 239, 18, 26, 38, 4, 1, 85);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(115, 5, 0, 1), SRC_ADDR(110, 2, 1, 1), SRC_ADDR(287, 5, 5, 2), 1, 0, 238);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(695, 55, 21, 47), SRC_ADDR(430, 45, 11, 26), SRC_ADDR(447, 54, 14, 61), 3, 1, 1, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(229, 0, 16, 48), SRC_IMM_3D(6445684), SRC_ADDR(63, 12, 59, 51), 18, 9, 0, true, false, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(269, 16, 7, 21), SRC_ADDR(92, 10, 1, 16), SRC_IMM_3D(491866), 0, 42, 12);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(407, 4, 24, 7), SRC_ADDR(496, 4, 17, 13), SRC_ADDR(732, 5, 6, 17), 9, 9, 8);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(426, 12, 22, 1), SRC_IMM_3D(6407394), SRC_ADDR(155, 27, 14, 2), 0, 6, 112);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(180, 2, 28, 44), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(5439917), 37, 0, 4);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(226, 39, 2, 14), SRC_ADDR(60, 29, 18, 1), SRC_LS_3D, 3, 4, 42);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(190, 21, 7, 1), SRC_ADDR(612, 42, 19, 0), SRC_IMM_3D(3648946), 3, 0, 188);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(25, 50, 7, 26), SRC_ADDR(538, 17, 4, 25), SRC_LS_3D, 0, 42, 10, false, true, false);
VPRO::DIM3::LOADSTORE::loadbs(2360, 184, 2, 2, 40, 3, 0, 106);
VPRO::DIM3::LOADSTORE::loadb(4925, 646, 49, 26, 60, 32, 5, 2);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(86, 32, 32, 4), SRC_ADDR(118, 25, 26, 4), SRC_ADDR(628, 7, 15, 0), 0, 0, 58);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(702, 5, 3, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(268260662), 2, 0, 282);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(536, 41, 6, 39), SRC_IMM_3D(2638612), SRC_ADDR(190, 26, 7, 46), 3, 6, 6);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(811, 13, 6, 2), SRC_LS_3D, SRC_ADDR(593, 17, 35, 3), 2, 2, 60);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(231, 1, 4, 2), SRC_ADDR(210, 4, 0, 2), SRC_ADDR(18, 4, 3, 1), 0, 2, 282, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(37, 0, 8, 2), SRC_IMM_3D(8129239), SRC_ADDR(575, 4, 6, 1), 0, 1, 432);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(132, 12, 24, 10), SRC_ADDR(560, 43, 7, 5), SRC_IMM_3D(266453960), 4, 7, 23, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(369, 57, 17, 4), SRC_LS_3D, SRC_IMM_3D(267474571), 2, 0, 102);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(67, 8, 8, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(507, 47, 7, 9), 0, 46, 16);
VPRO::DIM3::LOADSTORE::loads(809, 188, 47, 26, 19, 42, 2, 0);
VPRO::DIM3::LOADSTORE::loads(2049, 96, 43, 53, 0, 1, 0, 408);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(14, 1, 9, 3), SRC_ADDR(315, 8, 2, 2), SRC_ADDR(295, 8, 1, 9), 0, 12, 72, false, true, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(469, 2, 7, 18), SRC_ADDR(48, 3, 35, 23), SRC_LS_3D, 21, 0, 28);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(121, 24, 16, 5), SRC_IMM_3D(5120394), SRC_ADDR(31, 43, 16, 16), 0, 46, 16, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(388, 4, 1, 0), SRC_ADDR(138, 2, 4, 0), SRC_ADDR(227, 2, 0, 0), 0, 0, 842);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(611, 1, 2, 1), SRC_ADDR(186, 2, 2, 2), SRC_ADDR(166, 1, 3, 1), 0, 1, 306, false, true, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(581, 6, 16, 0), SRC_ADDR(89, 13, 18, 18), SRC_ADDR(267, 9, 13, 0), 28, 16, 1);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(111, 1, 11, 0), SRC_ADDR(26, 2, 3, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 952);
VPRO::DIM3::LOADSTORE::loads(4816, 813, 41, 33, 28, 17, 0, 10);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(552, 0, 21, 16), SRC_ADDR(463, 16, 29, 10), SRC_ADDR(339, 12, 1, 19), 12, 0, 22);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(329, 19, 62, 12), SRC_ADDR(515, 19, 16, 35), SRC_IMM_3D(261196006), 6, 1, 3, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(63, 14, 39, 50), SRC_LS_3D, SRC_ADDR(712, 4, 27, 27), 10, 5, 2);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(307, 1, 5, 0), SRC_IMM_3D(1737983), SRC_ADDR(453, 6, 7, 0), 0, 0, 952, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(5489, 321, 27, 11, 2, 0, 2, 248);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(246, 34, 35, 12), SRC_LS_3D, SRC_IMM_3D(261500176), 8, 0, 30);
VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(772, 23, 10, 40), SRC_IMM_3D(3024374), SRC_ADDR(487, 11, 62, 24), 9, 3, 0);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(271, 20, 10, 6), SRC_ADDR(536, 6, 19, 2), SRC_CHAINING_NEIGHBOR_LANE, 16, 0, 37);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(1, 12, 29, 35), SRC_ADDR(464, 5, 31, 13), SRC_IMM_3D(262377477), 58, 0, 0);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(659, 17, 5, 1), SRC_IMM_3D(4230876), SRC_ADDR(439, 32, 0, 0), 0, 0, 312);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(858, 30, 19, 0), SRC_ADDR(650, 0, 22, 0), SRC_IMM_3D(260836079), 3, 0, 78);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(13, 28, 38, 5), SRC_IMM_3D(6031135), SRC_LS_3D, 0, 8, 51);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(715, 0, 13, 0), SRC_ADDR(328, 6, 21, 28), SRC_ADDR(437, 0, 9, 1), 37, 16, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(3499, 876, 14, 39, 34, 10, 58, 0);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(287, 1, 7, 16), SRC_ADDR(636, 22, 6, 20), SRC_LS_3D, 0, 0, 8, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(838, 5, 31, 0), SRC_ADDR(822, 17, 0, 0), SRC_IMM_3D(6875714), 0, 0, 1008);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(493, 12, 20, 0), SRC_IMM_3D(265148872), SRC_ADDR(226, 26, 19, 0), 0, 0, 1020);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(15, 1, 28, 24), SRC_ADDR(526, 49, 27, 5), SRC_ADDR(132, 4, 42, 27), 1, 10, 13);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(600, 6, 37, 1), SRC_ADDR(712, 0, 30, 4), SRC_ADDR(738, 38, 14, 13), 2, 1, 14);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(245, 4, 10, 5), SRC_ADDR(206, 14, 23, 3), SRC_IMM_3D(2562133), 2, 0, 138);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(622, 22, 38, 3), SRC_ADDR(11, 22, 42, 27), SRC_LS_3D, 9, 3, 15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(4506, 794, 44, 12, 27, 6, 22, 4);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(65, 17, 27, 0), SRC_IMM_3D(261625217), SRC_ADDR(241, 5, 2, 2), 0, 1, 228, true, false, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(235, 13, 37, 1), SRC_IMM_3D(5859612), SRC_ADDR(493, 14, 52, 4), 1, 1, 106);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(254, 0, 7, 4), SRC_ADDR(61, 0, 6, 5), SRC_ADDR(49, 7, 5, 3), 6, 0, 136);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(693, 9, 0, 0), SRC_ADDR(306, 5, 7, 0), SRC_ADDR(127, 0, 4, 1), 1, 0, 457);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(433, 4, 41, 57), SRC_ADDR(63, 43, 15, 32), SRC_ADDR(306, 40, 1, 58), 12, 7, 0);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(193, 6, 15, 27), SRC_ADDR(55, 10, 7, 34), SRC_ADDR(165, 15, 0, 3), 10, 13, 5);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(122, 11, 9, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(300, 16, 31, 2), 1, 0, 228);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(113, 27, 2, 13), SRC_ADDR(324, 43, 4, 57), SRC_LS_3D, 4, 22, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(267, 9, 40, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262729647), 0, 0, 15);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(729, 22, 4, 8), SRC_IMM_3D(446031), SRC_ADDR(137, 52, 4, 34), 1, 25, 16);
VPRO::DIM3::LOADSTORE::loadb(999, 399, 55, 51, 55, 26, 5, 2);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(232, 14, 8, 6), SRC_ADDR(605, 24, 4, 6), SRC_ADDR(537, 12, 7, 3), 2, 4, 58, true, false, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(529, 19, 4, 6), SRC_ADDR(169, 18, 24, 5), SRC_ADDR(113, 25, 11, 6), 1, 4, 58);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(208, 12, 8, 28), SRC_ADDR(380, 11, 11, 13), SRC_CHAINING_NEIGHBOR_LANE, 3, 36, 2);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(208, 9, 37, 29), SRC_ADDR(320, 12, 2, 26), SRC_ADDR(298, 14, 11, 33), 23, 2, 2, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(256, 0, 20, 6), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(641, 8, 6, 2), 24, 16, 0);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(829, 1, 6, 13), SRC_ADDR(140, 17, 16, 36), SRC_LS_3D, 26, 8, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(459, 34, 17, 2), SRC_LS_3D, SRC_ADDR(404, 4, 32, 17), 11, 1, 18, false, true, false);
VPRO::DIM3::LOADSTORE::load(1636, 753, 13, 46, 4, 0, 2, 196);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(3, 8, 18, 5), SRC_ADDR(360, 2, 20, 30), SRC_ADDR(555, 19, 4, 19), 20, 16, 1);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(259, 16, 16, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(232, 8, 12, 13), 21, 0, 10);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(213, 43, 56, 3), SRC_IMM_3D(4355554), SRC_ADDR(706, 45, 55, 1), 3, 0, 130);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(73, 10, 17, 14), SRC_ADDR(64, 2, 17, 14), SRC_ADDR(58, 6, 17, 20), 52, 0, 18);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(248, 21, 27, 5), SRC_ADDR(57, 16, 35, 20), SRC_ADDR(98, 9, 31, 26), 22, 7, 1);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(289, 38, 10, 55), SRC_LS_3D, SRC_ADDR(596, 35, 11, 10), 2, 14, 2);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(238, 2, 14, 8), SRC_ADDR(336, 17, 25, 22), SRC_ADDR(487, 1, 47, 0), 10, 1, 10, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(39, 20, 7, 5), SRC_ADDR(184, 39, 29, 4), SRC_ADDR(204, 6, 14, 8), 0, 0, 100, true, false, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(76, 17, 1, 1), SRC_ADDR(289, 18, 6, 7), SRC_ADDR(376, 23, 23, 2), 2, 0, 88);
VPRO::DIM3::LOADSTORE::loads(2431, 514, 5, 35, 6, 0, 0, 585);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(51, 5, 3, 0), SRC_ADDR(368, 4, 2, 0), SRC_IMM_3D(265297173), 0, 0, 940);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(354, 9, 0, 20), SRC_ADDR(436, 7, 47, 22), SRC_IMM_3D(264552316), 27, 1, 13);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(648, 3, 16, 13), SRC_ADDR(216, 42, 18, 16), SRC_ADDR(112, 5, 10, 37), 3, 13, 11);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(390, 43, 19, 2), SRC_ADDR(264, 19, 4, 1), SRC_IMM_3D(7596213), 3, 1, 106);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(696, 24, 36, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(82, 36, 31, 1), 0, 0, 100);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(318, 25, 53, 2), SRC_LS_3D, SRC_IMM_3D(6166394), 0, 1, 292);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(100, 10, 9, 8), SRC_ADDR(81, 4, 2, 0), SRC_ADDR(251, 0, 6, 8), 4, 1, 82);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(791, 5, 0, 0), SRC_ADDR(72, 10, 9, 0), SRC_ADDR(267, 1, 7, 3), 0, 4, 112);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(344, 6, 19, 29), SRC_ADDR(447, 10, 15, 21), SRC_ADDR(70, 9, 28, 29), 35, 6, 3);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(269, 10, 20, 9), SRC_ADDR(117, 9, 15, 22), SRC_ADDR(17, 3, 20, 11), 36, 18, 0, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(62, 36, 22, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262233807), 0, 0, 136, false, true, false);
VPRO::DIM3::LOADSTORE::loadb(5231, 815, 43, 61, 11, 0, 0, 102);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(221, 4, 14, 16), SRC_ADDR(862, 5, 1, 12), SRC_ADDR(355, 19, 22, 20), 6, 22, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(173, 14, 19, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(207, 5, 21, 2), 1, 0, 282);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(912, 2, 6, 1), SRC_LS_3D, SRC_ADDR(63, 37, 32, 2), 0, 0, 102);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(687, 39, 15, 2), SRC_ADDR(470, 20, 20, 0), SRC_ADDR(244, 27, 21, 3), 0, 1, 157);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(274, 6, 2, 1), SRC_ADDR(547, 34, 44, 1), SRC_LS_3D, 0, 0, 292);
VPRO::DIM3::LOADSTORE::load(137, 100, 56, 5, 53, 0, 10, 73);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(260, 9, 3, 2), SRC_ADDR(486, 27, 37, 4), SRC_ADDR(293, 23, 27, 13), 3, 6, 31);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(167, 17, 22, 14), SRC_IMM_3D(5381446), SRC_ADDR(373, 56, 62, 7), 0, 1, 15);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(205, 8, 43, 20), SRC_ADDR(8, 23, 36, 5), SRC_ADDR(28, 12, 3, 14), 10, 1, 28);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(457, 1, 6, 12), SRC_LS_3D, SRC_ADDR(33, 3, 20, 21), 28, 22, 0);
VPRO::DIM3::LOADSTORE::loadb(2316, 126, 3, 8, 36, 1, 0, 72);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(755, 8, 11, 0), SRC_IMM_3D(260496570), SRC_ADDR(324, 50, 49, 0), 2, 1, 160);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(221, 0, 1, 0), SRC_ADDR(832, 1, 0, 0), SRC_ADDR(277, 1, 0, 0), 0, 0, 862);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(358, 18, 21, 50), SRC_ADDR(6, 39, 16, 3), SRC_ADDR(147, 2, 13, 13), 6, 13, 3);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(494, 21, 19, 0), SRC_ADDR(7, 21, 50, 2), SRC_IMM_3D(265684157), 0, 0, 250, true, false, false);
VPRO::DIM3::LOADSTORE::load(459, 233, 31, 50, 7, 1, 0, 502);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(609, 13, 4, 0), SRC_ADDR(378, 29, 15, 0), SRC_ADDR(66, 27, 30, 4), 0, 4, 140);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(248, 9, 22, 14), SRC_LS_3D, SRC_IMM_3D(264854334), 10, 20, 1);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(206, 13, 15, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(178, 26, 21, 1), 0, 0, 250);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(45, 37, 4, 36), SRC_ADDR(317, 28, 23, 22), SRC_LS_3D, 3, 16, 7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(235, 17, 36, 36), SRC_IMM_3D(7658765), SRC_ADDR(116, 17, 35, 24), 11, 2, 12, true, false, false);
VPRO::DIM3::LOADSTORE::store(2090, 45, 60, 21, 42, 19, 1, 15, L0);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(132, 39, 0, 4), SRC_ADDR(159, 35, 54, 15), SRC_IMM_3D(1091864), 0, 2, 46);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(339, 13, 18, 13), SRC_IMM_3D(267624707), SRC_IMM_3D(7710071), 21, 10, 0);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(596, 20, 12, 1), SRC_IMM_3D(262572547), SRC_ADDR(450, 14, 28, 0), 1, 0, 397, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(392, 0, 38, 12), SRC_ADDR(183, 8, 41, 13), SRC_ADDR(247, 18, 18, 43), 12, 16, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(693, 14, 27, 3), SRC_ADDR(108, 16, 21, 13), SRC_ADDR(48, 23, 10, 1), 6, 0, 46, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(354, 4, 9, 12), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(63, 24, 8, 42), 5, 12, 5);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(382, 7, 24, 9), SRC_ADDR(886, 2, 7, 3), SRC_ADDR(164, 5, 27, 16), 42, 0, 3, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(376, 4, 1, 1), SRC_ADDR(165, 7, 6, 0), SRC_IMM_3D(4132491), 0, 0, 372, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(66, 27, 15, 4), SRC_IMM_3D(6274423), SRC_CHAINING_NEIGHBOR_LANE, 0, 10, 81);
VPRO::DIM3::LOADSTORE::store(3615, 293, 53, 43, 4, 0, 0, 810, L0);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(78, 35, 59, 12), SRC_IMM_3D(266868502), SRC_IMM_3D(265897452), 0, 9, 22);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(425, 4, 11, 2), SRC_ADDR(177, 16, 15, 1), SRC_IMM_3D(263947846), 8, 0, 102, true, false, false);
VPRO::DIM3::LOADSTORE::load(4518, 914, 18, 46, 54, 1, 3, 2);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(332, 35, 31, 12), SRC_ADDR(136, 1, 6, 8), SRC_IMM_3D(1327469), 4, 6, 16);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(200, 52, 17, 59), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(264028552), 0, 4, 4);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(520, 28, 26, 24), SRC_IMM_3D(264347101), SRC_LS_3D, 0, 7, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(3498, 732, 46, 47, 27, 4, 33, 0);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(420, 1, 33, 6), SRC_ADDR(814, 2, 62, 10), SRC_ADDR(355, 44, 36, 46), 3, 0, 4);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(723, 39, 24, 5), SRC_ADDR(239, 26, 11, 13), SRC_ADDR(149, 33, 35, 2), 1, 2, 42);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(69, 7, 2, 24), SRC_ADDR(390, 4, 23, 3), SRC_ADDR(440, 1, 13, 20), 18, 4, 8);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(764, 2, 2, 1), SRC_ADDR(442, 1, 0, 2), SRC_ADDR(126, 2, 0, 4), 3, 0, 178);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(39, 41, 1, 39), SRC_ADDR(570, 48, 6, 17), SRC_IMM_3D(266098713), 2, 10, 13);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(111, 20, 10, 15), SRC_ADDR(315, 17, 0, 0), SRC_ADDR(127, 2, 13, 15), 1, 12, 36);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(444, 8, 5, 3), SRC_ADDR(573, 18, 8, 9), SRC_LS_3D, 9, 0, 16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(259, 143, 44, 3, 18, 8, 0, 108);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(9, 25, 5, 33), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(282, 40, 17, 19), 5, 26, 5);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(341, 14, 14, 3), SRC_ADDR(622, 17, 6, 2), SRC_ADDR(50, 5, 15, 3), 13, 0, 66);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(426, 9, 3, 3), SRC_ADDR(74, 13, 7, 1), SRC_ADDR(264, 7, 10, 1), 2, 0, 136);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(29, 6, 3, 3), SRC_ADDR(112, 4, 7, 3), SRC_ADDR(576, 0, 3, 1), 0, 4, 198);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(417, 14, 20, 31), SRC_ADDR(206, 16, 10, 47), SRC_ADDR(70, 38, 14, 27), 15, 11, 4, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(51, 12, 14, 1), SRC_IMM_3D(8130955), SRC_ADDR(62, 7, 9, 1), 0, 0, 490, true, false, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(85, 9, 34, 7), SRC_ADDR(680, 21, 15, 1), SRC_LS_3D, 8, 0, 108);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(246, 5, 4, 4), SRC_ADDR(496, 7, 11, 21), SRC_ADDR(540, 19, 7, 23), 12, 36, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(754, 2, 2, 0), SRC_ADDR(181, 3, 0, 0), SRC_ADDR(807, 4, 4, 0), 0, 0, 921);
VPRO::DIM3::LOADSTORE::loads(2874, 624, 61, 60, 50, 2, 12, 22);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(823, 2, 2, 4), SRC_ADDR(284, 24, 56, 3), SRC_ADDR(19, 51, 1, 8), 8, 5, 6);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(117, 30, 27, 4), SRC_ADDR(7, 30, 43, 3), SRC_IMM_3D(3539153), 0, 2, 150);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(309, 9, 22, 2), SRC_ADDR(571, 7, 22, 16), SRC_ADDR(440, 7, 25, 20), 46, 0, 4);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(685, 9, 0, 31), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(132, 8, 4, 41), 31, 21, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(372, 0, 1, 0), SRC_ADDR(757, 1, 1, 0), SRC_ADDR(53, 0, 1, 0), 0, 0, 952, true, false, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(162, 19, 12, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(459, 54, 59, 3), 2, 0, 82);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(146, 33, 28, 10), SRC_ADDR(3, 5, 31, 6), SRC_LS_3D, 12, 2, 22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(51, 17, 8, 42), SRC_IMM_3D(6482708), SRC_ADDR(406, 26, 6, 25), 7, 46, 1);
VPRO::DIM3::LOADSTORE::loadbs(1802, 308, 30, 55, 15, 2, 0, 108);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(348, 5, 9, 45), SRC_IMM_3D(4299597), SRC_IMM_3D(3408843), 37, 18, 0);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(384, 3, 51, 6), SRC_ADDR(129, 5, 23, 7), SRC_ADDR(536, 6, 50, 26), 16, 0, 0, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(218, 41, 55, 21), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(188, 9, 43, 4), 9, 1, 16);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(440, 22, 5, 23), SRC_IMM_3D(2909395), SRC_IMM_3D(266857596), 9, 43, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(80, 0, 3, 0), SRC_ADDR(292, 3, 5, 0), SRC_ADDR(103, 6, 4, 0), 0, 0, 250);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(454, 46, 3, 3), SRC_LS_3D, SRC_IMM_3D(5182874), 2, 0, 108);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(60, 3, 19, 33), SRC_ADDR(203, 29, 19, 36), SRC_ADDR(9, 16, 7, 14), 3, 4, 16, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(291, 10, 2, 6), SRC_ADDR(84, 15, 1, 1), SRC_ADDR(162, 2, 2, 4), 3, 1, 112);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(227, 4, 4, 0), SRC_ADDR(450, 20, 3, 1), SRC_ADDR(280, 7, 22, 5), 0, 6, 96);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(544, 51, 43, 20), SRC_ADDR(445, 10, 12, 6), SRC_LS_3D, 4, 2, 4);
VPRO::DIM3::LOADSTORE::loadbs(1600, 587, 9, 35, 28, 0, 6, 81);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(174, 3, 16, 25), SRC_ADDR(495, 6, 24, 21), SRC_ADDR(458, 3, 17, 0), 42, 10, 1);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(479, 2, 0, 0), SRC_ADDR(654, 0, 1, 0), SRC_ADDR(450, 2, 0, 0), 0, 0, 658);
VPRO::DIM3::PROCESSING::macl(L0_1, SRC_ADDR(270, 12, 28, 0), SRC_IMM_3D(1689608), SRC_ADDR(590, 13, 29, 2), 2, 0, 138);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(528, 1, 1, 0), SRC_LS_3D, SRC_ADDR(732, 0, 2, 0), 0, 0, 498);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(560, 7, 20, 59, 7, 0, 0, 420);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(719, 38, 6, 3), SRC_ADDR(413, 28, 30, 3), SRC_IMM_3D(263114354), 0, 0, 88);
VPRO::DIM3::PROCESSING::mull_neg(L0_1, SRC_ADDR(647, 0, 6, 1), SRC_IMM_3D(262047899), SRC_ADDR(283, 7, 2, 1), 3, 0, 228);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(515, 19, 16, 6), SRC_IMM_3D(263234325), SRC_IMM_3D(2046823), 1, 5, 52);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(38, 0, 3, 0), SRC_ADDR(299, 3, 3, 0), SRC_ADDR(542, 1, 3, 0), 0, 0, 358);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(153, 24, 12, 48), SRC_IMM_3D(267039556), SRC_ADDR(13, 20, 10, 28), 2, 42, 6, false, true, false);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(727, 8, 5, 41), SRC_ADDR(551, 7, 16, 20), SRC_ADDR(273, 24, 20, 34), 8, 10, 2);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(277, 60, 31, 0), SRC_LS_3D, SRC_IMM_3D(265619880), 0, 0, 420);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(542, 6, 2, 0), SRC_IMM_3D(6991423), SRC_ADDR(726, 3, 3, 0), 0, 0, 910, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(34, 16, 0, 4), SRC_IMM_3D(266725812), SRC_ADDR(593, 10, 1, 19), 28, 30, 0, true, false, false);
VPRO::DIM3::LOADSTORE::store(1251, 728, 18, 23, 6, 4, 9, 6, L0);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(108, 6, 13, 3), SRC_ADDR(303, 16, 7, 4), SRC_ADDR(201, 17, 8, 3), 0, 0, 136);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(573, 3, 20, 3), SRC_ADDR(864, 2, 6, 15), SRC_ADDR(72, 2, 6, 10), 22, 4, 4);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(273, 4, 5, 3), SRC_ADDR(163, 3, 1, 1), SRC_ADDR(66, 6, 5, 2), 3, 0, 172, false, true, false);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(446, 13, 40, 51), SRC_ADDR(277, 7, 21, 54), SRC_ADDR(271, 1, 28, 35), 42, 0, 0);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(297, 8, 3, 38), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(115, 0, 8, 21), 30, 28, 0);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(586, 27, 32, 14), SRC_ADDR(624, 5, 10, 31), SRC_ADDR(274, 28, 0, 5), 4, 6, 9, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(4436, 911, 44, 17, 17, 9, 1, 15);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(7, 20, 25, 19), SRC_ADDR(219, 21, 33, 59), SRC_LS_3D, 16, 1, 2, false, true, false);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(248, 28, 9, 57), SRC_ADDR(94, 50, 18, 32), SRC_IMM_3D(118148), 0, 37, 3, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(116, 20, 17, 3), SRC_ADDR(251, 3, 22, 20), SRC_ADDR(330, 9, 25, 42), 2, 18, 1);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(96, 1, 3, 0), SRC_ADDR(322, 2, 0, 0), SRC_ADDR(458, 1, 0, 0), 0, 0, 718);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(15, 30, 4, 5), SRC_ADDR(220, 11, 22, 1), SRC_ADDR(564, 17, 21, 12), 2, 9, 19);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(118, 18, 12, 25), SRC_ADDR(628, 18, 16, 3), SRC_IMM_3D(261855650), 1, 10, 14, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(638, 19, 19, 1), SRC_LS_3D, SRC_ADDR(708, 35, 26, 1), 0, 0, 217);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(712, 5, 6, 53), SRC_IMM_3D(264335271), SRC_ADDR(91, 19, 14, 29), 28, 12, 1);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(487, 4, 4, 0), SRC_ADDR(142, 3, 5, 1), SRC_ADDR(728, 0, 0, 0), 1, 0, 312);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(44, 30, 10, 10), SRC_LS_3D, SRC_ADDR(377, 21, 10, 24), 4, 9, 18, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(368, 4, 0, 0), SRC_ADDR(685, 5, 0, 0), SRC_ADDR(534, 4, 3, 0), 2, 0, 280);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(690, 18, 6, 0), SRC_ADDR(496, 19, 17, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 897);
VPRO::DIM3::LOADSTORE::loadbs(2069, 340, 14, 16, 6, 0, 2, 336);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(90, 1, 14, 0), SRC_ADDR(246, 19, 12, 1), SRC_ADDR(89, 9, 19, 2), 0, 0, 397);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(228, 0, 46, 39), SRC_LS_3D, SRC_ADDR(626, 6, 45, 44), 60, 0, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(578, 4, 7, 0), SRC_ADDR(652, 5, 0, 0), SRC_ADDR(305, 6, 5, 0), 0, 1, 448, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(23);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(10, 21, 11, 7), SRC_LS_3D, SRC_ADDR(249, 1, 21, 22), 3, 4, 28);
VPRO::DIM3::LOADSTORE::load(6858, 1016, 11, 56, 3, 10, 0, 3);
VPRO::DIM3::LOADSTORE::loadbs(4942, 472, 20, 16, 19, 4, 0, 78);
VPRO::DIM3::LOADSTORE::loads(304, 317, 13, 12, 47, 42, 1, 10);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(487, 1, 31, 3), SRC_ADDR(44, 15, 21, 35), SRC_ADDR(86, 14, 19, 7), 28, 12, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(182, 32, 26, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(920, 41, 25, 0), 2, 0, 165, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(67, 2, 38, 57), SRC_ADDR(146, 23, 53, 1), SRC_ADDR(581, 7, 14, 15), 30, 0, 0, false, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(357, 54, 59, 1), SRC_IMM_3D(3162061), SRC_LS_3D, 0, 4, 160);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(450, 5, 33, 3), SRC_ADDR(82, 41, 47, 6), SRC_IMM_3D(2780691), 1, 2, 82, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(420, 27, 13, 14), SRC_IMM_3D(4913813), SRC_IMM_3D(4589502), 15, 2, 2);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(33, 45, 31, 1), SRC_ADDR(157, 1, 47, 1), SRC_IMM_3D(261427293), 0, 0, 660);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(144, 7, 6, 3), SRC_ADDR(87, 6, 5, 3), SRC_ADDR(366, 4, 1, 4), 2, 0, 162);
VPRO::DIM3::LOADSTORE::loadb(1981, 877, 3, 32, 46, 1, 16, 6);
VPRO::DIM3::PROCESSING::macl_pre(L0_1, SRC_ADDR(454, 5, 17, 31), SRC_ADDR(97, 17, 17, 40), SRC_ADDR(324, 5, 9, 22), 6, 28, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(400, 7, 2, 0), SRC_IMM_3D(4879387), SRC_ADDR(474, 4, 7, 0), 0, 0, 708);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 1, 6, 0), SRC_ADDR(197, 16, 13, 10), SRC_ADDR(293, 22, 29, 0), 0, 6, 60, true, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(19, 18, 18, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(321, 36, 45, 7), 6, 0, 60);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(375, 16, 30, 15), SRC_ADDR(323, 35, 3, 6), SRC_LS_3D, 1, 6, 16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(9);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(589, 1, 35, 59), SRC_IMM_3D(1221532), SRC_ADDR(144, 1, 44, 36), 22, 0, 6);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(693, 56, 16, 0), SRC_IMM_3D(316963), SRC_IMM_3D(261158120), 0, 9, 72, true, false, false);
VPRO::DIM3::LOADSTORE::store(767, 501, 16, 31, 10, 1, 0, 480, L0);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(80, 23, 30, 1), SRC_IMM_3D(63946), SRC_IMM_3D(4071121), 0, 0, 586);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(96, 8, 1, 12), SRC_ADDR(460, 10, 7, 8), SRC_ADDR(507, 7, 6, 5), 36, 1, 12);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(134, 1, 9, 3), SRC_ADDR(214, 21, 10, 9), SRC_ADDR(714, 14, 15, 1), 0, 10, 70);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(70, 45, 27, 1), SRC_IMM_3D(267565620), SRC_IMM_3D(7251822), 0, 0, 502);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(205, 6, 3, 20), SRC_ADDR(260, 35, 5, 34), SRC_ADDR(304, 27, 15, 4), 7, 28, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(841, 3, 4, 0), SRC_ADDR(848, 1, 0, 0), SRC_IMM_3D(5810011), 1, 0, 502, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(692, 7, 7, 0), SRC_ADDR(767, 30, 20, 1), SRC_CHAINING_NEIGHBOR_LANE, 0, 6, 136);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(14, 51, 16, 40), SRC_ADDR(386, 43, 27, 23), SRC_ADDR(553, 47, 34, 15), 2, 0, 22);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(746, 3, 32, 30), SRC_ADDR(58, 58, 58, 40), SRC_ADDR(289, 19, 30, 29), 10, 1, 4);
VPRO::DIM3::LOADSTORE::loadbs(1795, 791, 27, 29, 32, 21, 0, 1);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(185, 14, 21, 5), SRC_ADDR(416, 16, 11, 17), SRC_ADDR(160, 30, 19, 20), 16, 2, 16);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(726, 1, 23, 6), SRC_ADDR(576, 3, 1, 5), SRC_ADDR(258, 2, 17, 8), 39, 4, 3);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(487, 23, 0, 4), SRC_IMM_3D(261658068), SRC_LS_3D, 0, 0, 43);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(79, 25, 1, 4), SRC_ADDR(154, 24, 11, 4), SRC_IMM_3D(1759977), 6, 0, 136, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(322, 44, 27, 42), SRC_ADDR(318, 3, 29, 1), SRC_IMM_3D(262371573), 14, 0, 0);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(167, 8, 23, 3), SRC_ADDR(556, 6, 25, 54), SRC_IMM_3D(1272499), 21, 6, 0, false, true, false);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(3, 13, 54, 2), SRC_ADDR(704, 15, 15, 5), SRC_IMM_3D(266438826), 10, 2, 16);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(217, 7, 2, 49), SRC_ADDR(24, 27, 1, 12), SRC_IMM_3D(268422614), 7, 22, 3, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(5171, 1005, 54, 43, 12, 0, 4, 130);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(611, 9, 47, 1), SRC_ADDR(735, 45, 5, 0), SRC_IMM_3D(865898), 3, 0, 70);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(1, 27, 7, 43), SRC_ADDR(619, 17, 3, 54), SRC_LS_3D, 10, 56, 0);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(624, 27, 33, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(4236689), 3, 1, 91);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(106, 42, 17, 21), SRC_LS_3D, SRC_IMM_3D(261391073), 1, 0, 13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(596, 3, 40, 4), SRC_ADDR(94, 0, 49, 19), SRC_IMM_3D(261208413), 25, 0, 36);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(530, 0, 0, 0), SRC_ADDR(159, 0, 0, 0), SRC_ADDR(553, 0, 0, 0), 0, 0, 682);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(65, 22, 8, 29), SRC_ADDR(339, 31, 10, 35), SRC_ADDR(516, 13, 3, 26), 7, 45, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(526, 37, 44, 0), SRC_IMM_3D(5170341), SRC_IMM_3D(6872257), 1, 0, 498);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(200, 26, 2, 6), SRC_LS_3D, SRC_ADDR(381, 9, 24, 5), 2, 0, 96);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(360, 3, 1, 1), SRC_ADDR(140, 4, 9, 0), SRC_ADDR(178, 10, 11, 0), 1, 0, 396);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(150, 16, 11, 21), SRC_IMM_3D(4779593), SRC_IMM_3D(1300268), 27, 0, 0);
VPRO::DIM3::LOADSTORE::loads(5131, 259, 45, 48, 11, 0, 2, 96);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(57, 2, 39, 14), SRC_IMM_3D(265488272), SRC_IMM_3D(4330748), 5, 0, 34);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(595, 2, 0, 1), SRC_ADDR(572, 3, 5, 1), SRC_ADDR(182, 2, 0, 0), 1, 0, 346);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(166, 26, 54, 29), SRC_IMM_3D(260629976), SRC_ADDR(509, 51, 36, 11), 1, 3, 13, true, false, false);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(25, 16, 14, 2), SRC_LS_3D, SRC_ADDR(627, 25, 0, 1), 0, 0, 262);
VPRO::DIM3::LOADSTORE::load(2034, 585, 41, 45, 11, 1, 1, 132);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(90, 1, 37, 1), SRC_IMM_3D(267942426), SRC_IMM_3D(283686), 1, 0, 442, false, true, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(111, 4, 20, 3), SRC_ADDR(507, 0, 36, 37), SRC_IMM_3D(7916319), 41, 6, 2);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(304, 45, 42, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(4635180), 15, 0, 6);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(454, 16, 13, 2), SRC_LS_3D, SRC_ADDR(45, 27, 5, 1), 0, 0, 268);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(6, 51, 29, 0), SRC_IMM_3D(264084885), SRC_IMM_3D(262361723), 2, 0, 130, false, true, false);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(143, 9, 6, 7), SRC_ADDR(231, 28, 21, 24), SRC_ADDR(366, 6, 37, 21), 3, 7, 16);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(290, 2, 47, 26), SRC_ADDR(380, 7, 42, 43), SRC_ADDR(425, 2, 43, 13), 28, 8, 0, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(304, 6, 3, 4), SRC_ADDR(575, 11, 17, 3), SRC_ADDR(347, 6, 13, 2), 3, 0, 133);
VPRO::DIM3::LOADSTORE::load(194, 932, 26, 28, 7, 20, 0, 3);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(31, 26, 0, 41), SRC_LS_3D, SRC_ADDR(116, 57, 8, 60), 0, 28, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(422, 16, 6, 1), SRC_ADDR(484, 21, 27, 2), SRC_IMM_3D(7813133), 0, 0, 262, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(311, 45, 20, 10), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(29, 42, 14, 6), 2, 28, 2);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(587, 0, 49, 56), SRC_ADDR(393, 13, 60, 36), SRC_LS_3D, 10, 4, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(577, 2, 6, 11), SRC_ADDR(341, 29, 13, 13), SRC_IMM_3D(263712269), 0, 18, 30);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0_1, SRC_ADDR(521, 6, 17, 1), SRC_ADDR(885, 6, 14, 0), SRC_ADDR(64, 6, 17, 2), 0, 3, 210);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(246, 49, 9, 0), SRC_ADDR(367, 22, 12, 16), SRC_IMM_3D(261615420), 2, 40, 7);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(45, 10, 44, 2), SRC_IMM_3D(260320332), SRC_IMM_3D(4952966), 15, 0, 33);
VPRO::DIM3::LOADSTORE::loadb(2052, 466, 36, 46, 19, 0, 0, 156);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(127, 12, 13, 3), SRC_ADDR(257, 15, 11, 4), SRC_ADDR(651, 0, 24, 1), 2, 4, 60, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(528, 18, 17, 0), SRC_IMM_3D(5308557), SRC_IMM_3D(6263341), 1, 0, 252);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(242, 25, 5, 2), SRC_LS_3D, SRC_ADDR(680, 30, 43, 0), 0, 0, 156);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(2255, 431, 43, 1, 61, 1, 10, 15);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(35, 0, 1, 0), SRC_ADDR(228, 1, 0, 0), SRC_ADDR(828, 1, 0, 0), 0, 0, 996, false, true, false);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(206, 17, 12, 1), SRC_ADDR(434, 8, 5, 1), SRC_ADDR(454, 3, 7, 3), 0, 0, 178);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(64, 15, 3, 5), SRC_ADDR(513, 6, 4, 1), SRC_ADDR(477, 0, 15, 14), 42, 0, 10);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(192, 0, 10, 25), SRC_ADDR(370, 17, 0, 28), SRC_ADDR(297, 53, 8, 33), 4, 40, 0);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(300, 11, 32, 4), SRC_ADDR(371, 0, 20, 12), SRC_IMM_3D(6204403), 0, 16, 16);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(299, 32, 22, 32), SRC_ADDR(90, 4, 4, 21), SRC_ADDR(252, 12, 50, 32), 16, 9, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(40, 6, 30, 57), SRC_ADDR(392, 1, 58, 33), SRC_LS_3D, 21, 3, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(326, 34, 3, 1), SRC_IMM_3D(2418643), SRC_IMM_3D(739522), 4, 0, 172);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(131, 35, 14, 29), SRC_IMM_3D(266998453), SRC_ADDR(675, 31, 5, 2), 6, 11, 7);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(85, 11, 1, 17), SRC_ADDR(367, 18, 1, 1), SRC_ADDR(225, 11, 17, 29), 14, 6, 8);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(371, 4, 44, 35), SRC_IMM_3D(3831720), SRC_IMM_3D(266004113), 16, 0, 12, false, true, false);
VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(625, 28, 29, 26), SRC_ADDR(169, 1, 30, 37), SRC_ADDR(503, 33, 22, 13), 2, 6, 0);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(809, 3, 2, 0), SRC_IMM_3D(7349722), SRC_IMM_3D(260358101), 1, 0, 460, true, false, false);
VPRO::DIM3::LOADSTORE::load(3412, 125, 10, 15, 8, 0, 0, 172);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(845, 9, 15, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(638, 15, 4, 0), 0, 0, 921);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(294, 34, 17, 1), SRC_ADDR(256, 15, 17, 1), SRC_LS_3D, 0, 0, 172);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(2008, 160, 55, 41, 1, 0, 0, 957);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(52, 9, 2, 0), SRC_ADDR(21, 22, 8, 2), SRC_ADDR(503, 17, 13, 0), 0, 0, 190);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(800, 1, 1, 0), SRC_ADDR(715, 1, 1, 0), SRC_ADDR(10, 1, 1, 1), 0, 0, 568);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(34, 20, 12, 17), SRC_ADDR(310, 10, 12, 2), SRC_ADDR(142, 5, 2, 1), 21, 36, 0);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(5, 10, 45, 27), SRC_ADDR(379, 49, 0, 4), SRC_ADDR(658, 16, 27, 6), 6, 0, 12);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(172, 22, 4, 4), SRC_IMM_3D(3825645), SRC_ADDR(481, 19, 24, 2), 2, 1, 136);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(76, 0, 13, 29), SRC_ADDR(38, 4, 36, 45), SRC_ADDR(252, 3, 5, 39), 8, 12, 3, false, true, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(816, 41, 34, 0), SRC_ADDR(162, 3, 41, 1), SRC_LS_3D, 0, 1, 478);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(583, 9, 1, 31), SRC_LS_3D, SRC_ADDR(123, 9, 4, 15), 0, 52, 12);
VPRO::DIM3::LOADSTORE::store(3233, 577, 42, 36, 6, 0, 0, 336, L0);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(192, 3, 56, 14), SRC_ADDR(730, 2, 9, 3), SRC_IMM_3D(261586172), 43, 0, 12);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(162, 7, 35, 1), SRC_IMM_3D(261645307), SRC_ADDR(813, 7, 15, 0), 0, 0, 613);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(39, 32, 54, 4), SRC_IMM_3D(260900663), SRC_IMM_3D(7266702), 7, 0, 88);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(211, 13, 0, 7), SRC_IMM_3D(264242987), SRC_ADDR(26, 3, 1, 7), 6, 1, 58);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(18, 43, 21, 7), SRC_ADDR(432, 41, 3, 41), SRC_ADDR(301, 8, 9, 12), 2, 14, 4);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(124, 11, 8, 0), SRC_ADDR(162, 5, 5, 1), SRC_ADDR(52, 7, 5, 0), 0, 0, 336, true, false, false);
VPRO::DIM3::LOADSTORE::loads(6068, 77, 10, 38, 12, 52, 12, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(494, 2, 0, 27), SRC_ADDR(465, 17, 0, 6), SRC_ADDR(37, 9, 17, 0), 0, 58, 2);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(720, 1, 5, 12), SRC_ADDR(179, 2, 16, 20), SRC_IMM_3D(268325276), 18, 36, 0, false, true, false);
VPRO::DIM3::LOADSTORE::load(7581, 66, 6, 39, 10, 54, 3, 3);
VPRO::DIM3::PROCESSING::mv_non_negative(L0_1, SRC_ADDR(823, 1, 3, 0), SRC_ADDR(11, 2, 3, 1), SRC_ADDR(387, 3, 0, 0), 1, 0, 372);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(207, 4, 39, 5), SRC_IMM_3D(5650908), SRC_LS_3D, 22, 10, 2);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(892, 0, 2, 16), SRC_ADDR(84, 19, 31, 36), SRC_ADDR(182, 18, 22, 34), 18, 6, 4);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(74, 1, 7, 17), SRC_ADDR(61, 55, 32, 16), SRC_IMM_3D(266130315), 9, 10, 7);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(319, 34, 32, 32), SRC_IMM_3D(264300477), SRC_LS_3D, 0, 10, 10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(23);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(400, 22, 7, 0), SRC_ADDR(548, 8, 22, 0), SRC_ADDR(459, 21, 4, 1), 0, 2, 240, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(150, 20, 12, 11), SRC_ADDR(389, 44, 16, 21), SRC_ADDR(11, 32, 4, 13), 7, 8, 4, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(57, 32, 43, 16), SRC_IMM_3D(4269955), SRC_IMM_3D(262080430), 12, 0, 4, false, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(575, 13, 38, 21), SRC_ADDR(405, 6, 37, 21), SRC_ADDR(236, 1, 46, 15), 11, 7, 1);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(177, 29, 9, 3), SRC_ADDR(538, 8, 18, 6), SRC_ADDR(474, 15, 12, 5), 4, 0, 70);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(64, 2, 18, 33), SRC_IMM_3D(1802821), SRC_ADDR(729, 10, 20, 1), 16, 3, 12);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(165, 9, 5, 1), SRC_ADDR(789, 38, 15, 1), SRC_IMM_3D(266273033), 0, 2, 182);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(4246, 704, 55, 55, 10, 0, 0, 190);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(141, 28, 54, 57), SRC_LS_3D, SRC_ADDR(459, 60, 16, 59), 2, 4, 0);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(539, 9, 22, 16), SRC_ADDR(236, 12, 2, 8), SRC_ADDR(90, 38, 5, 56), 8, 1, 8);
VPRO::DIM3::PROCESSING::shift_lr(L0_1, SRC_ADDR(441, 36, 2, 22), SRC_IMM_3D(5253885), SRC_ADDR(638, 9, 0, 6), 12, 3, 4);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(843, 5, 7, 0), SRC_ADDR(188, 16, 0, 0), SRC_IMM_3D(263886441), 0, 0, 508);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(208, 39, 54, 0), SRC_ADDR(73, 62, 19, 17), SRC_LS_3D, 0, 0, 52, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(317, 19, 6, 23), SRC_ADDR(259, 19, 54, 36), SRC_ADDR(613, 12, 8, 4), 22, 0, 1, true, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(335, 3, 32, 26), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(73, 1, 0, 35), 45, 0, 0);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(677, 10, 2, 46), SRC_ADDR(584, 53, 0, 15), SRC_LS_3D, 2, 40, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(147, 56, 36, 14), SRC_ADDR(299, 29, 33, 19), SRC_CHAINING_NEIGHBOR_LANE, 3, 15, 1);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(862, 8, 5, 0), SRC_ADDR(374, 6, 2, 0), SRC_IMM_3D(815684), 0, 0, 936);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(74, 21, 13, 6), SRC_IMM_3D(266356722), SRC_ADDR(603, 24, 14, 7), 4, 10, 10);
VPRO::DIM3::LOADSTORE::store(2223, 493, 28, 36, 4, 1, 60, 2, L0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(452, 62, 51, 57), SRC_ADDR(138, 25, 47, 18), SRC_ADDR(394, 5, 4, 30), 2, 0, 6);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(132, 4, 19, 2), SRC_ADDR(228, 21, 4, 5), SRC_ADDR(455, 16, 14, 1), 0, 0, 70);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(218, 4, 6, 4), SRC_ADDR(516, 7, 5, 13), SRC_ADDR(289, 7, 12, 17), 61, 2, 0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(312, 7, 2, 11), SRC_ADDR(28, 0, 2, 4), SRC_ADDR(188, 9, 5, 4), 5, 0, 60, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(350, 11, 14, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(265116546), 1, 0, 138);
VPRO::DIM3::LOADSTORE::loadb(973, 645, 34, 53, 1, 0, 0, 882);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(187, 4, 1, 6), SRC_ADDR(473, 6, 13, 3), SRC_ADDR(608, 4, 11, 7), 30, 0, 30);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(795, 5, 12, 3), SRC_ADDR(441, 4, 10, 4), SRC_ADDR(127, 4, 23, 11), 33, 0, 16);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(1, 59, 41, 49), SRC_ADDR(169, 59, 34, 48), SRC_ADDR(341, 52, 27, 29), 10, 1, 4);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(231, 33, 16, 27), SRC_IMM_3D(8220318), SRC_ADDR(356, 22, 16, 54), 2, 21, 5);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(13, 6, 5, 4), SRC_ADDR(309, 3, 19, 6), SRC_ADDR(82, 2, 24, 2), 8, 0, 102, true, false, false);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(204, 38, 52, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(268341299), 0, 10, 58);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(364, 4, 8, 0), SRC_LS_3D, SRC_ADDR(198, 8, 1, 0), 0, 0, 882);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(76, 1, 1, 0), SRC_ADDR(147, 1, 2, 0), SRC_ADDR(123, 1, 1, 0), 0, 0, 918);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(511, 1, 0, 0), SRC_ADDR(419, 1, 3, 0), SRC_ADDR(487, 3, 3, 0), 1, 0, 262);
VPRO::DIM3::LOADSTORE::loadbs(3674, 686, 49, 27, 22, 22, 6, 2);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(725, 17, 2, 5), SRC_ADDR(111, 2, 15, 0), SRC_ADDR(85, 15, 19, 9), 2, 3, 40);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(61, 13, 23, 0), SRC_ADDR(121, 16, 1, 0), SRC_ADDR(714, 11, 0, 0), 1, 0, 400, false, true, false);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(662, 2, 7, 0), SRC_ADDR(807, 7, 5, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 822);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(188, 7, 8, 0), SRC_IMM_3D(266968293), SRC_ADDR(728, 9, 9, 0), 0, 0, 886, true, false, false);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(651, 16, 31, 36), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(504, 2, 24, 6), 7, 3, 1);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(269, 13, 4, 9), SRC_ADDR(377, 21, 38, 5), SRC_LS_3D, 22, 2, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(78, 2, 9, 35), SRC_ADDR(256, 3, 36, 9), SRC_ADDR(196, 13, 19, 11), 13, 12, 1);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(414, 7, 23, 47), SRC_IMM_3D(3002931), SRC_IMM_3D(264374242), 60, 6, 1);
VPRO::DIM3::LOADSTORE::load(1375, 521, 19, 11, 20, 1, 0, 292);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(54, 32, 47, 19), SRC_ADDR(194, 32, 1, 19), SRC_IMM_3D(263791303), 15, 3, 6);
VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(413, 3, 9, 22), SRC_IMM_3D(3561733), SRC_ADDR(246, 5, 9, 41), 8, 42, 1);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(168, 52, 2, 46), SRC_ADDR(387, 25, 5, 21), SRC_IMM_3D(267354577), 2, 42, 2);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(549, 11, 20, 44), SRC_IMM_3D(7568153), SRC_IMM_3D(4145411), 21, 9, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(434, 1, 9, 1), SRC_LS_3D, SRC_IMM_3D(268348231), 1, 0, 292);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(77, 32, 9, 7), SRC_ADDR(973, 7, 20, 0), SRC_ADDR(257, 13, 16, 23), 4, 1, 22);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(721, 9, 1, 13), SRC_ADDR(325, 3, 2, 28), SRC_ADDR(443, 10, 15, 8), 4, 6, 20);
VPRO::DIM3::LOADSTORE::loads(5708, 283, 11, 41, 3, 2, 0, 316);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(141, 5, 19, 0), SRC_IMM_3D(2435875), SRC_ADDR(644, 12, 5, 1), 6, 0, 82, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(33, 47, 18, 0), SRC_IMM_3D(264271845), SRC_IMM_3D(262447324), 2, 0, 226);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(218, 21, 11, 27), SRC_ADDR(603, 16, 21, 5), SRC_ADDR(73, 38, 26, 31), 22, 0, 0);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(533, 6, 18, 7), SRC_ADDR(145, 32, 24, 1), SRC_ADDR(182, 26, 8, 5), 6, 8, 13);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(328, 30, 0, 1), SRC_ADDR(905, 38, 36, 0), SRC_LS_3D, 0, 2, 316);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(447, 6, 62, 10), SRC_ADDR(145, 4, 18, 25), SRC_LS_3D, 30, 0, 4);
VPRO::DIM3::LOADSTORE::loads(146, 199, 11, 16, 26, 0, 0, 270);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(290, 24, 35, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(239, 13, 38, 2), 3, 0, 192);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(665, 17, 14, 4), SRC_ADDR(211, 8, 5, 10), SRC_ADDR(40, 30, 17, 18), 2, 6, 36);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(7, 22, 23, 3), SRC_IMM_3D(1024670), SRC_ADDR(173, 16, 17, 4), 1, 0, 198);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(13, 29, 5, 9), SRC_ADDR(152, 35, 2, 26), SRC_IMM_3D(262623068), 0, 32, 20);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(328, 5, 8, 4), SRC_ADDR(190, 12, 8, 2), SRC_ADDR(385, 7, 14, 2), 0, 5, 88);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(472, 35, 5, 10), SRC_IMM_3D(4704435), SRC_LS_3D, 1, 28, 1);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(771, 2, 5, 0), SRC_ADDR(1, 4, 2, 1), SRC_ADDR(272, 5, 6, 2), 0, 3, 192, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(110, 10, 0, 1), SRC_ADDR(349, 15, 4, 0), SRC_ADDR(804, 11, 9, 0), 0, 2, 102, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(676, 2, 1, 0), SRC_ADDR(9, 2, 1, 1), SRC_ADDR(275, 1, 1, 0), 0, 0, 592);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(778, 22, 1, 5), SRC_ADDR(537, 15, 3, 11), SRC_ADDR(202, 16, 6, 3), 2, 58, 2, false, true, false);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(291, 13, 16, 1), SRC_ADDR(491, 11, 12, 2), SRC_ADDR(652, 16, 4, 0), 1, 0, 172);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(326, 5, 15, 0), SRC_LS_3D, SRC_ADDR(500, 15, 1, 0), 0, 0, 786);
VPRO::DIM3::LOADSTORE::load(5738, 58, 9, 22, 6, 12, 0, 72);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(13, 1, 0, 0), SRC_ADDR(200, 0, 0, 2), SRC_ADDR(440, 2, 1, 0), 2, 0, 276);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(21, 4, 32, 6), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(302, 6, 14, 6), 0, 2, 102);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(550, 36, 13, 19), SRC_ADDR(144, 31, 27, 32), SRC_LS_3D, 8, 8, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(276, 8, 2, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(203, 18, 8, 14), 3, 1, 38);
VPRO::DIM3::LOADSTORE::loadbs(1859, 961, 57, 54, 30, 55, 15, 0);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(177, 58, 9, 18), SRC_ADDR(725, 0, 49, 8), SRC_LS_3D, 13, 6, 0, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(257, 6, 5, 0), SRC_ADDR(87, 6, 1, 0), SRC_ADDR(549, 0, 6, 0), 0, 0, 1020, true, false, false);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(751, 14, 3, 0), SRC_IMM_3D(3609095), SRC_ADDR(61, 1, 4, 1), 0, 0, 646, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(859, 0, 19, 56), SRC_LS_3D, SRC_ADDR(347, 16, 3, 43), 30, 2, 1, false, true, false);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(325, 4, 30, 4), SRC_IMM_3D(266802530), SRC_ADDR(242, 1, 15, 6), 50, 11, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(252, 46, 39, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(422242), 0, 0, 708);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(765, 3, 17, 24), SRC_LS_3D, SRC_ADDR(161, 44, 17, 5), 16, 5, 5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(181, 47, 45, 0), SRC_IMM_3D(5681792), SRC_LS_3D, 1, 0, 346);
VPRO::DIM3::LOADSTORE::loadb(1861, 437, 23, 33, 3, 18, 0, 6);
VPRO::DIM3::LOADSTORE::loadb(2667, 311, 5, 62, 55, 23, 0, 0);
VPRO::DIM3::LOADSTORE::loadbs(2084, 458, 45, 2, 23, 12, 44, 0);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(55, 17, 21, 10), SRC_ADDR(425, 16, 18, 25), SRC_ADDR(313, 18, 3, 22), 6, 10, 5);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(793, 12, 7, 0), SRC_ADDR(687, 11, 14, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 913);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(409, 23, 14, 34), SRC_ADDR(64, 21, 25, 33), SRC_ADDR(311, 23, 0, 10), 12, 10, 2, false, true, false);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(381, 36, 21, 4), SRC_LS_3D, SRC_IMM_3D(266661197), 3, 3, 2);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(663, 0, 1, 0), SRC_ADDR(680, 1, 0, 0), SRC_ADDR(466, 1, 0, 0), 0, 1, 456, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(20);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(741, 10, 13, 1), SRC_IMM_3D(581274), SRC_ADDR(407, 24, 43, 2), 6, 0, 100, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(501, 21, 22, 4), SRC_ADDR(10, 9, 27, 2), SRC_ADDR(19, 2, 19, 2), 3, 2, 70);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(410, 4, 37, 39), SRC_ADDR(54, 11, 31, 7), SRC_IMM_3D(2258115), 42, 4, 0);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(482, 14, 6, 0), SRC_ADDR(561, 2, 11, 0), SRC_ADDR(560, 6, 5, 0), 0, 0, 646);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(564, 4, 3, 3), SRC_ADDR(47, 3, 10, 6), SRC_ADDR(317, 25, 2, 7), 0, 9, 58);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(443, 1, 5, 1), SRC_ADDR(539, 3, 0, 1), SRC_ADDR(389, 0, 3, 0), 0, 0, 432);
VPRO::DIM3::LOADSTORE::loadb(1993, 1015, 28, 46, 8, 8, 0, 100);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(692, 36, 22, 0), SRC_IMM_3D(4544565), SRC_LS_3D, 2, 0, 302);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(22);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(449, 19, 26, 4), SRC_ADDR(56, 44, 41, 0), SRC_IMM_3D(266911344), 0, 1, 88);
VPRO::DIM3::PROCESSING::mv_negative(L0_1, SRC_ADDR(459, 41, 2, 59), SRC_LS_3D, SRC_IMM_3D(264641583), 11, 56, 0);
VPRO::DIM3::LOADSTORE::load(2559, 577, 20, 61, 29, 1, 0, 164);
VPRO::DIM3::LOADSTORE::load(3243, 477, 52, 34, 1, 40, 0, 5);
VPRO::DIM3::LOADSTORE::loads(7, 58, 18, 6, 5, 4, 0, 166);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(31, 9, 16, 0), SRC_ADDR(682, 10, 7, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 1, 478);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(644, 33, 1, 12), SRC_ADDR(362, 16, 32, 1), SRC_IMM_3D(260259849), 0, 0, 24, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(185, 2, 18, 0), SRC_LS_3D, SRC_ADDR(702, 21, 24, 0), 0, 0, 726);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(49, 2, 3, 0), SRC_ADDR(327, 2, 3, 1), SRC_ADDR(463, 3, 3, 0), 2, 0, 310, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(5);
vpro_mul_h_bit_shift(18);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(685, 0, 0, 0), SRC_ADDR(674, 2, 1, 0), SRC_ADDR(644, 2, 1, 0), 0, 0, 562);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(143, 3, 13, 3), SRC_ADDR(241, 8, 11, 5), SRC_ADDR(321, 11, 19, 1), 2, 6, 40, true, false, false);
VPRO::DIM3::LOADSTORE::loads(1563, 832, 26, 9, 62, 30, 0, 28);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(260, 47, 37, 5), SRC_ADDR(246, 15, 12, 5), SRC_IMM_3D(263697401), 8, 0, 18);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(40, 11, 21, 0), SRC_ADDR(5, 9, 18, 3), SRC_LS_3D, 0, 0, 192);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(179, 11, 12, 13), SRC_ADDR(351, 17, 0, 40), SRC_IMM_3D(6667908), 0, 28, 7);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(313, 33, 47, 0), SRC_IMM_3D(2336910), SRC_LS_3D, 0, 0, 345);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(85, 29, 6, 62), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(3408532), 20, 40, 0);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(366, 36, 60, 13), SRC_LS_3D, SRC_ADDR(233, 0, 3, 19), 5, 3, 14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(123, 2, 4, 21), SRC_ADDR(340, 14, 50, 17), SRC_CHAINING_NEIGHBOR_LANE, 12, 0, 30);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(902, 46, 51, 0), SRC_IMM_3D(267595656), SRC_LS_3D, 0, 1, 93);
VPRO::DIM3::LOADSTORE::loads(5951, 732, 55, 26, 0, 3, 10, 10);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(290, 13, 0, 1), SRC_ADDR(415, 3, 23, 2), SRC_ADDR(797, 8, 6, 1), 1, 3, 115);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(648, 0, 4, 3), SRC_ADDR(69, 6, 21, 50), SRC_ADDR(47, 32, 27, 39), 14, 1, 12, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(434, 15, 26, 21), SRC_ADDR(292, 15, 22, 2), SRC_ADDR(283, 9, 17, 1), 6, 12, 6);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(14, 12, 36, 19), SRC_IMM_3D(4732148), SRC_ADDR(114, 48, 13, 31), 4, 7, 6);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(175, 29, 38, 4), SRC_LS_3D, SRC_ADDR(702, 23, 6, 2), 1, 1, 73);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(92, 10, 25, 53), SRC_ADDR(616, 0, 23, 22), SRC_ADDR(296, 50, 11, 14), 0, 0, 12, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(8);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(162, 0, 1, 0), SRC_ADDR(30, 1, 1, 0), SRC_ADDR(59, 0, 0, 0), 0, 0, 910, false, true, false);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(772, 4, 2, 0), SRC_ADDR(103, 19, 1, 11), SRC_ADDR(484, 11, 1, 11), 6, 6, 16, false, true, false);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(557, 6, 1, 3), SRC_LS_3D, SRC_IMM_3D(7804954), 3, 1, 3);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(325, 23, 19, 12), SRC_ADDR(24, 5, 13, 6), SRC_ADDR(65, 17, 20, 9), 8, 2, 26);
VPRO::DIM3::LOADSTORE::loadbs(7252, 548, 32, 13, 17, 1, 10, 10);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(218, 0, 4, 18), SRC_ADDR(285, 9, 11, 27), SRC_ADDR(511, 1, 19, 20), 46, 13, 0, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(127, 19, 49, 3), SRC_ADDR(305, 26, 41, 2), SRC_CHAINING_NEIGHBOR_LANE, 21, 0, 33);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(369, 55, 6, 38), SRC_IMM_3D(264540091), SRC_LS_3D, 0, 20, 9);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(20, 18, 9, 10), SRC_ADDR(427, 27, 5, 26), SRC_ADDR(538, 9, 20, 36), 16, 10, 3, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(0);
vpro_mul_h_bit_shift(0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L0_1, SRC_ADDR(416, 11, 28, 25), SRC_ADDR(57, 12, 1, 21), SRC_ADDR(205, 12, 12, 26), 16, 0, 8);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(341, 47, 56, 5), SRC_ADDR(213, 9, 4, 6), SRC_ADDR(426, 19, 8, 5), 1, 7, 39);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(332, 12, 7, 1), SRC_ADDR(14, 10, 0, 20), SRC_ADDR(156, 3, 8, 1), 33, 28, 0);
VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(285, 47, 6, 39), SRC_ADDR(737, 30, 7, 58), SRC_ADDR(264, 0, 43, 56), 1, 11, 1, true, false, false);
VPRO::DIM3::LOADSTORE::loads(1810, 936, 24, 53, 0, 52, 6, 0);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(401, 0, 6, 0), SRC_ADDR(719, 4, 3, 0), SRC_ADDR(193, 0, 3, 0), 1, 0, 400);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(355, 40, 11, 7), SRC_ADDR(123, 28, 14, 0), SRC_IMM_3D(2596919), 3, 3, 47);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(304, 12, 1, 26), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(218, 15, 55, 21), 47, 0, 0);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(104, 3, 3, 6), SRC_LS_3D, SRC_ADDR(324, 35, 28, 4), 6, 0, 52);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(464, 15, 9, 31), SRC_ADDR(603, 17, 46, 1), SRC_ADDR(27, 16, 26, 17), 22, 0, 2);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(887, 11, 4, 0), SRC_ADDR(379, 13, 24, 0), SRC_ADDR(392, 25, 8, 0), 0, 0, 856);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(386, 3, 9, 2), SRC_IMM_3D(261902597), SRC_ADDR(52, 15, 5, 2), 1, 0, 238);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(891, 0, 11, 16), SRC_IMM_3D(261044610), SRC_ADDR(246, 8, 19, 37), 22, 3, 6);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(196, 9, 4, 6), SRC_IMM_3D(1137825), SRC_ADDR(17, 30, 24, 4), 3, 0, 78);
VPRO::DIM3::PROCESSING::mulh_pos(L0_1, SRC_ADDR(193, 0, 9, 5), SRC_IMM_3D(264571995), SRC_ADDR(8, 3, 18, 3), 7, 0, 108);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(618, 13, 48, 20), SRC_ADDR(67, 22, 22, 12), SRC_LS_3D, 26, 0, 2);
VPRO::DIM3::LOADSTORE::load(2587, 457, 42, 12, 11, 0, 2, 26);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(257, 59, 19, 15), SRC_ADDR(30, 27, 9, 20), SRC_IMM_3D(7971143), 3, 13, 7);
VPRO::DIM3::LOADSTORE::loadbs(3578, 484, 0, 22, 12, 2, 0, 30);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(120, 47, 62, 0), SRC_IMM_3D(2399256), SRC_CHAINING_NEIGHBOR_LANE, 10, 0, 28);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(559, 11, 3, 8), SRC_IMM_3D(260071932), SRC_ADDR(536, 21, 7, 14), 12, 3, 3);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(97, 14, 23, 3), SRC_ADDR(478, 5, 21, 0), SRC_IMM_3D(1133473), 0, 4, 78);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(591, 10, 1, 0), SRC_ADDR(126, 8, 2, 19), SRC_ADDR(32, 16, 0, 10), 18, 40, 0, true, false, false);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(757, 5, 43, 9), SRC_ADDR(120, 24, 19, 16), SRC_ADDR(49, 8, 12, 41), 28, 0, 8);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(330, 22, 17, 33), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(150, 8, 29, 4), 22, 9, 1);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(202, 1, 60, 22), SRC_ADDR(37, 6, 4, 17), SRC_LS_3D, 30, 0, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(15);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(117, 5, 12, 7), SRC_IMM_3D(267589378), SRC_ADDR(663, 12, 1, 3), 4, 1, 78);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(267, 14, 18, 0), SRC_IMM_3D(266414556), SRC_IMM_3D(267148774), 1, 0, 358);
VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(540, 35, 3, 11), SRC_IMM_3D(1994436), SRC_ADDR(98, 17, 17, 58), 11, 16, 0);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(134, 13, 49, 5), SRC_ADDR(43, 16, 8, 5), SRC_ADDR(675, 6, 26, 3), 4, 2, 30);
VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(389, 2, 2, 2), SRC_ADDR(127, 3, 0, 2), SRC_ADDR(211, 2, 1, 0), 1, 0, 316);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(86, 2, 13, 6), SRC_IMM_3D(1600137), SRC_ADDR(105, 31, 22, 19), 18, 2, 10);
VPRO::DIM3::PROCESSING::xor_(L0_1, SRC_ADDR(36, 6, 2, 53), SRC_IMM_3D(3674401), SRC_IMM_3D(6607707), 33, 2, 2);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(12);
vpro_mul_h_bit_shift(7);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(73, 18, 8, 3), SRC_ADDR(451, 13, 9, 11), SRC_ADDR(801, 7, 0, 10), 7, 52, 0);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(451, 12, 46, 2), SRC_ADDR(249, 41, 48, 1), SRC_ADDR(187, 36, 33, 0), 3, 1, 37);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(735, 6, 5, 19), SRC_ADDR(10, 18, 20, 8), SRC_IMM_3D(4174460), 11, 25, 2);
VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(323, 4, 2, 2), SRC_ADDR(92, 2, 2, 0), SRC_ADDR(172, 2, 1, 1), 1, 0, 336, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0_1, SRC_ADDR(584, 14, 27, 1), SRC_ADDR(152, 53, 42, 2), SRC_IMM_3D(262544752), 4, 0, 166);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(142, 61, 4, 20), SRC_IMM_3D(262402970), SRC_LS_3D, 1, 60, 6);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(347, 12, 28, 0), SRC_LS_3D, SRC_ADDR(413, 16, 16, 4), 0, 0, 81);
VPRO::DIM3::LOADSTORE::loadb(3019, 575, 10, 24, 59, 13, 60, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(6);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(392, 0, 3, 48), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(799, 2, 24, 30), 10, 6, 0);
VPRO::DIM3::LOADSTORE::loads(5354, 618, 33, 15, 8, 33, 5, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(620, 24, 43, 17), SRC_ADDR(86, 48, 29, 16), SRC_ADDR(567, 4, 16, 10), 4, 3, 10);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(387, 40, 21, 19), SRC_ADDR(69, 15, 16, 42), SRC_IMM_3D(267771718), 1, 22, 2, false, true, false);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(318, 6, 31, 32), SRC_ADDR(723, 2, 42, 7), SRC_IMM_3D(265675213), 24, 5, 0, true, false, false);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(213, 33, 52, 37), SRC_ADDR(225, 8, 3, 29), SRC_IMM_3D(262349918), 12, 4, 5);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(183, 22, 34, 44), SRC_IMM_3D(264722303), SRC_ADDR(100, 17, 24, 36), 5, 18, 1);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(644, 27, 45, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(76, 2, 24, 5), 0, 0, 72);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(291, 17, 15, 26), SRC_ADDR(558, 5, 15, 55), SRC_LS_3D, 2, 16, 3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(8);
vpro_mul_h_bit_shift(21);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(687, 7, 15, 1), SRC_ADDR(74, 8, 6, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 310);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(140, 1, 0, 0), SRC_ADDR(488, 3, 2, 1), SRC_ADDR(469, 0, 3, 1), 0, 0, 498);
VPRO::DIM3::LOADSTORE::loads(2704, 1005, 41, 62, 7, 0, 0, 52);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(509, 4, 3, 0), SRC_ADDR(171, 2, 10, 0), SRC_ADDR(613, 5, 1, 1), 2, 0, 270);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(7, 6, 14, 1), SRC_IMM_3D(265769173), SRC_ADDR(90, 13, 6, 1), 0, 0, 886);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(309, 28, 18, 1), SRC_ADDR(524, 14, 29, 1), SRC_IMM_3D(260956010), 2, 0, 316);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(303, 27, 35, 5), SRC_ADDR(23, 13, 50, 7), SRC_IMM_3D(267880067), 1, 0, 100);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(335, 47, 12, 26), SRC_LS_3D, SRC_ADDR(654, 52, 7, 36), 0, 52, 0);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(84, 5, 6, 1), SRC_ADDR(21, 3, 7, 0), SRC_ADDR(642, 1, 5, 0), 0, 0, 310, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadb(6824, 263, 45, 47, 0, 0, 0, 756);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(114, 40, 0, 10), SRC_ADDR(145, 5, 32, 10), SRC_LS_3D, 2, 0, 78);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(561, 11, 17, 30), SRC_ADDR(297, 7, 31, 18), SRC_ADDR(204, 18, 15, 13), 12, 12, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(269, 12, 28, 28), SRC_ADDR(85, 18, 2, 3), SRC_ADDR(147, 12, 21, 14), 22, 10, 2);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(1, 4, 30, 6), SRC_ADDR(519, 4, 32, 18), SRC_ADDR(362, 0, 14, 4), 52, 0, 16);
VPRO::DIM3::PROCESSING::mv_non_zero(L0_1, SRC_ADDR(673, 0, 0, 0), SRC_ADDR(22, 1, 1, 1), SRC_ADDR(245, 0, 1, 0), 1, 0, 486);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(231, 20, 2, 5), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(260060444), 3, 0, 70);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(419, 4, 50, 48), SRC_LS_3D, SRC_ADDR(374, 0, 34, 45), 25, 4, 3);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(741, 29, 19, 3), SRC_ADDR(382, 6, 27, 1), SRC_ADDR(595, 26, 26, 1), 0, 3, 70, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(16);
vpro_mul_h_bit_shift(9);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L0, SRC_ADDR(51, 9, 31, 3), SRC_LS_3D, SRC_ADDR(757, 19, 36, 0), 0, 0, 172);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(510, 8, 2, 44), SRC_IMM_3D(268337435), SRC_ADDR(625, 12, 3, 22), 1, 46, 0, true, false, false);
VPRO::DIM3::LOADSTORE::loadbs(2522, 948, 60, 11, 11, 0, 10, 30);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(6, 2, 33, 18), SRC_ADDR(639, 27, 11, 2), SRC_ADDR(218, 48, 27, 17), 1, 3, 36);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(110, 10, 16, 27), SRC_ADDR(168, 26, 19, 33), SRC_ADDR(340, 52, 62, 59), 0, 1, 1);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(133, 51, 60, 53), SRC_IMM_3D(3182688), SRC_LS_3D, 8, 2, 2);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(320, 5, 3, 1), SRC_ADDR(376, 6, 2, 2), SRC_ADDR(327, 3, 7, 1), 0, 0, 316);
VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(824, 1, 48, 45), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(680, 2, 21, 14), 46, 1, 0);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(85, 19, 46, 10), SRC_LS_3D, SRC_ADDR(694, 2, 56, 49), 28, 2, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(493, 23, 10, 3), SRC_ADDR(141, 0, 30, 0), SRC_ADDR(791, 17, 17, 1), 0, 2, 100);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(61, 22, 38, 2), SRC_IMM_3D(264371199), SRC_ADDR(105, 19, 7, 2), 11, 1, 16);
VPRO::DIM3::PROCESSING::mulh_neg(L0_1, SRC_ADDR(272, 10, 32, 28), SRC_IMM_3D(263850777), SRC_IMM_3D(268332620), 8, 16, 5);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(318, 31, 12, 2), SRC_IMM_3D(265369954), SRC_ADDR(655, 25, 5, 1), 0, 1, 292, false, true, false);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(426, 2, 0, 24), SRC_ADDR(17, 12, 4, 4), SRC_ADDR(706, 0, 19, 13), 37, 12, 1, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(451, 2, 0, 1), SRC_ADDR(424, 0, 1, 1), SRC_ADDR(478, 0, 2, 1), 1, 0, 498);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(290, 11, 5, 5), SRC_ADDR(512, 23, 3, 40), SRC_ADDR(624, 9, 3, 8), 4, 20, 6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(17);
vpro_mul_h_bit_shift(11);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::load(1634, 852, 33, 41, 25, 0, 0, 226);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(171, 9, 50, 3), SRC_ADDR(567, 34, 4, 3), SRC_IMM_3D(263415582), 3, 0, 108, true, false, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(157, 54, 9, 15), SRC_IMM_3D(267672940), SRC_IMM_3D(7048586), 0, 1, 38);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(291, 15, 40, 33), SRC_ADDR(138, 16, 17, 16), SRC_IMM_3D(401278), 27, 1, 6);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(669, 0, 3, 0), SRC_ADDR(701, 2, 4, 1), SRC_ADDR(782, 0, 7, 0), 2, 0, 268);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(19, 55, 2, 9), SRC_ADDR(107, 13, 28, 40), SRC_ADDR(25, 31, 26, 23), 2, 18, 0, false, true, false);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(152, 59, 31, 51), SRC_ADDR(69, 30, 42, 5), SRC_ADDR(597, 17, 33, 30), 9, 0, 3);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(53, 39, 24, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(184, 11, 24, 5), 3, 0, 108);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(104, 18, 11, 4), SRC_ADDR(889, 1, 14, 0), SRC_LS_3D, 0, 0, 226);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(4);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loads(1565, 689, 6, 52, 12, 35, 0, 0);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(165, 0, 21, 13), SRC_IMM_3D(264397572), SRC_ADDR(219, 1, 54, 54), 42, 0, 6);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(393, 15, 6, 0), SRC_IMM_3D(3342080), SRC_ADDR(184, 4, 18, 2), 16, 0, 57);
VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(209, 28, 9, 7), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(262739300), 5, 5, 12);
VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(201, 3, 5, 0), SRC_ADDR(552, 5, 3, 0), SRC_ADDR(778, 7, 1, 0), 0, 0, 1020);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(133, 26, 8, 18), SRC_IMM_3D(264808028), SRC_IMM_3D(267013209), 21, 2, 10);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(254, 36, 24, 5), SRC_ADDR(554, 1, 15, 52), SRC_ADDR(34, 49, 11, 15), 2, 16, 1);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(573, 15, 6, 8), SRC_IMM_3D(262872409), SRC_LS_3D, 1, 0, 17);
VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(387, 3, 27, 51), SRC_IMM_3D(2601334), SRC_ADDR(98, 10, 48, 14), 25, 1, 8, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(6313, 454, 4, 0, 18, 0, 24, 30);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(414, 5, 32, 1), SRC_ADDR(9, 32, 42, 2), SRC_ADDR(254, 5, 13, 8), 4, 4, 12, true, false, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(384, 26, 35, 19), SRC_ADDR(64, 27, 17, 16), SRC_ADDR(217, 12, 16, 16), 8, 6, 10);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(425, 8, 46, 6), SRC_ADDR(453, 13, 41, 14), SRC_ADDR(60, 44, 36, 18), 5, 4, 17);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(74, 30, 31, 18), SRC_ADDR(434, 0, 7, 25), SRC_ADDR(455, 26, 46, 5), 9, 0, 14);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(273, 0, 18, 3), SRC_ADDR(107, 2, 0, 2), SRC_ADDR(394, 2, 11, 0), 36, 1, 11);
VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(669, 20, 20, 1), SRC_IMM_3D(262713775), SRC_IMM_3D(261249841), 1, 0, 316);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(241, 27, 7, 43), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263945214), 24, 12, 0);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(164, 14, 7, 6), SRC_ADDR(202, 20, 12, 9), SRC_LS_3D, 0, 30, 24);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(19);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(333, 20, 13, 7), SRC_ADDR(277, 13, 17, 5), SRC_ADDR(144, 24, 3, 2), 1, 2, 72);
VPRO::DIM3::LOADSTORE::loadb(1901, 766, 22, 5, 43, 1, 2, 108);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(51, 0, 16, 10), SRC_ADDR(329, 7, 6, 7), SRC_ADDR(387, 5, 21, 19), 60, 6, 1, true, false, false);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(226, 21, 3, 38), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(683, 5, 15, 19), 18, 12, 2);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(291, 13, 25, 2), SRC_IMM_3D(265579791), SRC_ADDR(558, 13, 5, 1), 3, 1, 72);
VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(686, 3, 3, 0), SRC_LS_3D, SRC_ADDR(825, 3, 2, 0), 0, 0, 646, false, true, false);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(615, 3, 34, 53), SRC_ADDR(300, 2, 20, 50), SRC_IMM_3D(1177630), 40, 1, 4);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(243, 23, 14, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(699, 27, 53, 0), 0, 0, 112);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(273, 25, 51, 50), SRC_IMM_3D(262172923), SRC_LS_3D, 6, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(341, 4, 15, 21), SRC_ADDR(756, 14, 2, 37), SRC_ADDR(11, 31, 0, 0), 1, 28, 5);
VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(30, 7, 28, 10), SRC_ADDR(334, 1, 19, 5), SRC_ADDR(227, 44, 25, 8), 3, 3, 41, true, false, false);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(201, 26, 7, 2), SRC_LS_3D, SRC_ADDR(379, 12, 39, 2), 0, 0, 292);
VPRO::DIM3::LOADSTORE::load(3804, 952, 48, 4, 28, 8, 22, 0);
VPRO::DIM3::LOADSTORE::store(1856, 21, 36, 59, 46, 3, 0, 126, L0);
VPRO::DIM3::LOADSTORE::load(153, 931, 9, 0, 0, 28, 0, 2);
VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(466, 41, 40, 0), SRC_ADDR(709, 24, 29, 2), SRC_IMM_3D(262343842), 0, 0, 96);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(471, 5, 0, 49), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(165, 15, 5, 36), 40, 3, 0);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(65, 14, 37, 48), SRC_LS_3D, SRC_ADDR(313, 42, 24, 0), 0, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(13);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::LOADSTORE::loadbs(2720, 431, 43, 34, 17, 1, 0, 198);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(289, 1, 0, 0), SRC_ADDR(315, 1, 0, 0), SRC_IMM_3D(7263603), 0, 0, 990);
VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(677, 28, 3, 4), SRC_IMM_3D(6039503), SRC_ADDR(41, 34, 13, 26), 2, 22, 6);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(402, 1, 8, 4), SRC_ADDR(905, 1, 2, 46), SRC_IMM_3D(7410152), 18, 31, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0_1, SRC_ADDR(473, 0, 4, 0), SRC_ADDR(754, 2, 3, 0), SRC_ADDR(380, 3, 3, 0), 0, 0, 586, false, true, false);
VPRO::DIM3::PROCESSING::mv_zero(L0_1, SRC_ADDR(285, 8, 38, 2), SRC_ADDR(30, 11, 20, 50), SRC_ADDR(7, 5, 44, 3), 18, 3, 3);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(817, 2, 4, 1), SRC_ADDR(574, 7, 0, 0), SRC_ADDR(165, 5, 0, 5), 2, 1, 138);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(63, 22, 12, 1), SRC_LS_3D, SRC_ADDR(104, 2, 23, 2), 1, 0, 198);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(20);
vpro_mul_h_bit_shift(14);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(30, 21, 48, 2), SRC_IMM_3D(262365828), SRC_LS_3D, 0, 4, 190);
VPRO::DIM3::LOADSTORE::loadb(4146, 345, 20, 57, 48, 3, 52, 0);
VPRO::DIM3::LOADSTORE::loadb(4707, 594, 1, 32, 59, 52, 0, 0);
VPRO::DIM3::LOADSTORE::loads(271, 275, 2, 14, 0, 0, 0, 486);
VPRO::DIM3::LOADSTORE::load(5882, 313, 5, 4, 59, 0, 16, 8);
VPRO::DIM3::LOADSTORE::loadbs(3588, 235, 36, 2, 51, 10, 4, 11);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(575, 47, 20, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263980675), 1, 0, 418);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(800, 26, 13, 0), SRC_LS_3D, SRC_ADDR(417, 23, 57, 0), 0, 9, 60);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(54, 5, 4, 1), SRC_ADDR(480, 4, 2, 0), SRC_ADDR(79, 4, 6, 2), 1, 0, 418, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(1);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(169, 0, 31, 5), SRC_ADDR(521, 3, 7, 2), SRC_IMM_3D(8346997), 20, 24, 0, true, true, false);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(786, 3, 1, 0), SRC_ADDR(392, 0, 1, 0), SRC_ADDR(552, 1, 2, 0), 0, 0, 700);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(423, 10, 11, 52), SRC_ADDR(472, 0, 19, 8), SRC_ADDR(94, 5, 7, 10), 36, 0, 4, false, true, false);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(420, 32, 15, 4), SRC_ADDR(198, 20, 30, 2), SRC_IMM_3D(5947000), 6, 1, 70);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(87, 50, 2, 26), SRC_IMM_3D(261145559), SRC_ADDR(490, 0, 48, 40), 7, 3, 7, false, true, false);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(694, 57, 10, 1), SRC_IMM_3D(7416794), SRC_IMM_3D(267262681), 2, 0, 136);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(879, 22, 19, 0), SRC_ADDR(342, 2, 20, 3), SRC_ADDR(489, 4, 22, 0), 1, 0, 172);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(67, 2, 14, 32), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(3194476), 2, 34, 4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(14);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(723, 48, 32, 57), SRC_LS_3D, SRC_ADDR(269, 45, 44, 54), 2, 0, 0);
VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(9, 8, 0, 1), SRC_IMM_3D(260521737), SRC_ADDR(323, 8, 0, 1), 6, 0, 78, true, true, false);
VPRO::DIM3::LOADSTORE::loadbs(6568, 897, 38, 31, 47, 3, 0, 4);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(585, 16, 20, 7), SRC_IMM_3D(4094340), SRC_IMM_3D(265159192), 15, 1, 18);
VPRO::DIM3::PROCESSING::mach(L0, SRC_ADDR(310, 35, 50, 4), SRC_IMM_3D(263507720), SRC_IMM_3D(1001744), 0, 0, 156);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(546, 26, 25, 3), SRC_ADDR(345, 5, 0, 12), SRC_IMM_3D(266172793), 2, 10, 16);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(59, 49, 42, 12), SRC_IMM_3D(5872426), SRC_ADDR(604, 0, 16, 5), 1, 3, 60);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(381, 3, 3, 8), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(2111453), 6, 0, 78);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(644, 8, 15, 44), SRC_ADDR(358, 2, 11, 38), SRC_LS_3D, 16, 0, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(4);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(201, 40, 33, 58), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(495, 3, 55, 50), 5, 9, 0, false, true, false);
VPRO::DIM3::LOADSTORE::load(3529, 841, 0, 10, 45, 58, 0, 13);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(546, 7, 5, 1), SRC_ADDR(56, 1, 10, 1), SRC_ADDR(281, 5, 13, 2), 4, 0, 130);
VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(152, 12, 17, 2), SRC_IMM_3D(3917109), SRC_IMM_3D(6513060), 0, 0, 172);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(91, 38, 2, 5), SRC_IMM_3D(2248846), SRC_ADDR(671, 5, 20, 2), 0, 2, 112, true, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(137, 0, 23, 0), SRC_LS_3D, SRC_ADDR(532, 35, 32, 1), 1, 0, 393);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(493, 16, 31, 10), SRC_ADDR(160, 34, 12, 23), SRC_ADDR(165, 13, 31, 10), 3, 4, 18);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(556, 0, 1, 40), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(261893132), 8, 30, 0);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(269, 26, 42, 22), SRC_IMM_3D(262475180), SRC_LS_3D, 18, 1, 0);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(11);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(214, 27, 7, 18), SRC_IMM_3D(4304883), SRC_ADDR(23, 22, 4, 52), 19, 15, 1);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(285, 21, 3, 0), SRC_ADDR(474, 26, 27, 0), SRC_IMM_3D(265225982), 6, 0, 82, false, true, false);
VPRO::DIM3::PROCESSING::add(L0_1, SRC_ADDR(171, 41, 35, 1), SRC_ADDR(530, 46, 6, 1), SRC_ADDR(400, 37, 35, 2), 4, 1, 36, true, true, false);
VPRO::DIM3::LOADSTORE::store(2443, 267, 33, 17, 34, 4, 0, 118, L0);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(201, 0, 5, 0), SRC_ADDR(675, 5, 2, 0), SRC_ADDR(722, 1, 1, 0), 0, 0, 756, false, true, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(312, 34, 58, 2), SRC_IMM_3D(4601158), SRC_CHAINING_NEIGHBOR_LANE, 2, 0, 70);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(171, 21, 9, 25), SRC_IMM_3D(4344516), SRC_ADDR(33, 0, 6, 16), 30, 22, 0, false, true, false);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(74, 54, 34, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(412, 53, 1, 0), 0, 0, 156);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(165, 12, 19, 0), SRC_IMM_3D(261173377), SRC_IMM_3D(266975454), 24, 2, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::max(L0_1, SRC_ADDR(274, 4, 2, 11), SRC_IMM_3D(4185731), SRC_ADDR(396, 20, 49, 8), 6, 4, 24);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(327, 18, 52, 20), SRC_LS_3D, SRC_ADDR(423, 18, 22, 14), 4, 0, 12);
VPRO::DIM3::LOADSTORE::loadbs(4503, 609, 18, 41, 57, 0, 22, 10);
VPRO::DIM3::PROCESSING::shift_ar_neg(L1, SRC_ADDR(253, 12, 55, 0), SRC_IMM_3D(2691182), SRC_IMM_3D(263483185), 28, 4, 5, true, false, false);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(820, 15, 2, 2), SRC_ADDR(636, 4, 4, 1), SRC_ADDR(290, 15, 7, 4), 0, 3, 72);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(336, 13, 7, 1), SRC_ADDR(847, 19, 3, 0), SRC_CHAINING_NEIGHBOR_LANE, 0, 0, 372);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(401, 6, 10, 4), SRC_ADDR(142, 3, 10, 3), SRC_ADDR(348, 0, 8, 3), 1, 3, 78);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(79, 47, 29, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(528, 56, 28, 0), 6, 0, 70);
VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(538, 8, 25, 56), SRC_ADDR(357, 1, 50, 52), SRC_LS_3D, 46, 1, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(3);
vpro_mul_h_bit_shift(16);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(844, 4, 6, 1), SRC_ADDR(97, 1, 2, 2), SRC_ADDR(565, 7, 2, 1), 4, 0, 148);
VPRO::DIM3::PROCESSING::mulh(L0_1, SRC_ADDR(148, 14, 5, 4), SRC_ADDR(407, 5, 10, 3), SRC_ADDR(287, 30, 7, 15), 9, 36, 1);
VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(55, 0, 7, 0), SRC_IMM_3D(264950363), SRC_ADDR(536, 5, 7, 0), 0, 0, 570, true, false, false);
VPRO::DIM3::LOADSTORE::store(3364, 587, 38, 27, 30, 6, 0, 124, L0);
VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(75, 4, 24, 16), SRC_ADDR(821, 5, 8, 60), SRC_ADDR(476, 12, 17, 39), 4, 0, 0);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(48, 2, 16, 34), SRC_ADDR(376, 13, 10, 35), SRC_ADDR(485, 8, 24, 24), 8, 10, 8);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(461, 29, 14, 1), SRC_IMM_3D(7396387), SRC_ADDR(61, 1, 8, 1), 0, 0, 522, false, true, false);
VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(397, 11, 41, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(219, 39, 0, 1), 0, 0, 570);
VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(224, 5, 31, 29), SRC_ADDR(228, 25, 44, 37), SRC_IMM_3D(381829), 18, 7, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(15);
vpro_mul_h_bit_shift(17);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(585, 3, 35, 36), SRC_ADDR(285, 22, 21, 1), SRC_IMM_3D(263363838), 10, 10, 0);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(183, 2, 7, 3), SRC_ADDR(461, 1, 0, 2), SRC_ADDR(19, 1, 4, 3), 0, 0, 268, true, false, false);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(87, 44, 25, 0), SRC_IMM_3D(7228858), SRC_IMM_3D(265519725), 0, 4, 70);
VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(607, 30, 11, 2), SRC_ADDR(579, 19, 6, 1), SRC_ADDR(770, 22, 7, 0), 1, 0, 148, false, true, false);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(81, 22, 22, 1), SRC_IMM_3D(5347835), SRC_ADDR(370, 29, 22, 3), 4, 0, 108);
VPRO::DIM3::LOADSTORE::loadbs(1934, 857, 27, 23, 2, 3, 0, 4);
VPRO::DIM3::PROCESSING::xor_(L1, SRC_ADDR(802, 0, 53, 21), SRC_ADDR(178, 29, 42, 14), SRC_IMM_3D(266872051), 13, 0, 10);
VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(9, 9, 4, 3), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(218, 7, 14, 3), 0, 0, 268);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(591, 9, 11, 27), SRC_LS_3D, SRC_ADDR(23, 22, 15, 1), 4, 1, 1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(19);
vpro_mul_h_bit_shift(6);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L0_1, SRC_ADDR(23, 10, 9, 0), SRC_ADDR(338, 12, 11, 0), SRC_IMM_3D(262715691), 0, 0, 372, true, false, false);
VPRO::DIM3::LOADSTORE::store(1141, 315, 10, 22, 5, 0, 0, 576, L0);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(801, 3, 1, 9), SRC_ADDR(145, 18, 34, 16), SRC_ADDR(359, 39, 37, 12), 2, 6, 18);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(68, 56, 15, 12), SRC_IMM_3D(3719535), SRC_ADDR(488, 33, 48, 47), 0, 0, 3);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(632, 2, 6, 1), SRC_ADDR(93, 3, 8, 0), SRC_IMM_3D(261801628), 1, 0, 358, false, true, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(75, 1, 0, 1), SRC_ADDR(430, 0, 0, 1), SRC_ADDR(138, 1, 0, 1), 0, 0, 562);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(182, 41, 1, 1), SRC_ADDR(143, 16, 1, 0), SRC_ADDR(342, 16, 14, 1), 2, 0, 176);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(170, 6, 1, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(573, 11, 9, 1), 0, 0, 372);
VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(41, 2, 21, 50), SRC_ADDR(421, 26, 24, 1), SRC_ADDR(182, 46, 19, 0), 16, 5, 1, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(10);
vpro_mul_h_bit_shift(10);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(471, 7, 7, 4), SRC_ADDR(383, 16, 28, 4), SRC_ADDR(84, 21, 19, 3), 7, 0, 70);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(831, 9, 39, 2), SRC_ADDR(366, 8, 9, 7), SRC_ADDR(49, 28, 8, 9), 0, 0, 82, true, false, false);
VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(68, 30, 4, 25), SRC_IMM_3D(1275831), SRC_ADDR(125, 55, 4, 58), 3, 30, 7);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(616, 34, 2, 0), SRC_ADDR(345, 35, 0, 0), SRC_CHAINING_NEIGHBOR_LANE, 1, 0, 457, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(312, 6, 32, 1), SRC_IMM_3D(265959683), SRC_IMM_3D(264756451), 28, 8, 2);
VPRO::DIM3::LOADSTORE::load(1680, 759, 49, 24, 47, 25, 0, 6);
VPRO::DIM3::PROCESSING::nor(L0, SRC_ADDR(92, 18, 1, 15), SRC_ADDR(387, 0, 17, 3), SRC_ADDR(153, 13, 2, 21), 2, 36, 6, true, false, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(352, 12, 35, 1), SRC_IMM_3D(267313940), SRC_LS_3D, 12, 13, 0);
VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(380, 54, 32, 28), SRC_ADDR(296, 53, 28, 38), SRC_ADDR(618, 8, 59, 11), 3, 1, 6, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(1);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(351, 34, 17, 4), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(3887979), 0, 0, 154);
VPRO::DIM3::LOADSTORE::load(5431, 572, 15, 44, 22, 1, 45, 5);
VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(824, 17, 20, 1), SRC_ADDR(560, 18, 3, 1), SRC_ADDR(136, 15, 16, 4), 0, 1, 162);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(294, 1, 21, 1), SRC_ADDR(594, 2, 33, 52), SRC_ADDR(430, 23, 7, 54), 11, 12, 0);
VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(663, 2, 0, 0), SRC_ADDR(737, 1, 1, 0), SRC_ADDR(2, 2, 2, 0), 0, 0, 640);
VPRO::DIM3::PROCESSING::mv_non_zero(L0, SRC_ADDR(373, 2, 3, 0), SRC_IMM_3D(266695433), SRC_ADDR(470, 16, 15, 0), 0, 0, 990);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(739, 3, 1, 0), SRC_IMM_3D(263081182), SRC_ADDR(620, 2, 8, 0), 0, 0, 586, false, true, false);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(653, 2, 38, 7), SRC_LS_3D, SRC_ADDR(160, 33, 1, 7), 11, 1, 22);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(767, 39, 3, 5), SRC_IMM_3D(261197507), SRC_ADDR(152, 33, 4, 37), 4, 30, 0, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(5);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(554, 15, 6, 1), SRC_ADDR(31, 13, 2, 0), SRC_ADDR(118, 12, 3, 1), 0, 4, 138, false, true, false);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(139, 12, 4, 0), SRC_ADDR(403, 4, 3, 2), SRC_ADDR(347, 14, 6, 1), 1, 0, 256);
VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(236, 15, 0, 4), SRC_ADDR(234, 23, 9, 4), SRC_ADDR(271, 21, 16, 5), 0, 0, 138);
VPRO::DIM3::PROCESSING::xnor(L0_1, SRC_ADDR(311, 15, 6, 17), SRC_IMM_3D(7470097), SRC_ADDR(128, 8, 8, 51), 0, 52, 6, false, true, false);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(143, 49, 3, 1), SRC_IMM_3D(261985095), SRC_ADDR(899, 6, 26, 0), 0, 0, 502);
VPRO::DIM3::PROCESSING::mv_non_negative(L0, SRC_ADDR(238, 0, 11, 16), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(379, 1, 6, 20), 60, 0, 12);
VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(674, 2, 15, 3), SRC_ADDR(102, 3, 8, 6), SRC_ADDR(401, 4, 10, 3), 4, 0, 100);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(262, 6, 13, 3), SRC_ADDR(84, 3, 8, 18), SRC_ADDR(481, 4, 3, 4), 60, 0, 12, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
vpro_mac_h_bit_shift(21);
vpro_mul_h_bit_shift(13);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(649, 0, 1, 20), SRC_ADDR(68, 34, 21, 19), SRC_ADDR(83, 33, 13, 23), 10, 8, 6);
VPRO::DIM3::PROCESSING::and_(L1, SRC_ADDR(268, 58, 3, 48), SRC_IMM_3D(8302446), SRC_ADDR(818, 3, 3, 33), 1, 18, 4);
VPRO::DIM3::PROCESSING::mulh(L1, SRC_ADDR(174, 8, 19, 3), SRC_ADDR(28, 4, 16, 22), SRC_ADDR(468, 5, 17, 25), 50, 16, 0, false, true, false);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(247, 6, 18, 48), SRC_ADDR(617, 5, 14, 22), SRC_LS_3D, 2, 16, 2);
VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(346, 36, 16, 44), SRC_ADDR(712, 29, 1, 41), SRC_CHAINING_NEIGHBOR_LANE, 4, 14, 4);
VPRO::DIM3::LOADSTORE::loads(3006, 51, 38, 2, 47, 25, 28, 0);
VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(670, 0, 23, 3), SRC_ADDR(57, 7, 10, 4), SRC_ADDR(207, 20, 21, 5), 15, 0, 60);
VPRO::DIM3::PROCESSING::or_(L0, SRC_ADDR(265, 24, 28, 1), SRC_ADDR(320, 4, 6, 1), SRC_LS_3D, 0, 0, 600);
VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(68, 28, 8, 16), SRC_IMM_3D(940858), SRC_ADDR(199, 17, 29, 1), 4, 24, 2, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
vpro_mac_h_bit_shift(24);
vpro_mul_h_bit_shift(12);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::nor(L1, SRC_ADDR(62, 12, 23, 6), SRC_ADDR(325, 30, 40, 7), SRC_ADDR(622, 6, 26, 8), 15, 3, 12);
VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(558, 61, 5, 13), SRC_ADDR(21, 35, 7, 14), SRC_ADDR(711, 17, 59, 35), 0, 0, 0);
VPRO::DIM3::PROCESSING::mv_negative(L1, SRC_ADDR(808, 50, 28, 1), SRC_IMM_3D(8028173), SRC_ADDR(516, 40, 5, 0), 1, 1, 82);
VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(556, 1, 0, 0), SRC_ADDR(398, 2, 0, 0), SRC_ADDR(665, 3, 0, 0), 0, 0, 910);
VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(204, 32, 10, 1), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6761583), 0, 1, 292, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(166, 4, 0, 1), SRC_ADDR(46, 0, 4, 0), SRC_ADDR(26, 3, 4, 0), 0, 0, 722);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(500, 8, 22, 1), SRC_ADDR(196, 20, 10, 0), SRC_ADDR(127, 22, 10, 1), 0, 3, 198, false, true, false);
VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(812, 6, 4, 0), SRC_ADDR(167, 2, 1, 1), SRC_ADDR(783, 5, 5, 0), 0, 1, 292, true, false, false);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
vpro_mac_h_bit_shift(18);
vpro_mul_h_bit_shift(3);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(641, 10, 6, 17), SRC_ADDR(381, 41, 21, 14), SRC_ADDR(306, 11, 11, 9), 1, 9, 18);
VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(104, 3, 2, 1), SRC_IMM_3D(7294714), SRC_ADDR(731, 11, 3, 1), 2, 1, 162);
VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(592, 18, 16, 1), SRC_IMM_3D(3589045), SRC_ADDR(37, 40, 8, 61), 7, 16, 6, true, false, false);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(43, 15, 27, 6), SRC_ADDR(199, 26, 32, 35), SRC_ADDR(666, 11, 19, 14), 10, 5, 10);
VPRO::DIM3::LOADSTORE::loadb(659, 760, 17, 4, 32, 22, 0, 33);
VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(426, 30, 29, 45), SRC_IMM_3D(6502553), SRC_ADDR(290, 13, 28, 44), 3, 6, 6, false, true, false);
VPRO::DIM3::PROCESSING::mv_negative(L0, SRC_ADDR(851, 13, 13, 0), SRC_IMM_3D(263147441), SRC_ADDR(343, 18, 19, 1), 1, 0, 486);
VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(158, 3, 7, 53), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(263349836), 16, 3, 13);
VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(22, 30, 18, 24), SRC_LS_3D, SRC_ADDR(350, 0, 23, 12), 1, 16, 22);
vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
}

#endif  //SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_1000VPRO_H
