Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 918f6e0927064704a44efb512cf7ab9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot min_sopc_tb_behav xil_defaultlib.min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port mem_data_i [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:337]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port mem_data_i [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:358]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port mem_data_o [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:359]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port mem_mask [F:/programing/Verilog/CPU_RISCV/OpenRISCV.v:360]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port data2_i [F:/programing/Verilog/CPU_RISCV/min_sopc.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port data1_o [F:/programing/Verilog/CPU_RISCV/min_sopc.v:59]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port data2_o [F:/programing/Verilog/CPU_RISCV/min_sopc.v:60]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port mask [F:/programing/Verilog/CPU_RISCV/min_sopc.v:61]
WARNING: [VRFC 10-278] actual bit length 261 differs from formal bit length 522 for port read_datas [F:/programing/Verilog/CPU_RISCV/sim_memory.v:53]
WARNING: [VRFC 10-278] actual bit length 261 differs from formal bit length 522 for port write_datas [F:/programing/Verilog/CPU_RISCV/sim_memory.v:54]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
