Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 19 12:48:20 2021
| Host         : DESKTOP-L6BLN1U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   584 |
|    Minimum number of control sets                        |   584 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1430 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   584 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |   129 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |    12 |
| >= 16              |   237 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1200 |          416 |
| No           | No                    | Yes                    |             132 |           46 |
| No           | Yes                   | No                     |             797 |          362 |
| Yes          | No                    | No                     |            6451 |         1924 |
| Yes          | No                    | Yes                    |             218 |           54 |
| Yes          | Yes                   | No                     |            5252 |         1301 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                 |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                                                             Set/Reset Signal                                                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
| ~design_1_i/background_eraser/pixel_counter_camera/inst/cs[0]                 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
| ~design_1_i/background_eraser/pixel_counter_ref/inst/cs[0]                    |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/background_eraser/pixel_counter_ref/inst/FSM_sequential_cs[1]_i_2_n_2                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/background_eraser/pixel_counter_camera/inst/FSM_sequential_cs[1]_i_2_n_2                                                                                                                                                                                                                      |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/tmp_52_reg_14360                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/background_eraser/stream_aligner_new_f_0/inst/FSM_sequential_cs[1]_i_2_n_2                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_2                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                1 |              2 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/tmp_26_reg_14460                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/buffer_U/ddr_to_axis_reader_buffer_ram_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/buffer_U/ddr_to_axis_reader_buffer_ram_U/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                                |                2 |              3 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_ap_int_ap_1_fu_308[2]_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                                                       |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__3_n_2                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                         | design_1_i/reset_25M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/R_temp_V_read_assign_fu_122[3]_i_2_n_2                                                                                                                                                                                                              | design_1_i/axi_stream_to_vga_0/inst/B_temp_V_read_assign_fu_13013_out                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/ap_CS_fsm_reg_n_2_[0]                                                                                                                                                                                                                               | design_1_i/axi_stream_to_vga_0/inst/ap_rst_n_inv                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__4_n_2                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__2_n_2                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                            |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_2                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                 |                1 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/p_41_in                                                                                                                                                                                          |                3 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/reset_24M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_2                                                                                                                     | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_2                                                                                                                          |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | design_1_i/axi_gpio_pl_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_2                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_1[0]                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_2                                                                                                                     | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4_0[0]                                                                                                              | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                                          | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                2 |              4 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_2                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0/inst/S_AXI_HP3_BVALID                                                                                                                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/mux_sd_ov_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                        |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                   |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1/inst/mux_sd_ov_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/frame_valid_V[0] |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_2                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_2                                                                                                          | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                             | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              5 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                       | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/rreq_throttl/throttl_cnt                                                                                                                                                                           | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/SR[0]                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_ready_i_reg[0]                                                                                                        | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/tmp_64_reg_33120                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                           | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                1 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/reset_24M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                  | design_1_i/reset_24M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                            |                1 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/rreq_throttl/throttl_cnt                                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[2]_0[0]                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/rreq_throttl/throttl_cnt                                                                                                                                                                             | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/SR[0]                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                            | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/waddr                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/reset_25M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                  | design_1_i/reset_25M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                            |                1 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                           | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_ready_i_reg[0]                                                                                                        | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                 | design_1_i/reset_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                         | design_1_i/axi_stream_to_vga_0/inst/ap_rst_n_inv                                                                                                                                                                                                                                                         |                3 |              6 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/ap_CS_fsm_reg[1]                                                                | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp[1][7]_i_1_n_2                                                                   |                2 |              7 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/ap_CS_fsm_reg[1]                                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp[1][7]_i_1_n_2                                                                                  |                2 |              7 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                       | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                              | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                      | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_2                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/G_temp_V_read_assign_fu_126[3]_i_1_n_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_60                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_off_V_load_reg_34250                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_off_V0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_10                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_2[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                             |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_1[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_NS_fsm117_out                                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_4[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_60                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_NS_fsm117_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_5[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_00                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                6 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_5[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_30                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/in_temp_V_reg_14710                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_off_V0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_3[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_0[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_sum_V[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_20                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_5_60                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_B                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/inputStream_V_0_load_A                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_40                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_NS_fsm117_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_U5/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_DSP48_2_U/reg_4140                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_3[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_1[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_0[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_60                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_5[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_2[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_0[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_3[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                                                                                                                                                                           | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_5[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_bit_shift_V0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_4[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_2[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_1[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_30                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_20                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_h_V_0_loc_1_fu_1821                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_3[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_4[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/kernel_sum_V0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_60                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_2[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_0[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_4[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_40                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_1[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inputStream_V_0_load_A                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/inputStream_V_0_load_B                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_1_60                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                6 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_60                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_0[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ap_NS_fsm117_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_50                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_3_1[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_00                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_0_10                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_3[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_2[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_2_5[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/in_temp_V_reg_33630                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_4_4[7]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/in_temp_V_1_fu_312[7]_i_1_n_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/stream_ref_V_0_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                                                                   | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/in_img_V_TREADY                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_U11/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_DSP48_5_U/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/stream_ref_V_0_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                   | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_2                                                                                               |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_2                                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/stream_new_V_0_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/stream_out_V_1_load_A                                                                                                                                                                                                         | design_1_i/background_eraser/Background_subtractor_0/inst/stream_out_V_1_payload_A[7]_i_1_n_2                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/E[0]                                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/kernel_V_6_50                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/stream_out_V_1_load_B                                                                                                                                                                                                         | design_1_i/background_eraser/Background_subtractor_0/inst/stream_out_V_1_payload_B[7]_i_1_n_2                                                                                                                                                                                                            |                2 |              8 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/stream_new_V_0_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inputStream_V_0_load_B                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/inputStream_V_0_load_A                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_frame_intr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_1_n_2                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_number[7]_i_1_n_2                                                                                                                                                                        | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/p_18_in                                                                                                                                                                                     | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/sect_addr_buf[11]_i_1_n_2                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                      |                2 |              9 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/j_reg_2160                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/ap_CS_fsm_reg_n_2_[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/p_18_in                                                                                                                                                                                   | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/sect_addr_buf[11]_i_1_n_2                                                                                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                           |                3 |              9 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/ap_NS_fsm131_out                                                                                                                                                                                                              | design_1_i/background_eraser/Background_subtractor_0/inst/j_0_reg_104_0                                                                                                                                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                        |                2 |              9 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                |                4 |              9 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                 |                2 |              9 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/line_buffer_V_0_addr_reg_14910                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/state_reg[0]_0                                                                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[7]_0[0]                                                                                                                                                     |                4 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/ap_reg_ppiten_pp0_it0_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                6 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/i_reg_2240                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/Background_subtractor_0/inst/ap_NS_fsm1                                                                                                                                                                                                                    | design_1_i/background_eraser/Background_subtractor_0/inst/ap_NS_fsm133_out                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_CS_fsm_reg[12]_1[0]                                                                                                                                                                    | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ap_sig_bdd_379                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppiten_pp0_it0_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[7]_1[0]                                                                                                                                                           | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[6][0]                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[7]_1[0]                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[6][0]                                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[7]_1[0]                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[6][0]                                                                                                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_CS_fsm_reg[12]_1[0]                                                                                                                                                                      | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_sig_bdd_379                                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppiten_pp0_it0_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                5 |             10 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                                           |                4 |             10 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/indvar_flatten_reg_1920                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                6 |             10 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/y_reg_2030                                                                                                                                                                                                                                          | design_1_i/axi_stream_to_vga_0/inst/y_reg_203_0                                                                                                                                                                                                                                                          |                3 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_0_addr_reg_33240                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8][0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_CS_fsm_reg[12]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_CS_fsm_reg[12]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                3 |             11 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                              |                5 |             11 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                |                3 |             12 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_reader_ref/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                4 |             12 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/R_V_preg[3]_i_1_n_2                                                                                                                                                                                                                                 | design_1_i/axi_stream_to_vga_0/inst/ap_rst_n_inv                                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_2                                                                                                           |                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                5 |             12 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/j1_reg_4280                                                                                                                                                                                                            | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_reg_ppiten_pp2_it00                                                                                                                                                                                                                  |                3 |             12 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                  |                5 |             12 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                             |                5 |             12 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/background_eraser/Background_subtractor_0/inst/ap_rst_n_inv                                                                                                                                                                                                                                   |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/j_reg_2870                                                                                                                                                                                                                                  | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppiten_pp1_it00                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/col_mid2_reg_32800                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                6 |             13 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             13 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/j_reg_2870                                                                                                                                                                                                                                    | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_reg_ppiten_pp1_it00                                                                                                                                                                                       |                4 |             13 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/p_67_in                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_reg_ppiten_pp1_it00                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/ap_reg_ppiten_pp0_it10                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                          |                6 |             15 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                            |                6 |             15 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                       |                7 |             15 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                  |                6 |             15 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_data_fifo_reader_ref/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                          |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writecud_U1/axis_to_ddr_writecud_MulnS_0_U/E[0]                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writecud_U1/axis_to_ddr_writecud_MulnS_0_U/SR[0]                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writecud_U1/axis_to_ddr_writecud_MulnS_0_U/E[0]                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writecud_U1/axis_to_ddr_writecud_MulnS_0_U/SR[0]                                                                                                                                                                                                |                3 |             16 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writecud_U1/axis_to_ddr_writecud_MulnS_0_U/E[0]                                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writecud_U1/axis_to_ddr_writecud_MulnS_0_U/SR[0]                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                8 |             16 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_U11/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_DSP48_5_U/ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1_reg[0][0]                                                        |                                                                                                                                                                                                                                                                                                          |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                    |               10 |             17 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_5_U/convolution_filter_line_buffer_V_0_ram_U/ap_reg_ioackin_out_img_V_TREADY_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                3 |             18 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/pixel_counter_ref/inst/en_count                                                                                                                                                                                                                            | design_1_i/background_eraser/pixel_counter_ref/inst/count_value[0]_i_3_n_2                                                                                                                                                                                                                               |                5 |             19 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/ap_reg_ppiten_pp0_it0_reg                                                       |                                                                                                                                                                                                                                                                                                          |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |               10 |             19 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/background_eraser/pixel_counter_camera/inst/en_count                                                                                                                                                                                                                         | design_1_i/background_eraser/pixel_counter_camera/inst/count_value[0]_i_3_n_2                                                                                                                                                                                                                            |                5 |             19 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_sig_403                                                                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                            |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg_0[0]                                                                                                                                                          | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                4 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/E[0]                                                                                                                                                                            | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg_0[0]                                                                                                                                                            | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                4 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                6 |             20 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                    | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                           | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                          |                6 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                              |                6 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_reader_ref/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                           | design_1_i/VDMA/axis_data_fifo_reader_ref/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                          |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | design_1_i/axi_gpio_frame_intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                 |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                5 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                        | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                       |                6 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                             | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                            |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                   | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                  |                6 |             21 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |               10 |             22 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                9 |             22 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                    |                9 |             25 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_5_U/convolution_filter_line_buffer_V_0_ram_U/ap_reg_ioackin_out_img_V_TREADY_reg_0                                                                                                                                | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                        |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                          |                9 |             27 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/rdata[31]_i_2_n_2                                                                                                                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                     |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                       |                7 |             27 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_mulfilter_ap_int_ap_reg_495                                                                                                                                                                                         | design_1_i/Convolution_Filter/convolution_filter_0/inst/col_reg_528                                                                                                                                                                                                                                      |                9 |             28 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/row_reg_376[8]_i_1_n_2                                                                                                                                                                                                      | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/col_reg_398                                                                                                                                                                                                                                  |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[11][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[11][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/offset1_reg_254[0]_i_1_n_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_CS_fsm_state3                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_state3                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_CS_fsm_state11                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                9 |             29 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                5 |             29 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     | design_1_i/axi_stream_to_vga_0/inst/indvar_flatten_reg_1920                                                                                                                                                                                                                             | design_1_i/axi_stream_to_vga_0/inst/indvar_flatten_reg_192                                                                                                                                                                                                                                               |                9 |             29 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_CS_fsm_reg[12][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                6 |             29 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/p_18_in                                                                                                                                                                                     | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ap_sig_bdd_282                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/p_18_in                                                                                                                                                                                   | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[11][0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_sig_bdd_282                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_254[0]_i_1_n_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_state11                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                7 |             30 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                            | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                              | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_reader_ref/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_reader_ref/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                |                8 |             31 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                    | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                 | design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                             |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                6 |             31 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                      | design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                  |                8 |             31 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                            | design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                        |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                6 |             31 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                    | design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                |                8 |             31 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/kernel_off_V_reg[7]_i_6_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/rdata_reg[31]_i_3_n_2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                       | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                7 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/rdata_reg[31]_i_3_n_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                 | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                6 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ap_done                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/inner_index[31]_i_1_n_2                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                                                                              | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ap_sig_bdd_372                                                                                                                                                                                                                              | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/i_reg_264                                                                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               15 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                           | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                          | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_0[0]                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[3][0]                                                                                                                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                   | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                7 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_ap_int_2_fu_186[31]_i_2_n_2                                                                                                                                                                          | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_ap_int_2_fu_186                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                                                                            | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_CS_fsm_state5                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_ap_int_ap_1_fu_3081                                                                                                                                                                                          | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_ap_int_ap_2_fu_304                                                                                                                                                                                                            |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                     | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                             | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |               10 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                7 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                        | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_ap_int_1_fu_190[31]_i_1_n_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                7 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/p_67_in                                                                                                                                                                                                                | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/luma_chroma_switch[0]_i_1_n_2                                                                                                                                                                                                           |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines                                                                                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines[0]_i_1_n_2                                                                                                                                                                                                                       |                8 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/first_reg[0]_0                                                                                                                                                                                                              | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_readings[0]_i_1_n_2                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_0[0]                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[3][0]                                                                                                                                                                       |                5 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/kernel_V_0_0_reg[7]_i_8_n_2                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_state5                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_offset[31]_i_1_n_2                                                                                                                                                                  | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                              | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/int_frame_buffer_dim[31]_i_1_n_2                                                                                                                                                                     | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                7 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V_read                                                                                                                                                                    | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_0[0]                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[3][0]                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ap_sig_bdd_372                                                                                                                                                                                                                                | design_1_i/VDMA/ddr_to_axis_reader_0/inst/i_reg_264                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V_read                                                                                                                                                            | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |                6 |             33 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                 | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |               10 |             34 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/ap_reg_ppiten_pp0_it0_reg                                                       | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                |               12 |             34 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |               11 |             34 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |                9 |             34 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |                7 |             35 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                          |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                          |                                                                                                                                                                                                                                                                                                          |                9 |             36 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/rreq_throttl/p_17_in                                                                                                                                                                                 | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/rreq_throttl/p_17_in                                                                                                                                                                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                6 |             37 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                           | design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/reset                                                                                                                                                                                                                                                  |               10 |             43 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               12 |             44 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                                          |                9 |             44 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |               12 |             44 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |               20 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |               24 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |                8 |             47 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |               10 |             47 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |               12 |             47 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_AXILiteS_s_axi_U/ap_reg_ppiten_pp0_it0_reg                                                                                                                                                           | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/col_reg_398                                                                                                                                                                                                                                  |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |               10 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_AXILiteS_s_axi_U/p_156_in                                                                                                                                                                                    | design_1_i/Convolution_Filter/convolution_filter_0/inst/col_reg_528                                                                                                                                                                                                                                      |               15 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_frame_intr/U0/bus2ip_reset                                                                                                                                                                                                                                                           |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                          |                9 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/window_V_5_6_loc_1_fu_316                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               20 |             48 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/line_buffer_V_4_U/convolution_filter_line_buffer_V_0_ram_U/line_buffer_V_0_we1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |               19 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axi_mem_intercon_writer/xbar/inst/reset                                                                                                                                                                                                                                                  |               26 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                       | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |               15 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                         | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |               16 |             59 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/fifo_rreq/empty_n_reg_1[0]                                                                                                                                        | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |               13 |             59 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |               29 |             60 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_AXILiteS_s_axi_U/p_41_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |               17 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |               18 |             62 |
|  design_1_i/clk_gen_25M_24M/inst/clk_out1                                     |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |               15 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |               18 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                    | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |               19 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |               17 |             64 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                 | design_1_i/VDMA/axi_mem_intercon_reader/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                 |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |               17 |             64 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |               18 |             64 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                  |                                                                                                                                                                                                                                                                                                          |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                          |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/E[0]                                                                                                                                                                             | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_CS_fsm_reg[12][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/ap_CS_fsm_reg[12][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/E[0]                                                                                                                                                                           | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pop0                                                                                                                                                                           | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                           |                9 |             65 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                    | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |                9 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/pop0                                                                                                                                                                             | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/fifo_rdata/SR[0]                                                                                                                                                                                             |                9 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                          |               17 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axi_mem_intercon_reader/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |               19 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                          |               16 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                          |               15 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |               33 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |               31 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |               33 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/base_ddr_addr_WVALID                                                                                                                                                            | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/base_ddr_addr_WVALID                                                                                                                                                         | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |               12 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/base_ddr_addr_WVALID                                                                                                                                                       | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |               22 |             73 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                   | design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0/inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                   |               14 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                        | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                         |               15 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                             | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                              |               12 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                          | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |               13 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/buffer_U/axis_to_ddr_writebkb_ram_U/inputStream_V_0_sel0                                                                                                                                                                                   | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_0_reg_3090                                                                                                                                                                                                                                                |               23 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/buffer_U/axis_to_ddr_writebkb_ram_U/inputStream_V_0_sel0                                                                                                                                                                                 | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/i_0_reg_3090                                                                                                                                                                                                                                              |               23 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/buffer_U/axis_to_ddr_writebkb_ram_U/inputStream_V_0_sel0                                                                                                                                                                                      | design_1_i/VDMA/axis_to_ddr_writer_0/inst/i_0_reg_3090                                                                                                                                                                                                                                                   |               24 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |               21 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |               17 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                          |               26 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                          |               24 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               | design_1_i/VDMA/ddr_to_axis_reader_ref/inst/ddr_to_axis_reader_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                          |               27 |             89 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/window_V_0_10                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                          |              154 |            280 |
|  PCLK_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |              178 |            465 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                               |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                          |              222 |            669 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/convolution_filter_0/inst/convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/ap_CS_fsm_reg[1]                                                                               |                                                                                                                                                                                                                                                                                                          |              209 |            720 |
|  PCLK_IBUF_BUFG                                                               | design_1_i/Convolution_Filter/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/ap_CS_fsm_reg[1]                                                                |                                                                                                                                                                                                                                                                                                          |              263 |           1001 |
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


