
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035385                       # Number of seconds simulated
sim_ticks                                 35385340644                       # Number of ticks simulated
final_tick                               563301597303                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 285219                       # Simulator instruction rate (inst/s)
host_op_rate                                   360120                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3057359                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903256                       # Number of bytes of host memory used
host_seconds                                 11573.83                       # Real time elapsed on the host
sim_insts                                  3301074493                       # Number of instructions simulated
sim_ops                                    4167971715                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1072512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1642112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       626944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3346432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1706752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1706752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4898                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26144                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13334                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13334                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30309501                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46406562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17717619                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94571140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             137458                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48233307                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48233307                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48233307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30309501                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46406562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17717619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              142804447                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84856933                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31053190                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25257272                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2074574                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13227167                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12241657                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3190694                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91495                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34342763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169615910                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31053190                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15432351                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35631002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10649615                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5245770                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16779210                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       819854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83759222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48128220     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1908869      2.28%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2489384      2.97%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3782525      4.52%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3667097      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794118      3.34%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654266      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2496295      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16838448     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83759222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365948                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998846                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35482073                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5131364                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34339204                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267169                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8539406                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5269803                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202920056                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1326                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8539406                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37349158                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1010280                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1385290                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32695410                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2779673                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197052052                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          890                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1198065                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       875284                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274522933                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917746544                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917746544                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103773850                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        42070                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23765                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7863029                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18260753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9692492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187487                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3201429                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183163616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147556402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       270187                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59553900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181082614                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6550                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83759222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761674                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28963147     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18447319     22.02%     56.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11933355     14.25%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8120712      9.70%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7607859      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4060555      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2983324      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       897526      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745425      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83759222                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724152     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149657     14.29%     83.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173588     16.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122788140     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083990      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14553901      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8113702      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147556402                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738884                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1047403                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007098                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380189608                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242758222                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143410295                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148603805                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       501537                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6992822                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          862                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2470043                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8539406                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         585872                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97673                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183203507                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1188424                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18260753                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9692492                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23218                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          862                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269503                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1168644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2438147                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144719849                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13702311                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2836545                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21630618                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20268030                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7928307                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705457                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143447859                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143410295                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92134184                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258769754                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690024                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356047                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60299326                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109020                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75219816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633937                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.153843                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28861579     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21677402     28.82%     67.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7983561     10.61%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572637      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3817131      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1886017      2.51%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1864308      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799917      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3757264      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75219816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3757264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254666301                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374951373                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1097711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848569                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848569                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178454                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178454                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651240333                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198067812                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187428576                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84856933                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30922644                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25362141                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2012793                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13086351                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12076053                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3151518                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86977                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31955481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169871160                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30922644                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15227571                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36510367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10784605                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6508570                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15632961                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       806332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83713783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47203416     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3640930      4.35%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3190383      3.81%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3435184      4.10%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3011514      3.60%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1570228      1.88%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1026509      1.23%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2708352      3.24%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17927267     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83713783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364409                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001854                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33611176                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6093309                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34734256                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       542108                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8732932                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5067880                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201472235                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50922                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8732932                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35280638                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2605425                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       810216                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33575900                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2708670                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194622879                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12110                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1690034                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       746211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270353126                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    907567030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    907567030                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167864913                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102488192                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33923                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17932                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7210548                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19161820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9987291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       240999                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3087189                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183479663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33906                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147454837                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281443                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60876746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    185941579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1926                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83713783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761416                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910464                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29645766     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17825080     21.29%     56.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11885706     14.20%     70.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7610399      9.09%     80.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7547387      9.02%     89.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4415838      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3382150      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       746146      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       655311      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83713783                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1082326     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            40      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        202178     13.10%     83.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       258735     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121319622     82.28%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2013760      1.37%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15991      0.01%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15693091     10.64%     94.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8412373      5.71%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147454837                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737688                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1543279                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010466                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380448177                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    244391343                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143314750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148998116                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       261131                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6997587                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1061                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2277459                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          563                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8732932                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1857858                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       161300                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183513569                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       315127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19161820                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9987291                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17916                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7556                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1061                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1233897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1124406                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2358303                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144879305                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14746068                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2575530                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22914958                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20539410                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8168890                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.707336                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143462002                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143314750                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93498973                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261192585                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688899                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.357969                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99741417                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122111008                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61405678                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2038073                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74980851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628563                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172680                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29779332     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20406124     27.22%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8360150     11.15%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4285772      5.72%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3673505      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1801491      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1983547      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1002929      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3688001      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74980851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99741417                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122111008                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19874065                       # Number of memory references committed
system.switch_cpus1.commit.loads             12164233                       # Number of loads committed
system.switch_cpus1.commit.membars              15990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17531363                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109867087                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2408540                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3688001                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254809536                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375774475                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1143150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99741417                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122111008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99741417                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850769                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850769                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175407                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175407                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654097440                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196602873                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188926704                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31980                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84856933                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31982063                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26093330                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2131646                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13487325                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12617427                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3306326                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93764                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33127291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173731680                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31982063                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15923753                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37671742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11125590                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4770719                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16127238                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       818961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84546095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46874353     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3075821      3.64%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4638912      5.49%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3211073      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2256137      2.67%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2201316      2.60%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1323529      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2835035      3.35%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18129919     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84546095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376894                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047348                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34076705                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5000133                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35968378                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       524790                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8976087                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5387466                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208053852                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8976087                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35969414                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         510363                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1747834                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34561816                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2780576                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201882984                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1166476                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       944223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283092579                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    939777496                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    939777496                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174441740                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108650774                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36426                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17390                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8256111                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18512035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9482511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113282                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2800664                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188202289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34720                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150381109                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298957                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62708949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191840764                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84546095                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778688                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918216                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30119509     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16960574     20.06%     55.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12224139     14.46%     70.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8124323      9.61%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8208416      9.71%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3948201      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3500040      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       662765      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       798128      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84546095                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         819628     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162339     14.07%     85.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171856     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125783251     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1898880      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17330      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14775545      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7906103      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150381109                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772172                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1153823                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007673                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386761087                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250946343                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146226437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151534932                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470935                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7176720                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2274128                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8976087                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         269131                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49887                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188237015                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       648909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18512035                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9482511                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17390                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          386                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1296717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1162347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2459064                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147620281                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13811174                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2760822                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21523149                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20987458                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7711975                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739637                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146289245                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146226437                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94740115                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269180483                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723211                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101425796                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125022043                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63215163                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2148827                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75570008                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654387                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176723                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28782188     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21700797     28.72%     66.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8202046     10.85%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4592128      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3883707      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1736541      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1660484      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1136603      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3875514      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75570008                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101425796                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125022043                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18543694                       # Number of memory references committed
system.switch_cpus2.commit.loads             11335311                       # Number of loads committed
system.switch_cpus2.commit.membars              17330                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18139401                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112552071                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2585864                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3875514                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259931700                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385456225                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 310838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101425796                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125022043                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101425796                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836641                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836641                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.195256                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.195256                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663001051                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203363847                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191268330                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34660                       # number of misc regfile writes
system.l2.replacements                          26144                       # number of replacements
system.l2.tagsinuse                      32767.985977                       # Cycle average of tags in use
system.l2.total_refs                          1655859                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58912                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.107330                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           863.801090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.077169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3928.754818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.354674                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6236.803857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.126345                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2287.532063                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6676.000553                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9009.903776                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3734.631632                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.119896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.190332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.069810                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.203735                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.274960                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.113972                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43872                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28625                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  155062                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55692                       # number of Writeback hits
system.l2.Writeback_hits::total                 55692                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43872                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28625                       # number of demand (read+write) hits
system.l2.demand_hits::total                   155062                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43872                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82565                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28625                       # number of overall hits
system.l2.overall_hits::total                  155062                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8377                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12829                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4898                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26142                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8379                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12829                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4898                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26144                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8379                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12829                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4898                       # number of overall misses
system.l2.overall_misses::total                 26144                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       619308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    439330459                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       366302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    692648828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       727326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    272161075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1405853298                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       109815                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        109815                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       619308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    439440274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       366302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    692648828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       727326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    272161075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1405963113                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       619308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    439440274                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       366302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    692648828                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       727326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    272161075                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1405963113                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52249                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              181204                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55692                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55692                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181206                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181206                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.160328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.134484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.146109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144268                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.160361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.134484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.146109                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144278                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.160361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.134484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.146109                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144278                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52444.844097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 36630.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53990.866630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45457.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55565.756431                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53777.572412                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 54907.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54907.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52445.431913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 36630.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53990.866630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45457.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55565.756431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53777.658851                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52445.431913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 36630.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53990.866630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45457.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55565.756431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53777.658851                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13334                       # number of writebacks
system.l2.writebacks::total                     13334                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26142                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26144                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26144                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       551569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    390597705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       309433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    618840086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       634970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    243855136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1254788899                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data        98082                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        98082                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       551569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    390695787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       309433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    618840086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       634970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    243855136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1254886981                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       551569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    390695787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       309433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    618840086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       634970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    243855136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1254886981                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.160328                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.134484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.146109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144268                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.160361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.134484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.146109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.160361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.134484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.146109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144278                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45964.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46627.397040                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 30943.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48237.593421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39685.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49786.675378                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47998.963316                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        49041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        49041                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45964.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46627.973147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 30943.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48237.593421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39685.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49786.675378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47999.043031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45964.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46627.973147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 30943.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48237.593421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39685.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49786.675378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47999.043031                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997010                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016786811                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054114.769697                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997010                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16779194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16779194                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16779194                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16779194                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16779194                       # number of overall hits
system.cpu0.icache.overall_hits::total       16779194                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       805069                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       805069                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       805069                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       805069                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       805069                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       805069                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16779210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16779210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16779210                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16779210                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16779210                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16779210                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50316.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50316.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50316.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50316.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50316.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50316.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       633988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       633988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       633988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       633988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       633988                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       633988                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52832.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52832.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52832.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52251                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173613697                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52507                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.486697                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.272120                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.727880                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911219                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088781                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10421102                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10421102                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185140                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185140                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17617                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17617                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17606242                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17606242                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17606242                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17606242                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133184                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2962                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2962                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136146                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136146                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136146                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136146                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4324629133                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4324629133                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    176412299                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    176412299                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4501041432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4501041432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4501041432                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4501041432                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10554286                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10554286                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17742388                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17742388                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17742388                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17742388                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012619                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007673                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32471.086114                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32471.086114                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 59558.507427                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59558.507427                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33060.401569                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33060.401569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33060.401569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33060.401569                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       404541                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 31118.538462                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24146                       # number of writebacks
system.cpu0.dcache.writebacks::total            24146                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80935                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2960                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2960                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83895                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83895                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52249                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52249                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52251                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52251                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    847436271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    847436271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       122485                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       122485                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    847558756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    847558756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    847558756                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    847558756                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16219.186415                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16219.186415                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 61242.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61242.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16220.909762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16220.909762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16220.909762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16220.909762                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996756                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012411275                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840747.772727                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996756                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15632950                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15632950                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15632950                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15632950                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15632950                       # number of overall hits
system.cpu1.icache.overall_hits::total       15632950                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       489988                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       489988                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       489988                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       489988                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       489988                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       489988                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15632961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15632961                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15632961                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15632961                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15632961                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15632961                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44544.363636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44544.363636                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44544.363636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44544.363636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44544.363636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44544.363636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       391179                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       391179                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       391179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       391179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       391179                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       391179                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39117.900000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39117.900000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 39117.900000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39117.900000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 39117.900000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39117.900000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95394                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191307797                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95650                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2000.081516                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.565496                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.434504                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916271                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083729                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11590461                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11590461                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7677711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7677711                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17113                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17113                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19268172                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19268172                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19268172                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19268172                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       355255                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       355255                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           40                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       355295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        355295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       355295                       # number of overall misses
system.cpu1.dcache.overall_misses::total       355295                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9892384169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9892384169                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1335668                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1335668                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9893719837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9893719837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9893719837                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9893719837                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11945716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11945716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7677751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7677751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19623467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19623467                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19623467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19623467                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029739                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029739                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000005                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018106                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018106                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018106                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27845.868936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27845.868936                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33391.700000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33391.700000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27846.493300                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27846.493300                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27846.493300                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27846.493300                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21801                       # number of writebacks
system.cpu1.dcache.writebacks::total            21801                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       259861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       259861                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           40                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       259901                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       259901                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       259901                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       259901                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95394                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95394                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95394                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95394                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95394                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95394                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1487636113                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1487636113                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1487636113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1487636113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1487636113                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1487636113                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007986                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007986                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004861                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004861                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004861                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004861                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15594.650743                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15594.650743                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15594.650743                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15594.650743                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15594.650743                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15594.650743                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995619                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019271485                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206215.335498                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995619                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16127219                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16127219                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16127219                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16127219                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16127219                       # number of overall hits
system.cpu2.icache.overall_hits::total       16127219                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       941910                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       941910                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       941910                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       941910                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       941910                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       941910                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16127238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16127238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16127238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16127238                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16127238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16127238                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49574.210526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49574.210526                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49574.210526                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49574.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49574.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49574.210526                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       764604                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       764604                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       764604                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       764604                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       764604                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       764604                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47787.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47787.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47787.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47787.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47787.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47787.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33523                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164371729                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33779                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4866.092217                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.638617                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.361383                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900932                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099068                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10512072                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10512072                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7173723                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7173723                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17362                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17362                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17330                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17330                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17685795                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17685795                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17685795                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17685795                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68680                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68680                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68680                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68680                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68680                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68680                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1864416297                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1864416297                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1864416297                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1864416297                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1864416297                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1864416297                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10580752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10580752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7173723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7173723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17330                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17330                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17754475                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17754475                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17754475                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17754475                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006491                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006491                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003868                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003868                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003868                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003868                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27146.422496                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27146.422496                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27146.422496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27146.422496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27146.422496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27146.422496                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9745                       # number of writebacks
system.cpu2.dcache.writebacks::total             9745                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35157                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35157                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35157                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35157                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35157                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35157                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33523                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33523                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33523                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33523                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33523                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33523                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    533366236                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    533366236                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    533366236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    533366236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    533366236                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    533366236                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15910.456582                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15910.456582                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15910.456582                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15910.456582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15910.456582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15910.456582                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
