#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jun 16 10:11:32 2017
# Process ID: 26469
# Current directory: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c
# Command line: vivado jtag_c2c.xpr
# Log file: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/vivado.log
# Journal file: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/vivado.jou
#-----------------------------------------------------------
start_gui
open_project jtag_c2c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 6240.469 ; gain = 268.543 ; free physical = 92847 ; free virtual = 196797
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:axi_perf_mon:5.0 - axi_perf_mon_0
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:ip:axi_chip2chip:4.2 - axi_chip2chip_0
Adding cell -- xilinx.com:ip:aurora_64b66b:11.1 - aurora_64b66b_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/locked(undef) and /axi_perf_mon_0/core_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_0/mmcm_not_locked_out(undef) and /axi_chip2chip_0/aurora_mmcm_not_locked(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <jtag_axi> from BD file </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd>
startgroup
copy_bd_objs /  [get_bd_cells {axi_chip2chip_0}]
set_property location {4 1191 428} [get_bd_cells axi_chip2chip_1]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {aurora_64b66b_0}]
INFO: [Device 21-403] Loading part xc7z045ffv900-2
copy_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6486.566 ; gain = 197.457 ; free physical = 92587 ; free virtual = 196539
set_property location {6 1955 466} [get_bd_cells aurora_64b66b_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_chip2chip -config {PHY_TYPE "Aurora_64B66B" INIT_CLK "0" REF_CLK "0" SHARED_LOGIC "1" }  [get_bd_cells axi_chip2chip_1]
WARNING: [BD 41-1306] The connection to interface pin /aurora_64b66b_1/channel_up is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1306] The connection to interface pin /aurora_64b66b_1/mmcm_not_locked_out is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_1/mmcm_not_locked_out(undef) and /axi_chip2chip_1/aurora_mmcm_not_locked(rst)
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi_chip2chip -config {PHY_TYPE "Aurora_64B66B" INIT_CLK "0" REF_CLK "0" SHARED_LOGIC "1" }  [get_bd_cells axi_chip2chip_1]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {6 1955 466} [get_bd_cells aurora_64b66b_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {aurora_64b66b_0}]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {4 1191 428} [get_bd_cells axi_chip2chip_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {axi_chip2chip_0}]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property -dict [list CONFIG.C_LINE_RATE {6.25} CONFIG.C_REFCLK_FREQUENCY {125.000} CONFIG.C_INIT_CLK {100.0}] [get_bd_cells aurora_64b66b_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_AXI_ID_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_AXI_WUSER_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells axi_chip2chip_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.00} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {143.858} CONFIG.CLKOUT1_PHASE_ERROR {157.402}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
reset_run jtag_axi_clk_wiz_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
ERROR: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 ERROR : DRP_CLK setting is in manual mode, update drp_clk GUI i/p of /aurora_64b66b_0 (Aurora IP) with drp_clk frequency 150000000 Hz being connected to port
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
ERROR: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 ERROR : DRP_CLK setting is in manual mode, update drp_clk GUI i/p of /aurora_64b66b_0 (Aurora IP) with drp_clk frequency 150000000 Hz being connected to port
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
ERROR: [xilinx.com:ip:axi_hwicap:3.0-2] /axi_hwicap_0 
                    ##########################################################################################
                    The clock freq is more than 100Mhz. Ensure icap_clk is less than 100Mhz.
                    ##########################################################################################
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_jtag_axi_0_0, cache-ID = d1f6de0c0dbb51a3; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_bram_ctrl_0_0, cache-ID = 5c6dacad26523924; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_vio_0_0, cache-ID = 8407679df04eed21; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_perf_mon_0_0, cache-ID = 139dce4d37189c90; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_hwicap_0_0, cache-ID = 7bb47558a20cf28e; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_xbar_0, cache-ID = f4a668048c2639ed; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0_0, cache-ID = 7625d2fcea4b042f; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_chip2chip_0_0, cache-ID = db63ea5562f71a23; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0, cache-ID = c06f052bb5f6a2d9; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_proc_sys_reset_0_0, cache-ID = 78b321ee02619193; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_auto_pc_0, cache-ID = 57d8b39bcaf67029; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_auto_pc_1, cache-ID = d4b82cc9fe3aa4ee; cache size = 92.271 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_cells axi_perf_mon_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M02_AXI] [get_bd_cells axi_hwicap_0]
startgroup
set_property -dict [list CONFIG.DRP_FREQ {150.00}] [get_bd_cells aurora_64b66b_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/jtag_axi_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins axi_chip2chip_0/s_axi]
</axi_chip2chip_0/s_axi/Mem0> is being mapped into </jtag_axi_0/Data> at <0x76000000 [ 64K ]>
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </jtag_axi_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/jtag_axi_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hdl/jtag_axi_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_jtag_axi_0_0, cache-ID = d1f6de0c0dbb51a3; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_bram_ctrl_0_0, cache-ID = 5c6dacad26523924; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_vio_0_0, cache-ID = 8407679df04eed21; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0_0, cache-ID = 7625d2fcea4b042f; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_chip2chip_0_0, cache-ID = db63ea5562f71a23; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0, cache-ID = c06f052bb5f6a2d9; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_proc_sys_reset_0_0, cache-ID = 78b321ee02619193; cache size = 92.271 MB.
[Fri Jun 16 10:19:48 2017] Launched jtag_axi_clk_wiz_0_synth_1, jtag_axi_xbar_0_synth_1, jtag_axi_aurora_64b66b_0_0_synth_1, jtag_axi_s00_mmu_0_synth_1, synth_1...
Run output will be captured here:
jtag_axi_clk_wiz_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_clk_wiz_0_synth_1/runme.log
jtag_axi_xbar_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_xbar_0_synth_1/runme.log
jtag_axi_aurora_64b66b_0_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_aurora_64b66b_0_0_synth_1/runme.log
jtag_axi_s00_mmu_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_s00_mmu_0_synth_1/runme.log
synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/runme.log
[Fri Jun 16 10:19:48 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 6807.812 ; gain = 135.055 ; free physical = 91965 ; free virtual = 195829
assign_bd_address
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </jtag_axi_0/Data> at <0xC0000000 [ 8K ]>
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/jtag_axi_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hdl/jtag_axi_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.hwdef
[Fri Jun 16 10:30:23 2017] Launched jtag_axi_xbar_0_synth_1, synth_1...
Run output will be captured here:
jtag_axi_xbar_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_xbar_0_synth_1/runme.log
synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/runme.log
[Fri Jun 16 10:30:23 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 6887.203 ; gain = 36.422 ; free physical = 91839 ; free virtual = 195711
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jun 16 10:39:34 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
open_hw
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.0.44:3121/xilinx_tcf/Xilinx/000018938f9c01
current_hw_device [lindex [get_hw_devices xc7v2000t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7v2000t_0] 0]
INFO: [Labtools 27-1435] Device xc7v2000t (JTAG device index = 0) is not programmed (DONE status = 0).
disconnect_hw_server 192.168.0.44:3121
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
connect_hw_server: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:06 . Memory (MB): peak = 6956.230 ; gain = 0.000 ; free physical = 90715 ; free virtual = 194644
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.0.44:3121/xilinx_tcf/Xilinx/000018938f9c01
open_hw_target: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:06 . Memory (MB): peak = 6956.262 ; gain = 0.031 ; free physical = 90696 ; free virtual = 194626
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
current_hw_device [lindex [get_hw_devices xc7z045_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z045_1 and the probes file(s) /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 2 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 6956.262 ; gain = 0.000 ; free physical = 90697 ; free virtual = 194627
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
refresh_hw_device: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 7008.504 ; gain = 52.242 ; free physical = 90660 ; free virtual = 194590
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila/inst/ila_lib"}]]
Processed interface aurora_64b66b_0_USER_DATA_M_AXIS_RX_ila1_slot0
Processed interface axi_chip2chip_0_AXIS_TX_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila_0/inst/ila_lib"}]]
Processed interface jtag_axi_0_M_AXI_ila2_slot0
Processing Interface axi_mem_intercon_M01_AXI_ila2_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 1  -type read -force
rd_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 1 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x01234567
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 01234567
create_hw_axi_txn rd_txn_ram [get_hw_axis hw_axi_1] -address c0000000 -len 1  -type read -force
rd_txn_ram
create_hw_axi_txn wr_txn_ram [get_hw_axis hw_axi_1] -address c0000000 -data 01230124 -len 1 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_ram
run_hw_axi wr_txn_ram
INFO: [Labtoolstcl 44-481] WRITE DATA is: 01230124
run_hw_axi rd_txn_ram
INFO: [Labtoolstcl 44-481] READ DATA is: 01230124
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 1  -type read -force
rd_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 1 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x01234567
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 01234567
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 8\  -type read -force
rd_txn_c2c
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 8  -type read -force
rd_txn_c2c
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000000000000000000001234567
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x012345670000123400005678 -len 3 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000000000000000000001234567
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 3  -type write -force
wr_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 1  -type write -force
wr_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x012345670000123400005678 -len 3 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wd_txn_c2c
ERROR: [Labtoolstcl 44-224] Invalid option value 'wd_txn_c2c' specified for 'hw_axi_txns'.
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x012345670000123400005678
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000012345670000123400005678
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000012345670000123400005678
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x012345670000123400005678 -len 3 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x012345670000123400005678
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000012345670000123400005678
close_project
