<p class="auto-cursor-target"><style>[data-colorid=si8kr8qy9u]{color:#091e42} html[data-color-mode=dark] [data-colorid=si8kr8qy9u]{color:#bdd2f6}[data-colorid=j6og3up1r7]{color:#091e42} html[data-color-mode=dark] [data-colorid=j6og3up1r7]{color:#bdd2f6}[data-colorid=hvsw82ed3l]{color:#091e42} html[data-color-mode=dark] [data-colorid=hvsw82ed3l]{color:#bdd2f6}[data-colorid=b19si6amig]{color:#091e42} html[data-color-mode=dark] [data-colorid=b19si6amig]{color:#bdd2f6}[data-colorid=jamad376ke]{color:#091e42} html[data-color-mode=dark] [data-colorid=jamad376ke]{color:#bdd2f6}[data-colorid=mptanbjbu8]{color:#091e42} html[data-color-mode=dark] [data-colorid=mptanbjbu8]{color:#bdd2f6}[data-colorid=l5e9rrow1m]{color:#091e42} html[data-color-mode=dark] [data-colorid=l5e9rrow1m]{color:#bdd2f6}[data-colorid=h87fdzqoaw]{color:#091e42} html[data-color-mode=dark] [data-colorid=h87fdzqoaw]{color:#bdd2f6}[data-colorid=g611lf4woy]{color:#091e42} html[data-color-mode=dark] [data-colorid=g611lf4woy]{color:#bdd2f6}[data-colorid=vzspf3qdb5]{color:#091e42} html[data-color-mode=dark] [data-colorid=vzspf3qdb5]{color:#bdd2f6}[data-colorid=hbg5plysu4]{color:#091e42} html[data-color-mode=dark] [data-colorid=hbg5plysu4]{color:#bdd2f6}[data-colorid=mm3bgtbf2d]{color:#091e42} html[data-color-mode=dark] [data-colorid=mm3bgtbf2d]{color:#bdd2f6}[data-colorid=v7ptzqpv4d]{color:#091e42} html[data-color-mode=dark] [data-colorid=v7ptzqpv4d]{color:#bdd2f6}[data-colorid=yh67034ddm]{color:#091e42} html[data-color-mode=dark] [data-colorid=yh67034ddm]{color:#bdd2f6}[data-colorid=nftd3yt0gv]{color:#091e42} html[data-color-mode=dark] [data-colorid=nftd3yt0gv]{color:#bdd2f6}[data-colorid=qy8ie3f7aw]{color:#091e42} html[data-color-mode=dark] [data-colorid=qy8ie3f7aw]{color:#bdd2f6}[data-colorid=qtp07tgxdb]{color:#091e42} html[data-color-mode=dark] [data-colorid=qtp07tgxdb]{color:#bdd2f6}[data-colorid=ih8mx9in2t]{color:#091e42} html[data-color-mode=dark] [data-colorid=ih8mx9in2t]{color:#bdd2f6}[data-colorid=b2iq9t3goh]{color:#091e42} html[data-color-mode=dark] [data-colorid=b2iq9t3goh]{color:#bdd2f6}[data-colorid=ytvmz7xp13]{color:#091e42} html[data-color-mode=dark] [data-colorid=ytvmz7xp13]{color:#bdd2f6}[data-colorid=ru9sb28msb]{color:#091e42} html[data-color-mode=dark] [data-colorid=ru9sb28msb]{color:#bdd2f6}[data-colorid=lknp5mm5td]{color:#091e42} html[data-color-mode=dark] [data-colorid=lknp5mm5td]{color:#bdd2f6}</style><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724524415 {padding: 0px;}
div.rbtoc1759724524415 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724524415 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></p><div class="toc-macro rbtoc1759724524415">
<ul class="toc-indentation">
<li><a href="#Ncore3.4DVETestplan:-History">History</a></li>
<li><a href="#Ncore3.4DVETestplan:-ReviewHistory">Review History</a></li>
<li><a href="#Ncore3.4DVETestplan:-Introduction">Introduction</a></li>
<li><a href="#Ncore3.4DVETestplan:-TestbenchDescription">Testbench Description</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DVETestplan:-PerformanceCounters">Performance Counters</a></li>
<li><a href="#Ncore3.4DVETestplan:-TraceAccumulate">Trace Accumulate</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DVETestplan:-TraceLoss">Trace Loss</a></li>
<li><a href="#Ncore3.4DVETestplan:-DataNetwork(DROPPED)">Data Network (DROPPED)</a></li>
<li><a href="#Ncore3.4DVETestplan:-ECCErrorInjection">ECC Error Injection</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DVETestplan:-ConfigurationSpace">Configuration Space</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DVETestplan:-FeaturesandTestlist">Features and Testlist</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DVETestplan:-PerformanceMonitor">Performance Monitor</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DVETestplan:-Stimulus">Stimulus</a></li>
<li><a href="#Ncore3.4DVETestplan:-FunctionalChecks">Functional Checks</a></li>
<li><a href="#Ncore3.4DVETestplan:-Configs">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DVETestplan:-TraceAccumulate.1">Trace Accumulate</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DVETestplan:-Stimulus.1">Stimulus</a></li>
<li><a href="#Ncore3.4DVETestplan:-FunctionalChecks.1">Functional Checks</a></li>
<li><a href="#Ncore3.4DVETestplan:-Configs.1">Configs</a></li>
</ul>
</li>
<li><a href="#Ncore3.4DVETestplan:-DVM/SysCoFeatures">DVM/SysCo Features</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.4DVETestplan:-Stimulus.2">Stimulus</a></li>
<li><a href="#Ncore3.4DVETestplan:-FunctionalChecks.2">Functional Checks</a></li>
<li><a href="#Ncore3.4DVETestplan:-Configs.2">Configs</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.4DVETestplan:-AdvancedCoverage">Advanced Coverage</a></li>
<li><a href="#Ncore3.4DVETestplan:-Performance(Latency/Bandwidth)">Performance (Latency/Bandwidth)</a></li>
<li><a href="#Ncore3.4DVETestplan:-Errors">Errors</a></li>
<li><a href="#Ncore3.4DVETestplan:-CSR">CSR</a></li>
<li><a href="#Ncore3.4DVETestplan:-References">References</a></li>
</ul>
</div><p /><h1 class="auto-cursor-target" id="Ncore3.4DVETestplan:-History">History</h1><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Version</th><th class="confluenceTh">Date</th><th class="confluenceTh">Comments</th><th class="confluenceTh">Author</th></tr><tr><td class="confluenceTd">0.1</td><td class="confluenceTd"><div class="content-wrapper"><p><time datetime="2022-04-28" class="date-past">28 Apr 2022</time>&nbsp;</p></div></td><td class="confluenceTd">Initial structure, perfmon feature</td><td class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p></div></td></tr><tr><td class="confluenceTd">0.2</td><td class="confluenceTd"><div class="content-wrapper"><p><time datetime="2022-05-06" class="date-past">06 May 2022</time>&nbsp;</p></div></td><td class="confluenceTd">Revisions mostly from meeting with Zied</td><td class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p></div></td></tr><tr><td class="confluenceTd">1.0</td><td class="confluenceTd"><time datetime="2022-10-14" class="date-past">14 Oct 2022</time>&nbsp;</td><td class="confluenceTd">Updated to 3.4 testplan formatting</td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></td></tr><tr><td colspan="1" class="confluenceTd">1.1</td><td colspan="1" class="confluenceTd"><time datetime="2022-10-25" class="date-past">25 Oct 2022</time>&nbsp;</td><td colspan="1" class="confluenceTd">Add 3.2 and 3.0 legacy features</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-ReviewHistory">Review History</h1><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 32.3753%;"><colgroup><col style="width: 19.3717%;" /><col style="width: 36.1257%;" /><col style="width: 44.5026%;" /></colgroup><tbody><tr><th class="confluenceTh">Version</th><th class="confluenceTh">Date</th><th class="confluenceTh">Attendees</th></tr><tr><td class="confluenceTd">0.1</td><td class="confluenceTd"><div class="content-wrapper"><p><time datetime="2022-05-03" class="date-past">03 May 2022</time>&nbsp;</p></div></td><td class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b38261da0e100713c9b4b" href="https://arterisip.atlassian.net/wiki/people/624b38261da0e100713c9b4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bill Chandler (Deactivated)</a></p><p>and others</p></div></td></tr><tr><td class="confluenceTd">0.1</td><td class="confluenceTd"><div class="content-wrapper"><p><time datetime="2022-05-05" class="date-past">05 May 2022</time>&nbsp;</p></div></td><td class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a> <a class="confluence-userlink user-mention" data-account-id="624b38261da0e100713c9b4b" href="https://arterisip.atlassian.net/wiki/people/624b38261da0e100713c9b4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bill Chandler (Deactivated)</a></p></div></td></tr><tr><td class="confluenceTd">1.0</td><td class="confluenceTd"><time datetime="2022-10-14" class="date-past">14 Oct 2022</time>&nbsp;</td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></p><p><a class="confluence-userlink user-mention" data-account-id="622a20dea1245000688ba084" href="https://arterisip.atlassian.net/wiki/people/622a20dea1245000688ba084?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Akarsh Hebbar (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b37684fe01d006ba96e15" href="https://arterisip.atlassian.net/wiki/people/624b37684fe01d006ba96e15?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Michael Frank (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="5ef544d64d302e0ac31d750a" href="https://arterisip.atlassian.net/wiki/people/5ef544d64d302e0ac31d750a?ref=confluence" target="_blank" data-linked-resource-id="787365" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Bernard Bonardi</a></p></td></tr><tr><td colspan="1" class="confluenceTd">1.1</td><td colspan="1" class="confluenceTd"><time datetime="2022-10-27" class="date-past">27 Oct 2022</time>&nbsp;</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-Introduction">Introduction</h1><h1 id="Ncore3.4DVETestplan:-TestbenchDescription">Testbench Description</h1><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16170826/dve-env.webp?version=1&amp;modificationDate=1666821440710&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="67895418" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="dve-env.webp" data-linked-resource-content-type="application/octet-stream" data-linked-resource-container-id="16170826" data-linked-resource-container-version="34">dve-env.webp</a></p><h2 id="Ncore3.4DVETestplan:-PerformanceCounters">Performance Counters</h2><p>We are going to tap the performance counter outputs and the events that feed into them directly. Accessing the performance counters over APB will cause a nondeterministic delay in access to the outputs of the counters which makes e.g. counter clearing very difficult to check.</p><p>SystemVerilog events will be used to propagate notice of monitored events to the scoreboard, allowing us to check them against the expected number of events from the stimulus. (This is how the DtwDbgReq captured/dropped events are already handled in the DVE bench.) Correctness of these events is verified even when counting of these events is not currently enabled.</p><p>For events for which counting is enabled, we need a way to observe the output of the counter block synchronously, without resort to APB. This requires tapping the counter output inside <code>dve_tb_top.sv</code>, since there isn't an interface there to attach a proper monitor to. A performance counter state structure, containing the current values of all the performance counter configuration and value registers, will be sent to the scoreboard on a change of any of them, and their current state will be checked against the expected state in the scoreboard at this time.</p><h2 id="Ncore3.4DVETestplan:-TraceAccumulate">Trace Accumulate</h2><p>The TACC test code will be integrated into the existing DVE scoreboard. since it already has the SMI monitors and CSR access hooks that we need. The code uses the dve_dtwdbg_reader to write to the CSRs driving the state machine and read the results from the trace accumulator.</p><h3 id="Ncore3.4DVETestplan:-TraceLoss">Trace Loss</h3><p>Trace loss testing uses the BufferIsFull register to determine when we are currently dropping packets. We will then see packet loss either immediately (in the case of a circular buffer) or one buffer length later (in the case of a linear buffer). However, due to timing differences we cannot know exactly how many packets were dropped during each window. Instead, we will check RTL's drop count in the performance counters to compare it to DV's own idea of how many packets were dropped.</p><p>This uses the plusarg <code>+dve_dtw_dbg_loss</code> to cause the testbench to delay starting to read until the buffer fills up, to force trace loss to occur. A random offset will be added to this to test trace loss at times when the read/write pointer are not at the boundaries of the buffer memory.</p><p>Trace loss needs to be tested both with and without <code>+dve_dtw_dbg_circular</code>. Whether the buffer is circular or not only affects behavior in a trace loss condition.</p><h3 id="Ncore3.4DVETestplan:-DataNetwork(DROPPED)">Data Network (DROPPED)</h3><p>Existing FSYS benches don't observe the information we need to guarantee that DTW packets cross the network correctly. The data network is a Legato SMI network, so the existing Legato testbench will give the best guarantees of data integrity and no packet loss with minimal scoreboard development. However, integrating this testbench into the NCore build system is nontrivial, since it was written for a symphony environment.</p><p>A separate FSYS scoreboard for trace could also be written, connecting the capture testbenches to the accumulator testbench. This would require a scoreboard to be developed.</p><h3 id="Ncore3.4DVETestplan:-ECCErrorInjection">ECC Error Injection</h3><p>The ECC error injection mechanism injects errors using the SRAM built-in <code>inject_single_error, inject_double_error, and inject_addr_error</code> functions. These correctible and uncorrectible errors are also observed by tapping the event signals within the RTL: the counts must match. We cannot necessarily detect that an uncorrectible error has occurred by observing the uncorrected error in the data bits read out, if both injected error bits are in the address or ECC bits, and in the event of an address error the data bits read out will be unrelated to the expected data bits, so we simply disable data correctness checking for error test cases and only use the error test cases to make sure the injected/seen counts match.</p><h2 id="Ncore3.4DVETestplan:-ConfigurationSpace">Configuration Space</h2><p>The nPerformanceCounters configuration space has already been covered by Ncore3.2 testing. Four new configs are required to cover the space for nMainTraceBufSize.</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Parameters</th><th class="confluenceTh"><br /></th></tr><tr><td class="confluenceTd">nPerformanceCounters</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">nMainTraceBufSize</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-FeaturesandTestlist">Features and Testlist</h1><h2 id="Ncore3.4DVETestplan:-PerformanceMonitor">Performance Monitor</h2><h3 id="Ncore3.4DVETestplan:-Stimulus">Stimulus</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th colspan="1" class="confluenceTh">Name of Field</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Constraint</th><th colspan="1" class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Implemented</th><th colspan="1" class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd">DVEMCNTCR Master Count Enable</td><td colspan="1" class="confluenceTd">Intermittently set and clear the master enable bit.</td><td colspan="1" class="confluenceTd"><p>Bit 0 of xCNTCR</p><p>Access: R/W</p><p>Reset: write 0</p><p>Write one to enable counting.</p></td><td colspan="1" class="confluenceTd">PerfCountArch<br /><br />section 1.3.3</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.PerfMon.MasterTrigger</td><td class="confluenceTd">dv/common/lib_tb/perf_counter/perf_cnt_unit_cfg_seq.sv<br /><br /><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>DVEMCNTCR Local Count Enable</p></td><td colspan="1" class="confluenceTd">Intermittently set and clear the local enable bits.</td><td colspan="1" class="confluenceTd"><p>Bit 0 of xCNTCR</p><p>Access: R/W</p><p>Reset: write 0</p><p>Write one to enable counting.</p></td><td colspan="1" class="confluenceTd">PerfCountArch<br /><br />section 1.3.3</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.PerfMon.LocalTrigger</td><td class="confluenceTd">runsim_testlist.json</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>sequence from <a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a> , <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> will integrate</p></div></td></tr><tr><td colspan="1" class="confluenceTd"><p>DVEMCNTCR Local Count Clear</p></td><td class="confluenceTd">Inject counter clears occasionally.</td><td colspan="1" class="confluenceTd"><p>Bit 1 of&nbsp;xCNTCR</p><p>Access: WSC</p><p>Write one to clear the counter (both CNTVR and CNTSR)&nbsp;</p></td><td colspan="1" class="confluenceTd">PerfCountArch<br /><br />section 1.3.3</td><td class="confluenceTd">#Stimulus.DVE.PerfMon.PerfCountClear</td><td class="confluenceTd">runsim_testlist.json</td><td class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><div class="content-wrapper"><p>sequence from <a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a> , <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> will integrate</p></div></td></tr></tbody></table></div><h3 id="Ncore3.4DVETestplan:-FunctionalChecks">Functional Checks</h3><p>Most performance counter features were already done in Ncore3.2 or are handled in the perfmon unit TB. All the tests of these DVE-specific registers use the SMI_1_Tx_Stall_event event, which is the default in Zied's test cases designed for this and gives us good traffic to test this functionality.</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 13.2572%;" /><col style="width: 19.5319%;" /><col style="width: 35.1481%;" /><col style="width: 9.45431%;" /><col /><col style="width: 6.26904%;" /><col style="width: 6.78229%;" /><col style="width: 9.55725%;" /></colgroup><tbody><tr><th style="width: 13.258%;" class="confluenceTh">Scenario</th><th colspan="1" class="confluenceTh">Ref Doc</th><th style="width: 35.149%;" class="confluenceTh">Hash Tag</th><th style="width: 9.45529%;" class="confluenceTh">TB Location</th><th colspan="1" class="confluenceTh">Priority</th><th style="width: 6.26927%;" class="confluenceTh">Implemented</th><th style="width: 6.78315%;" class="confluenceTh">Status</th><th style="width: 9.55807%;" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd">Check that master trigger propagates from initiation to the output net on the module boundary</td><td colspan="1" class="confluenceTd">PerfCountArch</td><td colspan="1" class="confluenceTd">#Check.DVE.PerfMon.MasterTrigger</td><td class="confluenceTd">dve_tb_top.sv</td><td colspan="1" class="confluenceTd">Medium</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">May be better done at FSYS</td></tr></tbody></table></div><h3 id="Ncore3.4DVETestplan:-Configs">Configs</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /></colgroup><tbody><tr><th class="confluenceTh">Config</th></tr><tr><td class="confluenceTd"><p>hw_cfg_7</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_meye_q7_ioc_4c1</p></td></tr></tbody></table></div><h2 id="Ncore3.4DVETestplan:-TraceAccumulate.1">Trace Accumulate</h2><h3 id="Ncore3.4DVETestplan:-Stimulus.1">Stimulus</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col style="width: 117.0px;" /><col style="width: 102.0px;" /><col style="width: 94.0px;" /><col style="width: 95.0px;" /><col style="width: 78.0px;" /><col style="width: 103.0px;" /><col style="width: 71.0px;" /><col style="width: 112.0px;" /><col style="width: 65.0px;" /><col style="width: 82.0px;" /></colgroup><tbody><tr><th class="confluenceTh">Name of Field</th><th class="confluenceTh">Description</th><th class="confluenceTh">Constraint</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">+num_dtw_dbg_requests=63</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.ReadOut</td><td colspan="1" class="confluenceTd">dv/dve/env/dve_dtwdbg_reader.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd">just a normal buffer readout</td></tr><tr><td class="confluenceTd">BufferIsCircular</td><td colspan="1" class="confluenceTd">trace_accumulate_loss_linear</td><td colspan="1" class="confluenceTd"><p>+dve_dtw_dbg_circular=0</p><p>+dve_dtw_dbg_loss=1</p><p>+num_dtw_dbg_requests=100</p></td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.Loss</td><td colspan="1" class="confluenceTd">dv/dve/seq/dve_seq.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">BufferIsCircular</td><td colspan="1" class="confluenceTd">trace_accumulate_loss_circular</td><td colspan="1" class="confluenceTd"><p>+dve_dtw_dbg_circular=1</p><p>+dve_dtw_dbg_loss=1</p><p>+num_dtw_dbg_requests=100</p></td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.Loss</td><td colspan="1" class="confluenceTd">dv/dve/seq/dve_seq.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">BufferClear</td><td colspan="1" class="confluenceTd">trace_accumulate_buffer_clear_linear</td><td colspan="1" class="confluenceTd">+dve_dtw_dbg_circular=0</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.Clear</td><td colspan="1" class="confluenceTd"><p>dv/dve/tests/dve_buffer_clear_test.svh</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">BufferClear</td><td colspan="1" class="confluenceTd">trace_accumulate_buffer_clear_circular</td><td colspan="1" class="confluenceTd">+dve_dtw_dbg_circular=1</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.Clear</td><td colspan="1" class="confluenceTd"><p>dv/dve/tests/dve_buffer_clear_test.svh</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">trace_accumulate_drop_k_linear</td><td colspan="1" class="confluenceTd">+dve_dtw_dbg_circular=0</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.DropK</td><td colspan="1" class="confluenceTd"><p>dv/dve/tests/dve_buffer_drop_k_test.svh</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">trace_accumulate_drop_k_circular</td><td colspan="1" class="confluenceTd">+dve_dtw_dbg_circular=1</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.DropK</td><td colspan="1" class="confluenceTd">dv/dve/tests/dve_buffer_drop_k_test.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">trace_accumulate_error_test</td><td colspan="1" class="confluenceTd">+enable_errors=1</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.ECCError</td><td colspan="1" class="confluenceTd">dv/dve/seq/dve_seq.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">timestamp</td><td colspan="1" class="confluenceTd">trace_accumulate_ts_roll</td><td colspan="1" class="confluenceTd">+dve_initial_timestamp=4294965248</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.TSRollover</td><td colspan="1" class="confluenceTd">dv/dve/tb/dve_tb_top.sv</td><td colspan="1" class="confluenceTd">Low</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4DVETestplan:-FunctionalChecks.1">Functional Checks</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th style="width: 13.258%;" class="confluenceTh">Scenario</th><th class="confluenceTh">Ref Doc</th><th style="width: 35.149%;" class="confluenceTh">Hash Tag</th><th style="width: 9.45529%;" class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th style="width: 6.26927%;" class="confluenceTh">Implemented</th><th style="width: 6.78315%;" class="confluenceTh">Status</th><th style="width: 9.55807%;" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd">basic integrity checks</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Check.DVE.v3.2.Integrity</td><td colspan="1" class="confluenceTd">dv/dve/env/dve_sb.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">packet loss in random tests</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Check.DVE.v3.2.Loss</td><td class="confluenceTd">dv/dve/env/dve_sb.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">buffer clear functionality</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Check.DVE.v3.2.Clear</td><td class="confluenceTd">dv/dve/tests/dve_buffer_clear_test.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">loss of specific packets in directed tests</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Check.DVE.v3.2.DropK</td><td class="confluenceTd">dv/dve/tests/dve_buffer_drop_k_test.svh</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">timestamp rollover handling</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Check.DVE.v3.2.TSRoll</td><td class="confluenceTd">dv/dve/env/dve_sb.svh</td><td class="confluenceTd">Low</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4DVETestplan:-Configs.1">Configs</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th colspan="1" class="confluenceTh">Config</th><th class="confluenceTh"><br /></th></tr><tr><td colspan="1" class="confluenceTd"><p>hw_cfg_7</p></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_long_tacc</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_short_tacc</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_9</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_9_256_tacc</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_9_512_tacc</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_resiliency_duplication_pma</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_resiliency_parity</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_10</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="Ncore3.4DVETestplan:-DVM/SysCoFeatures">DVM/SysCo Features</h2><h3 id="Ncore3.4DVETestplan:-Stimulus.2">Stimulus</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 88.7574%;"><colgroup><col style="width: 16.1106%;" /><col style="width: 9.72355%;" /><col style="width: 19.0658%;" /><col style="width: 6.76835%;" /><col style="width: 7.43565%;" /><col style="width: 9.43756%;" /><col style="width: 6.76835%;" /><col style="width: 10.6768%;" /><col style="width: 6.19638%;" /><col style="width: 7.81697%;" /></colgroup><tbody><tr><th class="confluenceTh">Name of Field</th><th class="confluenceTh">Description</th><th class="confluenceTh">Constraint</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd"><strong>CMD Req</strong></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd">#Stimulus.DVE.CmdReq</td><td class="confluenceTd">dve_cntr.svh</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">smi_steer</td><td colspan="1" class="confluenceTd"><div style="text-align: left;">This field is used to indicate steering of the message the transport fabric should apply to this message.</div></td><td colspan="1" class="confluenceTd">Random</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_targ_ncore_unit_id</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">FUID of the target Ncore unit of the message</p></td><td colspan="1" class="confluenceTd">DVE's funitID</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.3.2.1</p></td><td colspan="1" class="confluenceTd">#Stimulus.DVE.CmdReq.TgDVE_FUNIT_ID</td><td colspan="1" class="confluenceTd">dve_cntr.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_src_ncore_unit_id</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">FUID of the Ncore unit that is initiating the message.</p></td><td colspan="1" class="confluenceTd">Randomly pick from DVM cmd capable AIU's FunitID pool.</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.3.2.2</p></td><td colspan="1" class="confluenceTd">#Stimulus.DVE.CmdReq.Src_DVM_AIU_FUNIT_IDS</td><td colspan="1" class="confluenceTd">dve_seq.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_tier</td><td colspan="1" class="confluenceTd"><div style="text-align: left;">Traffic Tier of the message for use by the transport fabric</div></td><td colspan="1" class="confluenceTd">Random</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_qos</td><td colspan="1" class="confluenceTd"><span data-colorid="ih8mx9in2t">Quality of Service label field</span></td><td colspan="1" class="confluenceTd">Random</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_pri</td><td colspan="1" class="confluenceTd"><div style="text-align: left;">Priority of the message to be used by the transport fabric.</div></td><td colspan="1" class="confluenceTd">Random</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_type</td><td colspan="1" class="confluenceTd"><span data-colorid="mm3bgtbf2d">Type of the CCMP message</span></td><td colspan="1" class="confluenceTd">DVM_MSG</td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 3.1 &ndash; TABLE 1</p><p>Section 4.3.2.3</p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_id</td><td colspan="1" class="confluenceTd"><span data-colorid="nftd3yt0gv">unique identifier sender of the message assigns to it.</span></td><td colspan="1" class="confluenceTd">Sequence keeps a pool of message ids per DVM supported AIUs and picks a unique value from that pool.</td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><span>ConcertoCProtocolArch.pdf</span></p><p style="text-align: left;"><span><span>Section 4.3.2.4</span></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_user</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">This field doesn't exist in non-resilient configs. &quot;in resiliency mode will have to be correct protection bits - Khaleel&quot;</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_err</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error tests</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_cmstatus</td><td colspan="1" class="confluenceTd"><span data-colorid="qtp07tgxdb">Input-only for CMDReq. Used to deliver transport encountered errors to target uni</span></td><td colspan="1" class="confluenceTd">0 in non-error tests</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.2 - TABLE 4.3</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_addr</td><td colspan="1" class="confluenceTd"><span data-colorid="hbg5plysu4">address field of the native operation</span></td><td colspan="1" class="confluenceTd"><p>Bits [13:11] are controlled by knob: cmd_type_weight (Default: 5-20% of times will pick Sync, else non-sync)</p><p>bit 3 - must be set to 0</p><p>Other bits are randomized.</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.2</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_vz</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Visibility</p><p style="text-align: left;">(0 - Coherency Domain Visibility)</p><p style="text-align: left;">(1- System Visibility)</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.4</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_ac</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Allocation Hint</p><p style="text-align: left;">0 - cacheline need not be allocated in the system-cache</p><p style="text-align: left;">1 - Hint to allocate in system cache</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.2</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_ca</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Cacheability</p><p style="text-align: left;">0 - address must not be cached</p><p style="text-align: left;">1 - address is cacheable. system caches must inspect their contents to check if there is an address match</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">cmi_ch</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Coherency Requirement</p><p style="text-align: left;">0 - Non-coherent Access</p><p style="text-align: left;">1 - Coherent Access</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_st</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Storage Type</p><p style="text-align: left;">0 - System memory address</p><p style="text-align: left;">1 - Peripheral Storage</p></td><td colspan="1" class="confluenceTd">Spec says 'x'. DV drives random.</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_en</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Endianness</p><p style="text-align: left;">0 - Little Endian Access</p><p style="text-align: left;">1 - Big Endian Access</p></td><td colspan="1" class="confluenceTd">Spec says NV- DV drives random.</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_es</td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><span>Exclusive Access /Self-Snoop</span></p><p style="text-align: left;">0 - Not an exclusive access / No Self-snoop</p><p style="text-align: left;">1 - Is an exclusive access /Send a snoop for this operation to requestor also.</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.6</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_ns</td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><span>Non-secure Access</span></p><p style="text-align: left;"><span><br /></span></p><p style="text-align: left;"><span>0 - Secure Access</span></p><p style="text-align: left;">1 - Non-secure Access</p></td><td colspan="1" class="confluenceTd">Spec says NV- DV drives random.</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.5</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_pr</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Privileged Access</p><p style="text-align: left;">0 - Application Access</p><p style="text-align: left;">1 - Privileged Access (OS or Hypervisor)</p></td><td colspan="1" class="confluenceTd">Spec says NV- DV drives random.</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.5</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_order</td><td colspan="1" class="confluenceTd"><span data-colorid="h87fdzqoaw">Ordering</span></td><td colspan="1" class="confluenceTd">00</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.4</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_lk</td><td colspan="1" class="confluenceTd"><span data-colorid="ytvmz7xp13">Line-Locking</span></td><td colspan="1" class="confluenceTd">DV drives random as discussed in TestPlan review.</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.2</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_rl</td><td colspan="1" class="confluenceTd"><p>Response Level</p><p><br /></p></td><td colspan="1" class="confluenceTd">2'b01</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.8</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_tm</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Trace Me</p><p style="text-align: left;">0 - No-op</p><p style="text-align: left;">1 - Trace this access</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.3.7</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="g611lf4woy">smi_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_mpf1</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Stashing ops - (Valid | StashTarget)</p><p style="text-align: left;">Atomics ops - ArgV[5:0]</p></td><td colspan="1" class="confluenceTd">Random (spec says don't care)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">dve_cntr.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_mpf2</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">All exclusive ops -</p><p style="text-align: left;">(Valid | FlowId)</p></td><td colspan="1" class="confluenceTd">Random (Spec says (valid, flow_id - lpid value or axi-id, etc)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">dve_cntr.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_size</td><td colspan="1" class="confluenceTd"><span data-colorid="qy8ie3f7aw">Access size in bytes. Number of bytes accessed is 2^Size. Size=3'b111 is reserved.</span></td><td colspan="1" class="confluenceTd">Must be 8 bytes. DV drives 0x3 = 8 bytes</td><td colspan="1" class="confluenceTd"><p style="text-align: left;">ConcertoCProtocolArch.pdf</p><p style="text-align: left;">Section 4.4.3.6</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_intfsize</td><td colspan="1" class="confluenceTd"><span data-colorid="lknp5mm5td">Intfsize in double-words at the receiver of data.&nbsp;</span></td><td colspan="1" class="confluenceTd">Random</td><td colspan="1" class="confluenceTd"><span data-colorid="yh67034ddm">ConcertoCProtocolArch.pdf</span><p style="text-align: left;">Section 4.4.3.7</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="si8kr8qy9u">smi_coverage.svh</span></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_dest_id</td><td colspan="1" class="confluenceTd"><span data-colorid="jamad376ke">target DMIId</span></td><td colspan="1" class="confluenceTd">Random</td><td colspan="1" class="confluenceTd"><span data-colorid="mptanbjbu8">ConcertoCProtocolArch.pdf</span><p style="text-align: left;">Section 4.4.3.8</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_tof</td><td colspan="1" class="confluenceTd"><span data-colorid="vzspf3qdb5">Transaction Ordering Framework to apply to the current</span></td><td colspan="1" class="confluenceTd">3'b000</td><td colspan="1" class="confluenceTd"><span data-colorid="ru9sb28msb">ConcertoCProtocolArch.pdf</span><p style="text-align: left;">Section 4.4.3.9</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_qos</td><td colspan="1" class="confluenceTd"><span data-colorid="b19si6amig">Quality of Service label field</span></td><td colspan="1" class="confluenceTd">Random</td><td colspan="1" class="confluenceTd"><span data-colorid="b2iq9t3goh">&nbsp;</span><span data-colorid="l5e9rrow1m">&nbsp;</span><span data-colorid="hvsw82ed3l">ConcertoCProtocolArch.pdf</span><p style="text-align: left;">Section 4.4.3.10</p></td><td colspan="1" class="confluenceTd"><span data-colorid="v7ptzqpv4d">&nbsp;</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>SNP Rsp</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.construct_snprsp</td><td colspan="1" class="confluenceTd">dve_cntr.svh</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_steer</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_targ_ncore_unit_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">SnpReq.source_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_src_ncore_unit_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">SnpReq.targ_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_tier</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_qos</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_pri</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_type</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">SNP_RSP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_user</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_err</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error tests</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_cmstatus</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error tests</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_rmsg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">SnpReq.msg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_mpf2_dtr_msg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_intfsize</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>STR Rsp</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.construct_str_rsp_pkt</td><td colspan="1" class="confluenceTd">dve_cntr.svh</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_steer</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_targ_ncore_unit_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">StrReq.source_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_src_ncore_unit_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">StrReq.targ_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_tier</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_qos</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_pri</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_type</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">STR_RSP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_user</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_err</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error tests</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_cmstatus</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error tests</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_rmsg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">StrReq.msg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>DTW Req</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Stimulus.DVE.v3.2.construct_dtw_req_pkt</td><td colspan="1" class="confluenceTd">dve_cntr.svh</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_steer</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_targ_ncore_unit_id</td><td colspan="1" class="confluenceTd">FUID of the target Ncore unit of the message</td><td colspan="1" class="confluenceTd">StrReq.source_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_src_ncore_unit_id</td><td colspan="1" class="confluenceTd">FUID of the Ncore unit that is initiating the message</td><td colspan="1" class="confluenceTd">StrReq.target_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_tier</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_qos</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_pri</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_type</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">DTW_DATA_CLN</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_user</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_msg_err</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error cases</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_cmstatus</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error cases</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_rl</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">2'b10</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_tm</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_prim</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_mpf1_stash_nid</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_mpf1_argv</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_rmsg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">StrReq.msg_id</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_rbid</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">StrReq.rbid</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_dp_data</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1 beat of random data</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_dp_be</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">random BE</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_dp_protection</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_dp_dwid</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">smi_dp_dbad</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">0 in non-error cases</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="Ncore3.4DVETestplan:-FunctionalChecks.2">Functional Checks</h3><p>see also <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777248/DVE+v3.0+TestPlan" data-linked-resource-id="16777248" data-linked-resource-version="89" data-linked-resource-type="page">DVE v3.0 TestPlan</a>, for a field-by-field breakdown of expected values returned from RTL</p><div class="table-wrap"><table class="confluenceTable"><colgroup><col style="width: 141.0px;" /><col style="width: 95.0px;" /><col style="width: 108.0px;" /><col style="width: 104.0px;" /><col style="width: 71.0px;" /><col style="width: 112.0px;" /><col style="width: 180.0px;" /><col style="width: 107.0px;" /></colgroup><tbody><tr><th style="width: 13.258%;" class="confluenceTh">Scenario</th><th class="confluenceTh">Ref Doc</th><th style="width: 35.149%;" class="confluenceTh">Hash Tag</th><th style="width: 9.45529%;" class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th style="width: 6.26927%;" class="confluenceTh">Implemented</th><th style="width: 6.78315%;" class="confluenceTh">Status</th><th style="width: 9.55807%;" class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Check the order of SMI messages</td><td colspan="1" class="confluenceTd">DVE3UArch</td><td class="confluenceTd"><p><span data-colorid="j6og3up1r7">#Check.DVE.v3.0.Transaction_order</span></p></td><td class="confluenceTd">dve_sb</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd">Check that a DVM transaction follows same transaction orders as specified in the DVM transaction flow</td></tr><tr><td class="confluenceTd">check only 1 DVM Sync is outstanding</td><td colspan="1" class="confluenceTd">DVE3UArch</td><td class="confluenceTd">#Check.DVE.oneDVMSync</td><td class="confluenceTd">dve_sb</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd">Check that a DVM transaction follows same transaction orders as specified in the DVM transaction flow</td></tr><tr><td class="confluenceTd">Check the snoop credit</td><td colspan="1" class="confluenceTd">DVE3UArch</td><td class="confluenceTd">#Check.DVE.AIU_SNP_Credits</td><td class="confluenceTd">dve_sb</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd">Keep a count of DVM snoop credit per AIU and check the credit is never 0 when a snoop is received. Increment the AIU's snoop credit counter by 2 when a SnpRsp is seen</td></tr><tr><td colspan="1" class="confluenceTd">Check the fields of SMI messages</td><td colspan="1" class="confluenceTd">DVE3UArch</td><td colspan="1" class="confluenceTd">#Check.DVE.SnpRsp_counter</td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><p>Pass</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10029" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16170826_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10029" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10029</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p></td><td colspan="1" class="confluenceTd">Keep a count of DVM snoop credit per AIU and check the credit is never 0 when a snoop is received. Increment the AIU's snoop credit counter by 2 when a SnpRsp is seen</td></tr><tr><td colspan="1" class="confluenceTd">Check funit ID of DVM snoop</td><td colspan="1" class="confluenceTd">DVE3UArch</td><td colspan="1" class="confluenceTd">#Check.DVE.AIU_FUID_Snoop</td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">Check DVE sends snoop to AIU other than the originator of the DVM command</td></tr><tr><td colspan="1" class="confluenceTd"><p>Number of DVM snoops per DVM command</p></td><td colspan="1" class="confluenceTd">DVE3UArch</td><td colspan="1" class="confluenceTd">#Check.DVE.SNP_Capable_AIU</td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">Maintain a counter of how many snoops should be generated based on how many DVM snoop supported AIUs are there in system and check DVE doesn't send more snoops than expected per DVM command.</td></tr><tr><td colspan="1" class="confluenceTd"><p>SysReq Detach</p><p>(idle state)</p></td><td colspan="1" class="confluenceTd"><p>SysCMDUArch</p><p>Section 1.2.2</p></td><td colspan="1" class="confluenceTd"><p>#Stimulus.DVE.SysReq_Detach_IDLE</p><p><br /></p><p>#Check.DVE.SnpReq_Detached_AIU</p></td><td colspan="1" class="confluenceTd"><p>dve_seq</p><p><br /></p><p>dve_sb</p></td><td colspan="1" class="confluenceTd">HIgh</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><p>Send SysReq Detach with fUnitId from current attached aiu.</p><p>Send random DVM traffic from other aiu and make sure no snoop to detached aiu.</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>SysReq Attach</p><p>(idle state)</p></td><td colspan="1" class="confluenceTd"><p>SysCMDUArch</p><p>Section 1.2.2</p></td><td colspan="1" class="confluenceTd"><p>#Stimulus.DVE.SysReq_Attach_IDLE</p><p><br /></p><p>#Check.DVE.SnpReq_attached_AIU</p></td><td colspan="1" class="confluenceTd"><p>dve_seq.svh</p><p>dve_sb.svh</p><p><br /></p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><p>Send SysReq Attach with fUnitId from current detached aiu.</p><p>Send random DVM traffic from other aiu and make sure snoop is sent to attached aiu.</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>SysReq Detach</p><p>(active state)</p></td><td colspan="1" class="confluenceTd"><p>SysCMDUArch</p><p>Section 1.2.2</p></td><td colspan="1" class="confluenceTd"><p>#Check.DVE.Detach_while_Active</p></td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><p>Send SysReq Detach with fUnitd from current attached aiu while there are active DVM transaction(s) going on.</p><p>Make sure no hang occur.</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>SysReq Attach</p><p>(active state)</p></td><td colspan="1" class="confluenceTd"><p>SysCMDUArch</p><p>Section 1.2.2</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">dve_sb/dve_seq</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><p>Send SysReq Detach with fUnitd from current attached aiu while there are active DVM transaction(s) going on.</p><p>Make sure no hang occur.</p></td></tr></tbody></table></div><h3 id="Ncore3.4DVETestplan:-Configs.2">Configs</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col /></colgroup><tbody><tr><th class="confluenceTh">Config</th></tr><tr><td class="confluenceTd">hw_config_2</td></tr><tr><td class="confluenceTd">hw_config_resiliency_duplication_pma</td></tr><tr><td class="confluenceTd">hw_config_resiliency_parity</td></tr><tr><td class="confluenceTd">hw_cfg_7_all_ecc</td></tr><tr><td class="confluenceTd">hw_cfg_7_all_parity</td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7</td></tr><tr><td colspan="1" class="confluenceTd">hw_config_9</td></tr><tr><td colspan="1" class="confluenceTd">hw_config_10</td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_meye_q7_latest</td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-AdvancedCoverage">Advanced Coverage</h1><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 12.6806%;" /><col style="width: 4.31068%;" /><col style="width: 10.8485%;" /><col style="width: 15.7017%;" /><col style="width: 2.95153%;" /><col style="width: 4.50494%;" /><col style="width: 3.50247%;" /><col style="width: 45.4996%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">TB Location</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Master Count Enable cleared as Local Count Enable set</td><td class="confluenceTd">PerfMonArch</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><p>dv/common/lib_tb/perf_counter/perf_cnt_unit_defines.svh</p></td><td class="confluenceTd">L</td><td class="confluenceTd">Cancelled</td><td class="confluenceTd"><br /></td><td class="confluenceTd">These registers do not have specific timing and are not intended for atomic usage. It would be good to characterize this edge case but the customer is expected not to rely on them operating in hard realtime.</td></tr><tr><td class="confluenceTd">Local Count Enable cleared as Master Count Enable set</td><td class="confluenceTd">PerfMonArch</td><td class="confluenceTd"><br /></td><td class="confluenceTd">dv/common/lib_tb/perf_counter/perf_cnt_unit_defines.svh</td><td class="confluenceTd">L</td><td class="confluenceTd">Cancelled</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><div class="content-wrapper"><p>Update: per 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10478" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16170826_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-10478" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-10478</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
these are not even a meaningful thing to measure: these bits are not read directly to understand if count is enabled: instead writing them kicks off a state machine that sets or clears each individual counter's enable bit</p></div></td></tr><tr><td colspan="1" class="confluenceTd">buffer mode</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.Circ</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">circular/linear</td></tr><tr><td colspan="1" class="confluenceTd">buffer reaches full</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.RFull</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">buffer leaves full</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.LFull</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">buffer reaches empty</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.REmpty</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">drop</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.Drop</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">buffer cleared</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Not Started</td><td colspan="1" class="confluenceTd">Cancelled</td><td colspan="1" class="confluenceTd">Buffer clears can only be safely done in a directed test, and our directed tests do not have coverage, so there is no cover point for this per se.</td></tr><tr><td colspan="1" class="confluenceTd">timestamp rollover</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.TsRoll</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">we send a timestamp correction</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.TsCorr</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">positive/positive saturated/negative/negative saturated/zero</td></tr><tr><td colspan="1" class="confluenceTd">We see a correctible error</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.ECCSingle</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">We see an uncorrectible error</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.TACC.ECCDouble</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Cover DVM types</td><td colspan="1" class="confluenceTd">DVE3UArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.DVM.Types</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">Low</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">Cover type of DVM (sync, non-sync types) message in command requests.</td></tr><tr><td colspan="1" class="confluenceTd">Cover AIU's snoop credit being max and min</td><td colspan="1" class="confluenceTd">DVE3UArch</td><td colspan="1" class="confluenceTd">#Cover.DVE.DVM.Credits</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">Low</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">Cover type of DVM (sync, non-sync types) message in command requests.</td></tr><tr><td colspan="1" class="confluenceTd">AIU sends SysReq Attach when AIU is in detached state</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.SysCo.Attach</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">AIU sends SysReq Attach when AIU is in attached state</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.SysCo.DetachRedundant</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">AIU sends SysReq Detach when AIU is in detached state</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.SysCo.AttachRedundant</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">AIU sends SysReq Detach when AIU is in attached state</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.SysCo.Detach</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">AIU sends SysReq Attach when DVE has transactions pending</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.SysCo.AttachPending</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">AIU sends SysReq Detach when DVE has transactions pending</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.SysCo.DetachPending</td><td colspan="1" class="confluenceTd">dve_coverage.svh</td><td colspan="1" class="confluenceTd">HIgh</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-Performance(Latency/Bandwidth)">Performance (Latency/Bandwidth)</h1><p>There is no performance specification specific to DVE perfmon. Any performance requirements that exist are checked by the perfmon VIP test suite.</p><p>DVE TACC is expected to be able to accept a DtwDbgReq beat (that is, 1/8th of a message) on every cycle with no delays, subject to concerto_mux availability. There is no performance specification for debug message readout.</p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 96.8724%;"><colgroup><col style="width: 17.8166%;" /><col style="width: 8.29694%;" /><col style="width: 7.33624%;" /><col style="width: 18.0786%;" /><col style="width: 6.20087%;" /><col style="width: 9.78166%;" /><col style="width: 5.67686%;" /><col style="width: 26.8122%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Final performance number</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Accept debug message without inserting bubbles</td><td class="confluenceTd">TraceUArch</td><td class="confluenceTd">N/A</td><td class="confluenceTd">N/A</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd">DV cannot detect internal bubbles, but we would detect rejected messages by an unexpected drop in the drop_k_linear test, which saturates the interface</td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-Errors">Errors</h1><p>The DVE perfmon block does not generate or propagate errors. Any errors that is it recieving and counting are counted in tests directly from the perfmon VIP test suite. Trace Accumulate can detect and propagate ECC errors from its SRAM. It can also drop packets on a full buffer, but this is neither considered nor handled like an error.</p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 12.3378%;" /><col style="width: 8.03723%;" /><col style="width: 17.5226%;" /><col style="width: 17.9315%;" /><col style="width: 6.59617%;" /><col style="width: 9.47547%;" /><col style="width: 7.93852%;" /><col style="width: 20.1607%;" /></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Testcase</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">Correctible TACC error</td><td class="confluenceTd">TraceUArch</td><td class="confluenceTd">#Test.DVE.TACC.Corr</td><td class="confluenceTd">trace_accumulate_error_test</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Uncorrectible TACC error</td><td class="confluenceTd">TraceUArch</td><td class="confluenceTd">#Test.DVE.TACC.UnCorr</td><td class="confluenceTd">trace_accumulate_error_test</td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">TACC address error</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd">#Test.DVE.TACC.Addr</td><td colspan="1" class="confluenceTd">trace_accumulate_error_test</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">RTL changes expected to this this week ( <time datetime="2022-10-25" class="date-past">25 Oct 2022</time> )</td></tr><tr><td colspan="1" class="confluenceTd"><p><strong>Concerto Header Error:</strong></p><p>Generate a DVM SnpRsp, DtwReq, StrRsp with wrong cm_status.</p></td><td colspan="1" class="confluenceTd"><p>DVE3UArch</p><p>Section 5.1.9</p></td><td colspan="1" class="confluenceTd">#Test.DVE.TACC.cmstatus</td><td colspan="1" class="confluenceTd">err_injection</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that DVE drops the transaction:</p><ul><li>If it was a req type of transaction, DVE should generate matching response with error type in CMStatus field. And not generate snoops for it.</li><li>If it was a Response type of transaction - DVE does nothing. Except for SnpRsp, first error code is preserved and forwarded in CmStatus of CmpRsp</li></ul></td><td colspan="1" class="confluenceTd"><p>DVE3UArch</p><p>Section 5.1.8</p></td><td colspan="1" class="confluenceTd">#Check.DVE.DropTxn</td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that DVE asserts ucerr interrupt pin. This is logged by FSC register, but this will be covered in resiliency testing, not applicable here.</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Cover the cm status error scenario was observed, from scoreboard's information.</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.DropTxn</td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>Concerto data error:</strong><p>Generate DTW with dbad=1.</p><p>Wait for dtwrsp, cmprsp (with data error) and issue StrRsp.</p></td><td colspan="1" class="confluenceTd"><p>DVE3UArch</p><p>Section 5.1.9</p></td><td colspan="1" class="confluenceTd">#Test.DVE.DTWreq.dbad</td><td colspan="1" class="confluenceTd"><p>random_dbad_on_DTWreq</p><p>alt_dbad_on_DTWreq</p></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that DVE drops the DTW and doesnt start sending out snoops for the matching DVM transaction.</p><p>Check that DVE sends DtwRsp &amp; CmpRsp with data error in CMStatus.</p></td><td colspan="1" class="confluenceTd"><p>DVE3UArch</p><p>Section 5.1.8</p></td><td colspan="1" class="confluenceTd">#Check.DVE.DTWreq.Drop</td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Cover the data error scenario was observed from scoreboard's information</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">#Cover.DVE.DTWreq.Drop</td><td colspan="1" class="confluenceTd">dve_sb</td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Not Started</td><td colspan="1" class="confluenceTd">Not Started</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-CSR">CSR</h1><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 9.13706%;" /><col style="width: 11.5059%;" /><col style="width: 10.0677%;" /><col style="width: 19.1201%;" /><col style="width: 9.64467%;" /><col style="width: 5.66836%;" /><col style="width: 6.00677%;" /><col style="width: 9.47547%;" /><col style="width: 5.49915%;" /><col style="width: 13.8748%;" /></colgroup><tbody><tr><th class="confluenceTh">Register</th><th class="confluenceTh">Register Description</th><th class="confluenceTh">Register Fields</th><th class="confluenceTh">Testcase</th><th class="confluenceTh">RefDoc</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Priority</th><th class="confluenceTh">Implemented</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">DVEMCNTCR</td><td class="confluenceTd">DVE local count clear</td><td class="confluenceTd">Count Clear</td><td class="confluenceTd">perfmon_counter_local_clear</td><td class="confluenceTd">PerfCountArch</td><td class="confluenceTd"><br /></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd">these correspond 1:1 with the stimulus</td></tr><tr><td class="confluenceTd">DVEMCNTCR</td><td class="confluenceTd">DVE local count enable</td><td class="confluenceTd">Count Enable</td><td class="confluenceTd">perfmon_counter_local_enable</td><td class="confluenceTd">PerfCountArch</td><td class="confluenceTd"><br /></td><td class="confluenceTd">High</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">DVEMCNTCR</td><td class="confluenceTd">DVE global count enable</td><td class="confluenceTd">Global Count Enable</td><td class="confluenceTd">perfmon_counter_global_enable</td><td class="confluenceTd">PerfCountArch</td><td class="confluenceTd"><br /></td><td class="confluenceTd">HIgh</td><td class="confluenceTd">Done</td><td class="confluenceTd">Pass</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DVETASCR</td><td colspan="1" class="confluenceTd">circular/linear buffer</td><td colspan="1" class="confluenceTd">BufferIsCircular</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">Set only at begining of test</td></tr><tr><td colspan="1" class="confluenceTd">DVETASCR</td><td colspan="1" class="confluenceTd">buffer emptiness</td><td colspan="1" class="confluenceTd">BufferIsEmpty</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">All following routinely used during all trace tests</td></tr><tr><td colspan="1" class="confluenceTd">DVETASCR</td><td colspan="1" class="confluenceTd">buffer fullness</td><td colspan="1" class="confluenceTd">BufferIsFull</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DVETASCR</td><td colspan="1" class="confluenceTd">start a read</td><td colspan="1" class="confluenceTd">BufferRead</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DVETASCR</td><td colspan="1" class="confluenceTd">clear the buffer</td><td colspan="1" class="confluenceTd">BufferClear</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DVETADTSR</td><td colspan="1" class="confluenceTd">timestamp of reception of a DtwDbgReq</td><td colspan="1" class="confluenceTd">timestamp</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DVETADHR</td><td colspan="1" class="confluenceTd">indicates a completed read</td><td colspan="1" class="confluenceTd">valid</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DVETADHR</td><td colspan="1" class="confluenceTd">source of DtwDbgReq</td><td colspan="1" class="confluenceTd">fid</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DVETADnR</td><td colspan="1" class="confluenceTd">debug data</td><td colspan="1" class="confluenceTd">data</td><td colspan="1" class="confluenceTd">trace_accumulate</td><td colspan="1" class="confluenceTd">TraceUArch</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">High</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="Ncore3.4DVETestplan:-References">References</h1><p>PerfCountArch: <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=/30510577/41386910/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf" rel="nofollow">https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=/30510577/41386910/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf</a></p><p>TraceUArch: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159955/Ncore+3.2+Trace+and+Debug+Micro+Architecture+Specification" data-linked-resource-id="16159955" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2 Trace and Debug Micro Architecture Specification</a></p><p>DVE3.0Testplan: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777248/DVE+v3.0+TestPlan" data-linked-resource-id="16777248" data-linked-resource-version="89" data-linked-resource-type="page">DVE v3.0 TestPlan</a></p><p>DVE3UArch: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161607/Ncore+3.0+DVE+Micro-Architecture+Specification" data-linked-resource-id="16161607" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.0 DVE Micro-Architecture Specification</a></p><p><br /></p>