

================================================================
== Vitis HLS Report for 'mm2_stage_0_1'
================================================================
* Date:           Wed Jan 14 16:22:30 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   280130|   280130|  2.801 ms|  2.801 ms|  280130|  280130|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66        |mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1        |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73             |mm2_stage_0_1_Pipeline_l_S_i_0_i1             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80        |mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2        |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85  |mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94             |mm2_stage_0_1_Pipeline_l_S_i_4_i3             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1  |     8704|     8704|       136|          -|          -|    64|        no|
        |- l_S_j_2_j2  |   271424|   271424|      4241|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       52|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      581|      837|    -|
|Memory               |       11|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      252|    -|
|Register             |        -|     -|       43|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       11|     5|      624|     1141|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66        |mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1        |        0|   0|   17|   74|    0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80        |mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2        |        0|   0|    9|   52|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73             |mm2_stage_0_1_Pipeline_l_S_i_0_i1             |        0|   0|   22|   82|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94             |mm2_stage_0_1_Pipeline_l_S_i_4_i3             |        0|   0|   22|   82|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85  |mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2  |        0|   5|  511|  547|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        0|   5|  581|  837|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |C_buffer_U  |mm2_stage_0_1_C_buffer  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |d_col_U     |mm2_stage_0_1_d_col     |        2|  0|   0|    0|    64|   32|     1|         2048|
    |v18_U       |mm2_stage_0_1_v18       |        1|  0|   0|    0|    64|   32|     1|         2048|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       11|  0|   0|    0|  4224|   96|     3|       135168|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_116_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln65_fu_145_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln53_fu_110_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln65_fu_139_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  52|          29|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |C_buffer_address0  |  14|          3|   12|         36|
    |C_buffer_ce0       |  14|          3|    1|          3|
    |C_buffer_we0       |   9|          2|    1|          2|
    |ap_NS_fsm          |  65|         12|    1|         12|
    |ap_done            |   9|          2|    1|          2|
    |d_col_address0     |  20|          4|    6|         24|
    |d_col_ce0          |  20|          4|    1|          4|
    |d_col_ce1          |   9|          2|    1|          2|
    |d_col_d0           |  14|          3|   32|         96|
    |d_col_we0          |  14|          3|    1|          3|
    |j1_fu_46           |   9|          2|    7|         14|
    |j2_fu_62           |   9|          2|    7|         14|
    |v18_address0       |  14|          3|    6|         18|
    |v18_ce0            |  14|          3|    1|          3|
    |v18_we0            |   9|          2|    1|          2|
    |v611_read          |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 252|         52|   80|        237|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  11|   0|   11|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66_ap_start_reg        |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80_ap_start_reg        |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73_ap_start_reg             |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94_ap_start_reg             |   1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85_ap_start_reg  |   1|   0|    1|          0|
    |j1_fu_46                                                             |   7|   0|    7|          0|
    |j2_fu_62                                                             |   7|   0|    7|          0|
    |trunc_ln54_reg_170                                                   |   6|   0|    6|          0|
    |trunc_ln66_reg_185                                                   |   6|   0|    6|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  43|   0|   43|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|v13_address0  |  out|   12|   ap_memory|            v13|         array|
|v13_ce0       |  out|    1|   ap_memory|            v13|         array|
|v13_q0        |   in|   32|   ap_memory|            v13|         array|
|v14_address0  |  out|   12|   ap_memory|            v14|         array|
|v14_ce0       |  out|    1|   ap_memory|            v14|         array|
|v14_we0       |  out|    1|   ap_memory|            v14|         array|
|v14_d0        |  out|   32|   ap_memory|            v14|         array|
|v611_dout     |   in|   32|     ap_fifo|           v611|       pointer|
|v611_empty_n  |   in|    1|     ap_fifo|           v611|       pointer|
|v611_read     |  out|    1|     ap_fifo|           v611|       pointer|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 12 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%C_buffer = alloca i64 1" [kernel.cpp:52]   --->   Operation 14 'alloca' 'C_buffer' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%v18 = alloca i64 1" [kernel.cpp:54]   --->   Operation 15 'alloca' 'v18' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%d_col = alloca i64 1" [kernel.cpp:66]   --->   Operation 16 'alloca' 'd_col' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln53 = store i7 0, i7 %j1" [kernel.cpp:53]   --->   Operation 17 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln53 = br void" [kernel.cpp:53]   --->   Operation 18 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j1_1 = load i7 %j1" [kernel.cpp:54]   --->   Operation 19 'load' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.71ns)   --->   "%icmp_ln53 = icmp_eq  i7 %j1_1, i7 64" [kernel.cpp:53]   --->   Operation 20 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%add_ln53 = add i7 %j1_1, i7 1" [kernel.cpp:53]   --->   Operation 22 'add' 'add_ln53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split14, void %.preheader2.preheader" [kernel.cpp:53]   --->   Operation 23 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i7 %j1_1" [kernel.cpp:54]   --->   Operation 24 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_45' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1, i32 %v611, i32 %v18"   --->   Operation 26 'call' 'call_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln53 = store i7 %add_ln53, i7 %j1" [kernel.cpp:53]   --->   Operation 27 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 28 'alloca' 'j2' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln65 = store i7 0, i7 %j2" [kernel.cpp:65]   --->   Operation 29 'store' 'store_ln65' <Predicate = (icmp_ln53)> <Delay = 0.46>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln65 = br void %.preheader2" [kernel.cpp:65]   --->   Operation 30 'br' 'br_ln65' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1, i32 %v611, i32 %v18"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln54 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1, i6 %trunc_ln54, i32 %C_buffer, i32 %v18" [kernel.cpp:54]   --->   Operation 32 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [kernel.cpp:54]   --->   Operation 33 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln54 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1, i6 %trunc_ln54, i32 %C_buffer, i32 %v18" [kernel.cpp:54]   --->   Operation 34 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.31>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%j2_1 = load i7 %j2" [kernel.cpp:66]   --->   Operation 36 'load' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.71ns)   --->   "%icmp_ln65 = icmp_eq  i7 %j2_1, i7 64" [kernel.cpp:65]   --->   Operation 37 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 38 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln65 = add i7 %j2_1, i7 1" [kernel.cpp:65]   --->   Operation 39 'add' 'add_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split8, void" [kernel.cpp:65]   --->   Operation 40 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i7 %j2_1" [kernel.cpp:66]   --->   Operation 41 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2, i32 %d_col"   --->   Operation 42 'call' 'call_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln65 = store i7 %add_ln65, i7 %j2" [kernel.cpp:65]   --->   Operation 43 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.46>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [kernel.cpp:87]   --->   Operation 44 'ret' 'ret_ln87' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2, i32 %d_col"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 2.29>
ST_8 : Operation 46 [2/2] (2.29ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln66, i32 %v13, i32 %C_buffer, i32 %d_col" [kernel.cpp:66]   --->   Operation 46 'call' 'call_ln66' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln66, i32 %v13, i32 %C_buffer, i32 %d_col" [kernel.cpp:66]   --->   Operation 47 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln66, i32 %v14, i32 %d_col" [kernel.cpp:66]   --->   Operation 48 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [kernel.cpp:66]   --->   Operation 49 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln66, i32 %v14, i32 %d_col" [kernel.cpp:66]   --->   Operation 50 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v611]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                (alloca           ) [ 011111000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
C_buffer          (alloca           ) [ 001111111111]
v18               (alloca           ) [ 001111000000]
d_col             (alloca           ) [ 001111111111]
store_ln53        (store            ) [ 000000000000]
br_ln53           (br               ) [ 000000000000]
j1_1              (load             ) [ 000000000000]
icmp_ln53         (icmp             ) [ 001111000000]
empty             (speclooptripcount) [ 000000000000]
add_ln53          (add              ) [ 000000000000]
br_ln53           (br               ) [ 000000000000]
trunc_ln54        (trunc            ) [ 000111000000]
empty_45          (wait             ) [ 000000000000]
store_ln53        (store            ) [ 000000000000]
j2                (alloca           ) [ 001111111111]
store_ln65        (store            ) [ 000000000000]
br_ln65           (br               ) [ 000000000000]
call_ln0          (call             ) [ 000000000000]
specloopname_ln54 (specloopname     ) [ 000000000000]
call_ln54         (call             ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
j2_1              (load             ) [ 000000000000]
icmp_ln65         (icmp             ) [ 000000111111]
empty_46          (speclooptripcount) [ 000000000000]
add_ln65          (add              ) [ 000000000000]
br_ln65           (br               ) [ 000000000000]
trunc_ln66        (trunc            ) [ 000000011111]
store_ln65        (store            ) [ 000000000000]
ret_ln87          (ret              ) [ 000000000000]
call_ln0          (call             ) [ 000000000000]
call_ln66         (call             ) [ 000000000000]
specloopname_ln66 (specloopname     ) [ 000000000000]
call_ln66         (call             ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v611">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v611"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_i_0_i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_i_4_i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="C_buffer_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="v18_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v18/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="d_col_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_col/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="6" slack="2"/>
<pin id="76" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="2"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="4"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/10 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln53_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="j1_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="1"/>
<pin id="109" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln53_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln53_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln54_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln53_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln65_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j2_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_1/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln65_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln65_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln66_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln65_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/6 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="trunc_ln54_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="2"/>
<pin id="172" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="175" class="1005" name="j2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="trunc_ln66_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="2"/>
<pin id="187" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="116" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="136" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="145" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="46" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="173"><net_src comp="122" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="178"><net_src comp="62" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="188"><net_src comp="151" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v14 | {10 11 }
 - Input state : 
	Port: mm2_stage_0.1 : v13 | {8 9 }
	Port: mm2_stage_0.1 : v611 | {2 3 }
  - Chain level:
	State 1
		store_ln53 : 1
	State 2
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		trunc_ln54 : 1
		store_ln53 : 2
		store_ln65 : 1
	State 3
	State 4
	State 5
	State 6
		icmp_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
		trunc_ln66 : 1
		store_ln65 : 2
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_55_1_fu_66    |    0    |    0    |    14   |    24   |
|          |       grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_fu_73      |    0    |   0.46  |    31   |    52   |
|   call   |    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_67_2_fu_80    |    0    |    0    |    7    |    24   |
|          | grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_85 |    5    |   1.84  |   523   |   476   |
|          |       grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_94      |    0    |   0.46  |    31   |    52   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    add   |                     add_ln53_fu_116                    |    0    |    0    |    0    |    14   |
|          |                     add_ln65_fu_145                    |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln53_fu_110                    |    0    |    0    |    0    |    10   |
|          |                    icmp_ln65_fu_139                    |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln54_fu_122                   |    0    |    0    |    0    |    0    |
|          |                    trunc_ln66_fu_151                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    5    |   2.76  |   606   |   676   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|C_buffer|    8   |    0   |    0   |    0   |
|  d_col |    2   |    0   |    0   |    0   |
|   v18  |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   11   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    j1_reg_160    |    7   |
|    j2_reg_175    |    7   |
|trunc_ln54_reg_170|    6   |
|trunc_ln66_reg_185|    6   |
+------------------+--------+
|       Total      |   26   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    2   |   606  |   676  |    -   |
|   Memory  |   11   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   26   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |    5   |    2   |   632  |   676  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
