/************************************************************************

 Copyright 2023 IHP PDK Authors
 
 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at
 
    https://www.apache.org/licenses/LICENSE-2.0
 
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License. 
 
************************************************************************/

library(RM_IHPSG13_1P_256x48_c2_bm_bist_typ_1p20V_25C) {	
	technology (cmos) ;
	delay_model : table_lookup ;
	define ("add_pg_pin_to_lib",  "library",  "boolean");
	add_pg_pin_to_lib : true;
	voltage_map ( VDD, 1.20);
	voltage_map ( VDDARRAY, 1.20);
	voltage_map ( VSS, 0.000000 );
	
	date            : "Fri Nov 17 08:18:04 2023" ;
	comment         : "IHP Microelectronics GmbH, 2023" ;
	revision        : 1.0.4 ;
	simulation      : true ;
	nom_process     : 1 ;
	nom_temperature : 25 ;
	nom_voltage     : 1.20 ;
	
	operating_conditions("typ_1p20V_25C"){
	    process     : 1 ;
	    temperature : 25 ;
	    voltage     : 1.20 ;
	    tree_type   : "balanced_tree" ;
	}
	
	default_operating_conditions  : typ_1p20V_25C ;
	default_max_transition        : 1.0 ;
	default_fanout_load           : 1.0 ;
	default_inout_pin_cap         : 0.0 ;
	default_input_pin_cap         : 0.0 ;
	default_output_pin_cap        : 0.0 ;
	default_cell_leakage_power    : 0.0 ;
	default_leakage_power_density : 0.0 ;
	 
	slew_lower_threshold_pct_rise : 30 ;
	slew_upper_threshold_pct_rise : 70 ;
	input_threshold_pct_fall      : 50 ;
	output_threshold_pct_fall     : 50 ;
	input_threshold_pct_rise      : 50 ;
	output_threshold_pct_rise     : 50 ;
	slew_lower_threshold_pct_fall : 30 ;
	slew_upper_threshold_pct_fall : 70 ;
	slew_derate_from_library      : 0.5;
	k_volt_cell_leakage_power     : 0.0 ;
	k_temp_cell_leakage_power     : 0.0 ;
	k_process_cell_leakage_power  : 0.0 ;
	k_volt_internal_power         : 0.0 ;
	k_temp_internal_power         : 0.0 ;
	k_process_internal_power      : 0.0 ;
	
	capacitive_load_unit            (1,pf) ;
	voltage_unit                  : "1V" ;
	current_unit                  : "1uA" ;
	time_unit                     : "1ns" ;
	leakage_power_unit            : "1nW" ;
	pulling_resistance_unit       : "1kohm";
	/*
	  ------------------------------------------------------------------------------------------
	  implicit units overview:
	    cell_area       unit      : "um"
	    internal_power  unit      : "1e-12 * J/toggle = 1 * uW/MHz"
	                                (capacitive_load_unit * voltage_unit^2) per toggle event
	  ------------------------------------------------------------------------------------------
	*/
	library_features(report_delay_calculation);
	define_cell_area (pad_drivers,pad_driver_sites) ;
	
	lu_table_template(CLKTRAN_constraint_template) {
	     variable_1 : constrained_pin_transition;
	     index_1 ( "0.010, 0.050, 0.200, 0.400, 1.000" );
	}
	lu_table_template(SRAM_load_template) {
	     variable_1 : total_output_net_capacitance;
	     index_1 ( "0.0008,0.0014,0.0051,0.0100,0.0339,0.0640" );
	}
	lu_table_template(SIG2SRAM_constraint_template) {
	     variable_1 : related_pin_transition;
	     variable_2 : constrained_pin_transition;
	     index_1 ( "0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760" );
	     index_2 ( "0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760" );
	}
	
	lu_table_template(SIG2SRAM_delay_template) {
	     variable_1 : input_net_transition;
	     variable_2 : total_output_net_capacitance;
	     index_1 ( "0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760" );
	     index_2 ( "0.0008,0.0014,0.0051,0.0100,0.0339,0.0640" );
	} 

	type (D_47_0) {
		base_type : array;
		data_type : bit;
		bit_width : 48;
		bit_from  : 47;
		bit_to    : 0;
		downto    : true;
	 }

	type (A_7_0) {
		base_type : array;
		data_type : bit;
		bit_width : 8;
		bit_from  : 7;
		bit_to    : 0;
		downto    : true;
	 }

cell(RM_IHPSG13_1P_256x48_c2_bm_bist) {
pg_pin (VDD) {
  pg_type : primary_power;
  voltage_name : VDD;
}
pg_pin (VDDARRAY) {
  pg_type : primary_power;
  voltage_name : VDDARRAY;
}
pg_pin (VSS) {
  pg_type : primary_ground;
  voltage_name : VSS;
}

memory() {
 type : ram;
 address_width : 8;
 word_width : 48;
}

interface_timing : false;
bus_naming_style    :   "%s[%d]" ;
area        : 70849.8944 ;

   pin(A_DLY) {
	   direction       : input ;
	   capacitance     : 0.00401111 ;
	   max_transition  : "1" ;
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
		internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
   }

bus(A_ADDR) {
   bus_type : A_7_0;
   direction          : input ;
   capacitance        : 0.00721489 ;
    pin(A_ADDR[0]) {
       capacitance : 0.00593979 ;
    }
    pin(A_ADDR[1]) {
       capacitance : 0.00483009 ;
    }
    pin(A_ADDR[2]) {
       capacitance : 0.006215 ;
    }
    pin(A_ADDR[3]) {
       capacitance : 0.00766726 ;
    }
    pin(A_ADDR[4]) {
       capacitance : 0.00488951 ;
    }
    pin(A_ADDR[5]) {
       capacitance : 0.0091523 ;
    }
    pin(A_ADDR[6]) {
       capacitance : 0.0109212 ;
    }
   max_transition     : "0.476" ;
   pin(A_ADDR[7:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0090);
		}
		        fall_power("scalar"){
		 values (0.0043);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0175);
		}
		        fall_power("scalar"){
		 values (0.0019);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "((A_WEN | A_REN)& A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.4168,-0.3973,-0.3855,-0.3543,-0.3074,-0.2020,-0.0027",\
"-0.4324,-0.4129,-0.4012,-0.3699,-0.3191,-0.2176,-0.0184",\
"-0.4441,-0.4285,-0.4129,-0.3816,-0.3309,-0.2293,-0.0301",\
"-0.4793,-0.4598,-0.4441,-0.4129,-0.3660,-0.2645,-0.0652",\
"-0.5223,-0.5066,-0.4910,-0.4598,-0.4129,-0.3074,-0.1121",\
"-0.6199,-0.6082,-0.5926,-0.5613,-0.5145,-0.4129,-0.2137",\
"-0.8191,-0.8074,-0.7840,-0.7566,-0.7098,-0.6082,-0.4051");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.3309,-0.3113,-0.2996,-0.2684,-0.2176,-0.1238,0.0637",\
"-0.3465,-0.3309,-0.3152,-0.2840,-0.2332,-0.1395,0.0480",\
"-0.3582,-0.3426,-0.3270,-0.2996,-0.2488,-0.1512,0.0324",\
"-0.3895,-0.3738,-0.3582,-0.3309,-0.2801,-0.1863,0.0051",\
"-0.4363,-0.4207,-0.4051,-0.3777,-0.3230,-0.2293,-0.0379",\
"-0.5379,-0.5223,-0.5066,-0.4793,-0.4285,-0.3309,-0.1434",\
"-0.7332,-0.7176,-0.7020,-0.6746,-0.6238,-0.5262,-0.3387");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "((A_WEN | A_REN)& A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.5246,0.5051,0.4895,0.4582,0.4113,0.3059,0.1066",\
"0.5402,0.5207,0.5051,0.4777,0.4270,0.3215,0.1223",\
"0.5520,0.5324,0.5168,0.4895,0.4387,0.3371,0.1340",\
"0.5832,0.5676,0.5520,0.5207,0.4738,0.3684,0.1691",\
"0.6301,0.6105,0.5949,0.5676,0.5168,0.4113,0.2160",\
"0.7316,0.7121,0.7004,0.6691,0.6223,0.5168,0.3176",\
"0.9270,0.9230,0.8957,0.8645,0.8137,0.7121,0.5168");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.4309,0.4152,0.4035,0.3684,0.3215,0.2277,0.0363",\
"0.4465,0.4309,0.4152,0.3879,0.3371,0.2395,0.0559",\
"0.4582,0.4426,0.4309,0.3996,0.3488,0.2551,0.0715",\
"0.4934,0.4777,0.4621,0.4348,0.3840,0.2863,0.0988",\
"0.5363,0.5207,0.5051,0.4777,0.4270,0.3332,0.1418",\
"0.6379,0.6262,0.6105,0.5793,0.5324,0.4348,0.2434",\
"0.8332,0.8215,0.8059,0.7707,0.7238,0.6301,0.4387");
		}
	}
}
pin(A_WEN) {
   direction          : input ;
   capacitance        : 0.00324098 ;
   max_transition     : "0.476" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0048);
		}
		        fall_power("scalar"){
		 values (0.0044);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0047);
		}
		        fall_power("scalar"){
		 values (0.0048);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2043,0.2199,0.2316,0.2629,0.3059,0.4113,0.6066",\
"0.1887,0.2043,0.2160,0.2473,0.2941,0.3957,0.5949",\
"0.1691,0.1848,0.2004,0.2316,0.2785,0.3801,0.5754",\
"0.1379,0.1574,0.1691,0.2004,0.2473,0.3527,0.5480",\
"0.0910,0.1066,0.1223,0.1535,0.2004,0.2980,0.4973",\
"-0.0105,0.0051,0.0207,0.0520,0.0949,0.2004,0.3957",\
"-0.2059,-0.1902,-0.1746,-0.1473,-0.1004,0.0051,0.2004");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2941,0.3098,0.3215,0.3488,0.4035,0.4973,0.6887",\
"0.2785,0.2941,0.3059,0.3332,0.3840,0.4816,0.6691",\
"0.2629,0.2785,0.2902,0.3176,0.3684,0.4660,0.6535",\
"0.2316,0.2473,0.2590,0.2863,0.3410,0.4348,0.6262",\
"0.1848,0.2004,0.2121,0.2395,0.2902,0.3879,0.5754",\
"0.0832,0.0988,0.1105,0.1379,0.1809,0.2746,0.4699",\
"-0.1121,-0.0965,-0.0848,-0.0535,-0.0066,0.0910,0.2824");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2473,0.2316,0.2160,0.1887,0.1379,0.0363,-0.1629",\
"0.2629,0.2473,0.2316,0.2043,0.1535,0.0520,-0.1473",\
"0.2785,0.2590,0.2434,0.2160,0.1652,0.0676,-0.1355",\
"0.3098,0.2941,0.2785,0.2473,0.1965,0.0910,-0.1043",\
"0.3527,0.3371,0.3215,0.2941,0.2434,0.1418,-0.0574",\
"0.4582,0.4426,0.4270,0.3957,0.3488,0.2434,0.0480",\
"0.6535,0.6379,0.6184,0.5910,0.5402,0.4426,0.2434");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2395,0.2238,0.2121,0.1809,0.1301,0.0324,-0.1551",\
"0.2551,0.2395,0.2277,0.1965,0.1457,0.0480,-0.1395",\
"0.2668,0.2551,0.2395,0.2082,0.1574,0.0637,-0.1277",\
"0.3020,0.2863,0.2707,0.2395,0.1887,0.0910,-0.0965",\
"0.3449,0.3293,0.3176,0.2863,0.2355,0.1379,-0.0496",\
"0.4504,0.4348,0.4191,0.3879,0.3371,0.2395,0.0559",\
"0.6457,0.6301,0.6145,0.5871,0.5324,0.4309,0.2512");
		}
	}
	}
pin(A_REN) {
   direction          : input ;
   capacitance        : 0.00381634 ;
   max_transition     : "0.476" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.0062);
		}
		        fall_power("scalar"){
		 values (0.0023);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.0065);
		}
		        fall_power("scalar"){
		 values (0.0029);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.0301,-0.0145,0.0012,0.0324,0.0793,0.1809,0.3762",\
"-0.0457,-0.0301,-0.0145,0.0168,0.0637,0.1613,0.3605",\
"-0.0574,-0.0418,-0.0262,0.0051,0.0520,0.1496,0.3449",\
"-0.0926,-0.0730,-0.0574,-0.0262,0.0207,0.1184,0.3137",\
"-0.1395,-0.1238,-0.1082,-0.0770,-0.0301,0.0715,0.2707",\
"-0.2410,-0.2254,-0.2098,-0.1746,-0.1355,-0.0340,0.1652",\
"-0.4402,-0.4207,-0.4051,-0.3738,-0.3270,-0.2293,-0.0340");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.0988,0.1145,0.1262,0.1535,0.2043,0.3020,0.4855",\
"0.0832,0.0988,0.1105,0.1418,0.1848,0.2824,0.4738",\
"0.0676,0.0832,0.0949,0.1262,0.1730,0.2668,0.4621",\
"0.0402,0.0559,0.0676,0.0988,0.1457,0.2434,0.4191",\
"-0.0105,0.0012,0.0168,0.0480,0.0988,0.1965,0.3840",\
"-0.1160,-0.0965,-0.0848,-0.0535,-0.0066,0.0988,0.2824",\
"-0.3113,-0.2957,-0.2801,-0.2527,-0.2059,-0.1043,0.0832");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "A_MEN"
		sdf_cond        : "A_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2707,0.2551,0.2395,0.2121,0.1613,0.0598,-0.1395",\
"0.2863,0.2707,0.2551,0.2238,0.1730,0.0715,-0.1238",\
"0.2980,0.2824,0.2668,0.2395,0.1887,0.0871,-0.1121",\
"0.3332,0.3176,0.3020,0.2707,0.2199,0.1184,-0.0809",\
"0.3762,0.3605,0.3449,0.3176,0.2668,0.1613,-0.0340",\
"0.4816,0.4621,0.4504,0.4191,0.3723,0.2629,0.0715",\
"0.6770,0.6613,0.6418,0.6184,0.5637,0.4699,0.2629");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2590,0.2434,0.2316,0.2004,0.1457,0.0520,-0.1355",\
"0.2746,0.2590,0.2434,0.2160,0.1613,0.0676,-0.1199",\
"0.2863,0.2707,0.2590,0.2277,0.1730,0.0832,-0.1082",\
"0.3215,0.3059,0.2902,0.2590,0.2082,0.1105,-0.0770",\
"0.3645,0.3488,0.3332,0.3059,0.2551,0.1535,-0.0340",\
"0.4699,0.4543,0.4387,0.4074,0.3605,0.2551,0.0715",\
"0.6652,0.6496,0.6340,0.6027,0.5520,0.4621,0.2707");
		}
	}
	}
pin(A_MEN) {
   direction          : input ;
   capacitance        : 0.00309605 ;
   max_transition     : "0.476" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		        rise_power("scalar"){
		 values (0.1292);
		}
		        fall_power("scalar"){
		 values (0.0054);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2043,0.2199,0.2316,0.2668,0.3098,0.4152,0.6066",\
"0.1887,0.2043,0.2199,0.2512,0.2941,0.3996,0.5949",\
"0.1730,0.1887,0.2043,0.2355,0.2824,0.3840,0.5793",\
"0.1418,0.1574,0.1730,0.2043,0.2512,0.3566,0.5480",\
"0.0949,0.1105,0.1262,0.1574,0.2043,0.3020,0.5051",\
"-0.0066,0.0090,0.0246,0.0520,0.0988,0.2043,0.3996",\
"-0.2020,-0.1863,-0.1746,-0.1434,-0.0965,0.0090,0.2082");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2980,0.3137,0.3254,0.3527,0.4035,0.5012,0.6887",\
"0.2824,0.2980,0.3098,0.3371,0.3879,0.4855,0.6730",\
"0.2668,0.2824,0.2941,0.3215,0.3723,0.4699,0.6574",\
"0.2355,0.2473,0.2629,0.2902,0.3410,0.4387,0.6262",\
"0.1887,0.2004,0.2160,0.2395,0.2941,0.3918,0.5793",\
"0.0871,0.1027,0.1145,0.1418,0.1848,0.2746,0.4816",\
"-0.1082,-0.0965,-0.0809,-0.0496,-0.0027,0.0949,0.2863");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2512,0.2355,0.2199,0.1926,0.1418,0.0402,-0.1590",\
"0.2668,0.2512,0.2355,0.2082,0.1574,0.0559,-0.1434",\
"0.2824,0.2629,0.2512,0.2199,0.1691,0.0715,-0.1316",\
"0.3137,0.2980,0.2824,0.2512,0.2004,0.0988,-0.0965",\
"0.3566,0.3410,0.3254,0.2980,0.2473,0.1418,-0.0535",\
"0.4621,0.4426,0.4309,0.3996,0.3527,0.2473,0.0520",\
"0.6574,0.6418,0.6262,0.5949,0.5441,0.4465,0.2473");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2395,0.2238,0.2121,0.1809,0.1301,0.0324,-0.1551",\
"0.2551,0.2434,0.2277,0.1965,0.1457,0.0480,-0.1395",\
"0.2707,0.2551,0.2395,0.2082,0.1574,0.0637,-0.1277",\
"0.3020,0.2863,0.2707,0.2434,0.1926,0.0910,-0.0965",\
"0.3449,0.3332,0.3176,0.2863,0.2355,0.1379,-0.0496",\
"0.4504,0.4348,0.4230,0.3918,0.3410,0.2434,0.0559",\
"0.6457,0.6301,0.6145,0.5910,0.5324,0.4387,0.2512");
		}
	}
	}
bus(A_BM) {
   bus_type : D_47_0;
   direction          : input ;
   capacitance        : 0.00285703 ;
   max_transition     : "0.476" ;
   pin(A_BM[47:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.1761);
		}
		        fall_power("scalar"){
		 values (0.0741);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.1746);
		}
		        fall_power("scalar"){
		 values (0.0732);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_CLK";
		when            : "(A_WEN & A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.5448,-0.5282,-0.5155,-0.4833,-0.4364,-0.3319,-0.1396",\
"-0.5498,-0.5332,-0.5205,-0.4883,-0.4414,-0.3370,-0.1446",\
"-0.5543,-0.5377,-0.5250,-0.4928,-0.4459,-0.3414,-0.1490",\
"-0.5634,-0.5468,-0.5342,-0.5019,-0.4550,-0.3505,-0.1582",\
"-0.5706,-0.5540,-0.5413,-0.5091,-0.4622,-0.3577,-0.1654",\
"-0.6003,-0.5837,-0.5710,-0.5388,-0.4919,-0.3874,-0.1950",\
"-0.6584,-0.6418,-0.6291,-0.5968,-0.5500,-0.4455,-0.2531");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.5126,-0.4970,-0.4843,-0.4560,-0.4052,-0.3066,-0.1278",\
"-0.5176,-0.5020,-0.4893,-0.4610,-0.4102,-0.3116,-0.1328",\
"-0.5221,-0.5065,-0.4938,-0.4655,-0.4147,-0.3160,-0.1373",\
"-0.5312,-0.5156,-0.5029,-0.4746,-0.4238,-0.3252,-0.1464",\
"-0.5384,-0.5228,-0.5101,-0.4818,-0.4310,-0.3324,-0.1536",\
"-0.5681,-0.5525,-0.5398,-0.5114,-0.4607,-0.3620,-0.1833",\
"-0.6261,-0.6105,-0.5978,-0.5695,-0.5187,-0.4201,-0.2414");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_CLK";
		when            : "(A_WEN & A_MEN)"
		sdf_cond        : "A_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.6541,0.6385,0.6258,0.5936,0.5447,0.4461,0.2498",\
"0.6591,0.6435,0.6308,0.5986,0.5497,0.4511,0.2548",\
"0.6636,0.6480,0.6353,0.6030,0.5542,0.4556,0.2593",\
"0.6727,0.6571,0.6444,0.6122,0.5633,0.4647,0.2684",\
"0.6799,0.6643,0.6516,0.6194,0.5705,0.4719,0.2756",\
"0.7096,0.6939,0.6812,0.6490,0.6002,0.5016,0.3053",\
"0.7676,0.7520,0.7393,0.7071,0.6583,0.5596,0.3633");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.6141,0.5994,0.5857,0.5574,0.5066,0.4139,0.2254",\
"0.6191,0.6044,0.5907,0.5624,0.5116,0.4189,0.2304",\
"0.6235,0.6089,0.5952,0.5669,0.5161,0.4233,0.2349",\
"0.6327,0.6180,0.6043,0.5760,0.5252,0.4325,0.2440",\
"0.6399,0.6252,0.6115,0.5832,0.5324,0.4397,0.2512",\
"0.6695,0.6549,0.6412,0.6129,0.5621,0.4693,0.2808",\
"0.7276,0.7129,0.6993,0.6709,0.6202,0.5274,0.3389");
		}
	}
}
   pin(A_CLK)  {
	   direction       : input;
	   capacitance     : 0.00380014;
	   max_transition  : "0.476";
	   clock           : "true" ;
	   pin_func_type   : active_rising ;

	   timing () {
		 timing_type : "min_pulse_width";
		 related_pin : "A_CLK";
		 rise_constraint("CLKTRAN_constraint_template") {
		 index_1("0.0056,0.476");
		 values("0.21,0.21");
		 }
	   }

	   related_power_pin : VDD;
	   related_ground_pin : VSS;

	internal_power() {
		when : "!A_MEN  & !A_WEN & !A_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN  & A_WEN  & !A_REN";
		        rise_power("scalar"){
		 values (0.5152);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & A_WEN  & !A_REN";
		        rise_power("scalar"){
		 values (48.4430);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & A_WEN  & A_REN";
		        rise_power("scalar"){
		 values (55.1423);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & !A_WEN & A_REN";
		        rise_power("scalar"){
		 values (37.8200);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN & !A_WEN & A_REN";
		        rise_power("scalar"){
		 values (0.3064);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_MEN & A_WEN  & A_REN";
		        rise_power("scalar"){
		 values (1.5378);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_MEN  & !A_WEN & !A_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	}
   bus(A_DIN) {
	   bus_type : D_47_0;
	   direction       : input ;
	   capacitance     : 0.00365723 ;
	   memory_write() {
		   address : A_ADDR ;
		   clocked_on : A_CLK;
	   }

	   max_transition  : "0.476" ;
	   pin(A_DIN[47:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	internal_power() {
		when : "A_MEN";
		        rise_power("scalar"){
		 values (0.1761);
		}
		        fall_power("scalar"){
		 values (0.0741);
		}
	}
	internal_power() {
		when : "!A_MEN";
		        rise_power("scalar"){
		 values (0.1746);
		}
		        fall_power("scalar"){
		 values (0.0732);
		}
	}
	   }
	   timing() {
		 timing_type     : setup_rising;
		 related_pin     : "A_CLK";
		 when            : "(A_WEN & A_MEN)";
		 sdf_cond        : "A_W_ACCESS";

	  rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("-0.5448,-0.5282,-0.5155,-0.4833,-0.4364,-0.3319,-0.1396",\
"-0.5498,-0.5332,-0.5205,-0.4883,-0.4414,-0.3370,-0.1446",\
"-0.5543,-0.5377,-0.5250,-0.4928,-0.4459,-0.3414,-0.1490",\
"-0.5634,-0.5468,-0.5342,-0.5019,-0.4550,-0.3505,-0.1582",\
"-0.5706,-0.5540,-0.5413,-0.5091,-0.4622,-0.3577,-0.1654",\
"-0.6003,-0.5837,-0.5710,-0.5388,-0.4919,-0.3874,-0.1950",\
"-0.6584,-0.6418,-0.6291,-0.5968,-0.5500,-0.4455,-0.2531");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("-0.5126,-0.4970,-0.4843,-0.4560,-0.4052,-0.3066,-0.1278",\
"-0.5176,-0.5020,-0.4893,-0.4610,-0.4102,-0.3116,-0.1328",\
"-0.5221,-0.5065,-0.4938,-0.4655,-0.4147,-0.3160,-0.1373",\
"-0.5312,-0.5156,-0.5029,-0.4746,-0.4238,-0.3252,-0.1464",\
"-0.5384,-0.5228,-0.5101,-0.4818,-0.4310,-0.3324,-0.1536",\
"-0.5681,-0.5525,-0.5398,-0.5114,-0.4607,-0.3620,-0.1833",\
"-0.6261,-0.6105,-0.5978,-0.5695,-0.5187,-0.4201,-0.2414");
		 }
	   }

	   timing() {
		 timing_type     : hold_rising;
		 related_pin     : "A_CLK";
		 when            : "(A_WEN & A_MEN)";
		 sdf_cond        : "A_W_ACCESS";

	   rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("0.6541,0.6385,0.6258,0.5936,0.5447,0.4461,0.2498",\
"0.6591,0.6435,0.6308,0.5986,0.5497,0.4511,0.2548",\
"0.6636,0.6480,0.6353,0.6030,0.5542,0.4556,0.2593",\
"0.6727,0.6571,0.6444,0.6122,0.5633,0.4647,0.2684",\
"0.6799,0.6643,0.6516,0.6194,0.5705,0.4719,0.2756",\
"0.7096,0.6939,0.6812,0.6490,0.6002,0.5016,0.3053",\
"0.7676,0.7520,0.7393,0.7071,0.6583,0.5596,0.3633");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("0.6141,0.5994,0.5857,0.5574,0.5066,0.4139,0.2254",\
"0.6191,0.6044,0.5907,0.5624,0.5116,0.4189,0.2304",\
"0.6235,0.6089,0.5952,0.5669,0.5161,0.4233,0.2349",\
"0.6327,0.6180,0.6043,0.5760,0.5252,0.4325,0.2440",\
"0.6399,0.6252,0.6115,0.5832,0.5324,0.4397,0.2512",\
"0.6695,0.6549,0.6412,0.6129,0.5621,0.4693,0.2808",\
"0.7276,0.7129,0.6993,0.6709,0.6202,0.5274,0.3389");
		 }
	   }
   }

   pin(A_BIST_EN) {
	   direction       : input ;
	   capacitance     : 0.00401111 ;
	   max_transition  : "1" ;
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
		internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
   }

bus(A_BIST_ADDR) {
   bus_type : A_7_0;
   direction          : input ;
   capacitance        : 0.00721489 ;
    pin(A_BIST_ADDR[0]) {
       capacitance : 0.00593979 ;
    }
    pin(A_BIST_ADDR[1]) {
       capacitance : 0.00483009 ;
    }
    pin(A_BIST_ADDR[2]) {
       capacitance : 0.006215 ;
    }
    pin(A_BIST_ADDR[3]) {
       capacitance : 0.00766726 ;
    }
    pin(A_BIST_ADDR[4]) {
       capacitance : 0.00488951 ;
    }
    pin(A_BIST_ADDR[5]) {
       capacitance : 0.0091523 ;
    }
    pin(A_BIST_ADDR[6]) {
       capacitance : 0.0109212 ;
    }
   max_transition     : "0.476" ;
   pin(A_BIST_ADDR[7:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0090);
		}
		        fall_power("scalar"){
		 values (0.0043);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0175);
		}
		        fall_power("scalar"){
		 values (0.0019);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "((A_BIST_WEN | A_BIST_REN)& A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.4168,-0.3973,-0.3855,-0.3543,-0.3074,-0.2020,-0.0027",\
"-0.4324,-0.4129,-0.4012,-0.3699,-0.3191,-0.2176,-0.0184",\
"-0.4441,-0.4285,-0.4129,-0.3816,-0.3309,-0.2293,-0.0301",\
"-0.4793,-0.4598,-0.4441,-0.4129,-0.3660,-0.2645,-0.0652",\
"-0.5223,-0.5066,-0.4910,-0.4598,-0.4129,-0.3074,-0.1121",\
"-0.6199,-0.6082,-0.5926,-0.5613,-0.5145,-0.4129,-0.2137",\
"-0.8191,-0.8074,-0.7840,-0.7566,-0.7098,-0.6082,-0.4051");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.3309,-0.3113,-0.2996,-0.2684,-0.2176,-0.1238,0.0637",\
"-0.3465,-0.3309,-0.3152,-0.2840,-0.2332,-0.1395,0.0480",\
"-0.3582,-0.3426,-0.3270,-0.2996,-0.2488,-0.1512,0.0324",\
"-0.3895,-0.3738,-0.3582,-0.3309,-0.2801,-0.1863,0.0051",\
"-0.4363,-0.4207,-0.4051,-0.3777,-0.3230,-0.2293,-0.0379",\
"-0.5379,-0.5223,-0.5066,-0.4793,-0.4285,-0.3309,-0.1434",\
"-0.7332,-0.7176,-0.7020,-0.6746,-0.6238,-0.5262,-0.3387");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "((A_BIST_WEN | A_BIST_REN)& A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.5246,0.5051,0.4895,0.4582,0.4113,0.3059,0.1066",\
"0.5402,0.5207,0.5051,0.4777,0.4270,0.3215,0.1223",\
"0.5520,0.5324,0.5168,0.4895,0.4387,0.3371,0.1340",\
"0.5832,0.5676,0.5520,0.5207,0.4738,0.3684,0.1691",\
"0.6301,0.6105,0.5949,0.5676,0.5168,0.4113,0.2160",\
"0.7316,0.7121,0.7004,0.6691,0.6223,0.5168,0.3176",\
"0.9270,0.9230,0.8957,0.8645,0.8137,0.7121,0.5168");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.4309,0.4152,0.4035,0.3684,0.3215,0.2277,0.0363",\
"0.4465,0.4309,0.4152,0.3879,0.3371,0.2395,0.0559",\
"0.4582,0.4426,0.4309,0.3996,0.3488,0.2551,0.0715",\
"0.4934,0.4777,0.4621,0.4348,0.3840,0.2863,0.0988",\
"0.5363,0.5207,0.5051,0.4777,0.4270,0.3332,0.1418",\
"0.6379,0.6262,0.6105,0.5793,0.5324,0.4348,0.2434",\
"0.8332,0.8215,0.8059,0.7707,0.7238,0.6301,0.4387");
		}
	}
}
pin(A_BIST_WEN) {
   direction          : input ;
   capacitance        : 0.00324098 ;
   max_transition     : "0.476" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0048);
		}
		        fall_power("scalar"){
		 values (0.0044);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0047);
		}
		        fall_power("scalar"){
		 values (0.0048);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2043,0.2199,0.2316,0.2629,0.3059,0.4113,0.6066",\
"0.1887,0.2043,0.2160,0.2473,0.2941,0.3957,0.5949",\
"0.1691,0.1848,0.2004,0.2316,0.2785,0.3801,0.5754",\
"0.1379,0.1574,0.1691,0.2004,0.2473,0.3527,0.5480",\
"0.0910,0.1066,0.1223,0.1535,0.2004,0.2980,0.4973",\
"-0.0105,0.0051,0.0207,0.0520,0.0949,0.2004,0.3957",\
"-0.2059,-0.1902,-0.1746,-0.1473,-0.1004,0.0051,0.2004");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2941,0.3098,0.3215,0.3488,0.4035,0.4973,0.6887",\
"0.2785,0.2941,0.3059,0.3332,0.3840,0.4816,0.6691",\
"0.2629,0.2785,0.2902,0.3176,0.3684,0.4660,0.6535",\
"0.2316,0.2473,0.2590,0.2863,0.3410,0.4348,0.6262",\
"0.1848,0.2004,0.2121,0.2395,0.2902,0.3879,0.5754",\
"0.0832,0.0988,0.1105,0.1379,0.1809,0.2746,0.4699",\
"-0.1121,-0.0965,-0.0848,-0.0535,-0.0066,0.0910,0.2824");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2473,0.2316,0.2160,0.1887,0.1379,0.0363,-0.1629",\
"0.2629,0.2473,0.2316,0.2043,0.1535,0.0520,-0.1473",\
"0.2785,0.2590,0.2434,0.2160,0.1652,0.0676,-0.1355",\
"0.3098,0.2941,0.2785,0.2473,0.1965,0.0910,-0.1043",\
"0.3527,0.3371,0.3215,0.2941,0.2434,0.1418,-0.0574",\
"0.4582,0.4426,0.4270,0.3957,0.3488,0.2434,0.0480",\
"0.6535,0.6379,0.6184,0.5910,0.5402,0.4426,0.2434");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2395,0.2238,0.2121,0.1809,0.1301,0.0324,-0.1551",\
"0.2551,0.2395,0.2277,0.1965,0.1457,0.0480,-0.1395",\
"0.2668,0.2551,0.2395,0.2082,0.1574,0.0637,-0.1277",\
"0.3020,0.2863,0.2707,0.2395,0.1887,0.0910,-0.0965",\
"0.3449,0.3293,0.3176,0.2863,0.2355,0.1379,-0.0496",\
"0.4504,0.4348,0.4191,0.3879,0.3371,0.2395,0.0559",\
"0.6457,0.6301,0.6145,0.5871,0.5324,0.4309,0.2512");
		}
	}
	}
pin(A_BIST_REN) {
   direction          : input ;
   capacitance        : 0.00381634 ;
   max_transition     : "0.476" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0062);
		}
		        fall_power("scalar"){
		 values (0.0023);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.0065);
		}
		        fall_power("scalar"){
		 values (0.0029);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.0301,-0.0145,0.0012,0.0324,0.0793,0.1809,0.3762",\
"-0.0457,-0.0301,-0.0145,0.0168,0.0637,0.1613,0.3605",\
"-0.0574,-0.0418,-0.0262,0.0051,0.0520,0.1496,0.3449",\
"-0.0926,-0.0730,-0.0574,-0.0262,0.0207,0.1184,0.3137",\
"-0.1395,-0.1238,-0.1082,-0.0770,-0.0301,0.0715,0.2707",\
"-0.2410,-0.2254,-0.2098,-0.1746,-0.1355,-0.0340,0.1652",\
"-0.4402,-0.4207,-0.4051,-0.3738,-0.3270,-0.2293,-0.0340");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.0988,0.1145,0.1262,0.1535,0.2043,0.3020,0.4855",\
"0.0832,0.0988,0.1105,0.1418,0.1848,0.2824,0.4738",\
"0.0676,0.0832,0.0949,0.1262,0.1730,0.2668,0.4621",\
"0.0402,0.0559,0.0676,0.0988,0.1457,0.2434,0.4191",\
"-0.0105,0.0012,0.0168,0.0480,0.0988,0.1965,0.3840",\
"-0.1160,-0.0965,-0.0848,-0.0535,-0.0066,0.0988,0.2824",\
"-0.3113,-0.2957,-0.2801,-0.2527,-0.2059,-0.1043,0.0832");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "A_BIST_MEN"
		sdf_cond        : "A_BIST_MEN"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2707,0.2551,0.2395,0.2121,0.1613,0.0598,-0.1395",\
"0.2863,0.2707,0.2551,0.2238,0.1730,0.0715,-0.1238",\
"0.2980,0.2824,0.2668,0.2395,0.1887,0.0871,-0.1121",\
"0.3332,0.3176,0.3020,0.2707,0.2199,0.1184,-0.0809",\
"0.3762,0.3605,0.3449,0.3176,0.2668,0.1613,-0.0340",\
"0.4816,0.4621,0.4504,0.4191,0.3723,0.2629,0.0715",\
"0.6770,0.6613,0.6418,0.6184,0.5637,0.4699,0.2629");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2590,0.2434,0.2316,0.2004,0.1457,0.0520,-0.1355",\
"0.2746,0.2590,0.2434,0.2160,0.1613,0.0676,-0.1199",\
"0.2863,0.2707,0.2590,0.2277,0.1730,0.0832,-0.1082",\
"0.3215,0.3059,0.2902,0.2590,0.2082,0.1105,-0.0770",\
"0.3645,0.3488,0.3332,0.3059,0.2551,0.1535,-0.0340",\
"0.4699,0.4543,0.4387,0.4074,0.3605,0.2551,0.0715",\
"0.6652,0.6496,0.6340,0.6027,0.5520,0.4621,0.2707");
		}
	}
	}
pin(A_BIST_MEN) {
   direction          : input ;
   capacitance        : 0.00309605 ;
   max_transition     : "0.476" ;
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		        rise_power("scalar"){
		 values (0.1292);
		}
		        fall_power("scalar"){
		 values (0.0054);
		}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2043,0.2199,0.2316,0.2668,0.3098,0.4152,0.6066",\
"0.1887,0.2043,0.2199,0.2512,0.2941,0.3996,0.5949",\
"0.1730,0.1887,0.2043,0.2355,0.2824,0.3840,0.5793",\
"0.1418,0.1574,0.1730,0.2043,0.2512,0.3566,0.5480",\
"0.0949,0.1105,0.1262,0.1574,0.2043,0.3020,0.5051",\
"-0.0066,0.0090,0.0246,0.0520,0.0988,0.2043,0.3996",\
"-0.2020,-0.1863,-0.1746,-0.1434,-0.0965,0.0090,0.2082");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2980,0.3137,0.3254,0.3527,0.4035,0.5012,0.6887",\
"0.2824,0.2980,0.3098,0.3371,0.3879,0.4855,0.6730",\
"0.2668,0.2824,0.2941,0.3215,0.3723,0.4699,0.6574",\
"0.2355,0.2473,0.2629,0.2902,0.3410,0.4387,0.6262",\
"0.1887,0.2004,0.2160,0.2395,0.2941,0.3918,0.5793",\
"0.0871,0.1027,0.1145,0.1418,0.1848,0.2746,0.4816",\
"-0.1082,-0.0965,-0.0809,-0.0496,-0.0027,0.0949,0.2863");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2512,0.2355,0.2199,0.1926,0.1418,0.0402,-0.1590",\
"0.2668,0.2512,0.2355,0.2082,0.1574,0.0559,-0.1434",\
"0.2824,0.2629,0.2512,0.2199,0.1691,0.0715,-0.1316",\
"0.3137,0.2980,0.2824,0.2512,0.2004,0.0988,-0.0965",\
"0.3566,0.3410,0.3254,0.2980,0.2473,0.1418,-0.0535",\
"0.4621,0.4426,0.4309,0.3996,0.3527,0.2473,0.0520",\
"0.6574,0.6418,0.6262,0.5949,0.5441,0.4465,0.2473");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.2395,0.2238,0.2121,0.1809,0.1301,0.0324,-0.1551",\
"0.2551,0.2434,0.2277,0.1965,0.1457,0.0480,-0.1395",\
"0.2707,0.2551,0.2395,0.2082,0.1574,0.0637,-0.1277",\
"0.3020,0.2863,0.2707,0.2434,0.1926,0.0910,-0.0965",\
"0.3449,0.3332,0.3176,0.2863,0.2355,0.1379,-0.0496",\
"0.4504,0.4348,0.4230,0.3918,0.3410,0.2434,0.0559",\
"0.6457,0.6301,0.6145,0.5910,0.5324,0.4387,0.2512");
		}
	}
	}
bus(A_BIST_BM) {
   bus_type : D_47_0;
   direction          : input ;
   capacitance        : 0.00238379 ;
   max_transition     : "0.476" ;
   pin(A_BIST_BM[47:0]) {
   related_power_pin  : VDD;
   related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1761);
		}
		        fall_power("scalar"){
		 values (0.0741);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1746);
		}
		        fall_power("scalar"){
		 values (0.0732);
		}
	}
	}
	timing() {
		timing_type     : setup_rising;
		related_pin     : "A_BIST_CLK";
		when            : "(A_BIST_WEN & A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.5448,-0.5282,-0.5155,-0.4833,-0.4364,-0.3319,-0.1396",\
"-0.5498,-0.5332,-0.5205,-0.4883,-0.4414,-0.3370,-0.1446",\
"-0.5543,-0.5377,-0.5250,-0.4928,-0.4459,-0.3414,-0.1490",\
"-0.5634,-0.5468,-0.5342,-0.5019,-0.4550,-0.3505,-0.1582",\
"-0.5706,-0.5540,-0.5413,-0.5091,-0.4622,-0.3577,-0.1654",\
"-0.6003,-0.5837,-0.5710,-0.5388,-0.4919,-0.3874,-0.1950",\
"-0.6584,-0.6418,-0.6291,-0.5968,-0.5500,-0.4455,-0.2531");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("-0.5126,-0.4970,-0.4843,-0.4560,-0.4052,-0.3066,-0.1278",\
"-0.5176,-0.5020,-0.4893,-0.4610,-0.4102,-0.3116,-0.1328",\
"-0.5221,-0.5065,-0.4938,-0.4655,-0.4147,-0.3160,-0.1373",\
"-0.5312,-0.5156,-0.5029,-0.4746,-0.4238,-0.3252,-0.1464",\
"-0.5384,-0.5228,-0.5101,-0.4818,-0.4310,-0.3324,-0.1536",\
"-0.5681,-0.5525,-0.5398,-0.5114,-0.4607,-0.3620,-0.1833",\
"-0.6261,-0.6105,-0.5978,-0.5695,-0.5187,-0.4201,-0.2414");
		}
	}


	timing() {
		timing_type     : hold_rising;
		related_pin     : "A_BIST_CLK";
		when            : "(A_BIST_WEN & A_BIST_MEN)"
		sdf_cond        : "A_BIST_RW_ACCESS"

		rise_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.6541,0.6385,0.6258,0.5936,0.5447,0.4461,0.2498",\
"0.6591,0.6435,0.6308,0.5986,0.5497,0.4511,0.2548",\
"0.6636,0.6480,0.6353,0.6030,0.5542,0.4556,0.2593",\
"0.6727,0.6571,0.6444,0.6122,0.5633,0.4647,0.2684",\
"0.6799,0.6643,0.6516,0.6194,0.5705,0.4719,0.2756",\
"0.7096,0.6939,0.6812,0.6490,0.6002,0.5016,0.3053",\
"0.7676,0.7520,0.7393,0.7071,0.6583,0.5596,0.3633");
		}

		fall_constraint("SIG2SRAM_constraint_template") {
		index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		values ("0.6141,0.5994,0.5857,0.5574,0.5066,0.4139,0.2254",\
"0.6191,0.6044,0.5907,0.5624,0.5116,0.4189,0.2304",\
"0.6235,0.6089,0.5952,0.5669,0.5161,0.4233,0.2349",\
"0.6327,0.6180,0.6043,0.5760,0.5252,0.4325,0.2440",\
"0.6399,0.6252,0.6115,0.5832,0.5324,0.4397,0.2512",\
"0.6695,0.6549,0.6412,0.6129,0.5621,0.4693,0.2808",\
"0.7276,0.7129,0.6993,0.6709,0.6202,0.5274,0.3389");
		}
	}
}
   pin(A_BIST_CLK)  {
	   direction       : input;
	   capacitance     : 0.00380014;
	   max_transition  : "0.476";
	   clock           : "true" ;
	   pin_func_type   : active_rising ;

	   timing () {
		 timing_type : "min_pulse_width";
		 related_pin : "A_BIST_CLK";
		 rise_constraint("CLKTRAN_constraint_template") {
		 index_1("0.0056,0.476");
		 values("0.21,0.21");
		 }
	   }

	   related_power_pin : VDD;
	   related_ground_pin : VSS;

	internal_power() {
		when : "!A_BIST_MEN  & !A_BIST_WEN & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN  & A_BIST_WEN  & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0.5152);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & A_BIST_WEN  & !A_BIST_REN";
		        rise_power("scalar"){
		 values (48.4430);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & A_BIST_WEN  & A_BIST_REN";
		        rise_power("scalar"){
		 values (55.1423);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & !A_BIST_WEN & A_BIST_REN";
		        rise_power("scalar"){
		 values (37.8200);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN & !A_BIST_WEN & A_BIST_REN";
		        rise_power("scalar"){
		 values (0.3064);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN & A_BIST_WEN  & A_BIST_REN";
		        rise_power("scalar"){
		 values (1.5378);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	internal_power() {
		when : "A_BIST_MEN  & !A_BIST_WEN & !A_BIST_REN";
		        rise_power("scalar"){
		 values (0);
		}
		        fall_power("scalar"){
		 values (0);
		}
	}
	}
   bus(A_BIST_DIN) {
	   bus_type : D_47_0;
	   direction       : input ;
	   capacitance     : 0.00233858 ;
	   memory_write() {
		   address : A_BIST_ADDR ;
		   clocked_on : A_BIST_CLK;
	   }

	   max_transition  : "0.476" ;
	   pin(A_BIST_DIN[47:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	internal_power() {
		when : "A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1761);
		}
		        fall_power("scalar"){
		 values (0.0741);
		}
	}
	internal_power() {
		when : "!A_BIST_MEN";
		        rise_power("scalar"){
		 values (0.1746);
		}
		        fall_power("scalar"){
		 values (0.0732);
		}
	}
	   }
	   timing() {
		 timing_type     : setup_rising;
		 related_pin     : "A_BIST_CLK";
		 when            : "(A_BIST_WEN & A_BIST_MEN)";
		 sdf_cond        : "A_BIST_W_ACCESS";

	  rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("-0.5448,-0.5282,-0.5155,-0.4833,-0.4364,-0.3319,-0.1396",\
"-0.5498,-0.5332,-0.5205,-0.4883,-0.4414,-0.3370,-0.1446",\
"-0.5543,-0.5377,-0.5250,-0.4928,-0.4459,-0.3414,-0.1490",\
"-0.5634,-0.5468,-0.5342,-0.5019,-0.4550,-0.3505,-0.1582",\
"-0.5706,-0.5540,-0.5413,-0.5091,-0.4622,-0.3577,-0.1654",\
"-0.6003,-0.5837,-0.5710,-0.5388,-0.4919,-0.3874,-0.1950",\
"-0.6584,-0.6418,-0.6291,-0.5968,-0.5500,-0.4455,-0.2531");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("-0.5126,-0.4970,-0.4843,-0.4560,-0.4052,-0.3066,-0.1278",\
"-0.5176,-0.5020,-0.4893,-0.4610,-0.4102,-0.3116,-0.1328",\
"-0.5221,-0.5065,-0.4938,-0.4655,-0.4147,-0.3160,-0.1373",\
"-0.5312,-0.5156,-0.5029,-0.4746,-0.4238,-0.3252,-0.1464",\
"-0.5384,-0.5228,-0.5101,-0.4818,-0.4310,-0.3324,-0.1536",\
"-0.5681,-0.5525,-0.5398,-0.5114,-0.4607,-0.3620,-0.1833",\
"-0.6261,-0.6105,-0.5978,-0.5695,-0.5187,-0.4201,-0.2414");
		 }
	   }

	   timing() {
		 timing_type     : hold_rising;
		 related_pin     : "A_BIST_CLK";
		 when            : "(A_BIST_WEN & A_BIST_MEN)";
		 sdf_cond        : "A_BIST_W_ACCESS";

	   rise_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("0.6541,0.6385,0.6258,0.5936,0.5447,0.4461,0.2498",\
"0.6591,0.6435,0.6308,0.5986,0.5497,0.4511,0.2548",\
"0.6636,0.6480,0.6353,0.6030,0.5542,0.4556,0.2593",\
"0.6727,0.6571,0.6444,0.6122,0.5633,0.4647,0.2684",\
"0.6799,0.6643,0.6516,0.6194,0.5705,0.4719,0.2756",\
"0.7096,0.6939,0.6812,0.6490,0.6002,0.5016,0.3053",\
"0.7676,0.7520,0.7393,0.7071,0.6583,0.5596,0.3633");
		 }

	   fall_constraint("SIG2SRAM_constraint_template") {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 values ("0.6141,0.5994,0.5857,0.5574,0.5066,0.4139,0.2254",\
"0.6191,0.6044,0.5907,0.5624,0.5116,0.4189,0.2304",\
"0.6235,0.6089,0.5952,0.5669,0.5161,0.4233,0.2349",\
"0.6327,0.6180,0.6043,0.5760,0.5252,0.4325,0.2440",\
"0.6399,0.6252,0.6115,0.5832,0.5324,0.4397,0.2512",\
"0.6695,0.6549,0.6412,0.6129,0.5621,0.4693,0.2808",\
"0.7276,0.7129,0.6993,0.6709,0.6202,0.5274,0.3389");
		 }
	   }
   }

bus(A_DOUT) {

	   bus_type : D_47_0;
	   direction       : output ;
	   capacitance     : 0 ;
	   max_capacitance  : "6.4e-14" ;
	   memory_read() {
		  address : A_ADDR ;
	   }
	   pin(A_DOUT[47:0]) {
		 related_power_pin : VDD;
		 related_ground_pin : VSS;
	   internal_power() {
		  rise_power("scalar") {
			 values (0);
		  }
		  fall_power("scalar") {
			 values (0);
		  }
	   }
	   }
	   timing() {
		 related_pin   : "A_CLK";
		 timing_type   : rising_edge ;
		 timing_sense  : non_unate ;

	   cell_rise(SIG2SRAM_delay_template) {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("3.1242,3.1258,3.1334,3.1421,3.1746,3.2104",\
"3.1305,3.1321,3.1398,3.1485,3.1809,3.2168",\
"3.1326,3.1342,3.1419,3.1506,3.1830,3.2189",\
"3.1457,3.1473,3.1549,3.1636,3.1961,3.2319",\
"3.1519,3.1535,3.1611,3.1698,3.2023,3.2381",\
"3.1833,3.1849,3.1926,3.2013,3.2337,3.2696",\
"3.2378,3.2394,3.2471,3.2558,3.2882,3.3241");
	   }
	   cell_fall(SIG2SRAM_delay_template) {
		 index_1("0.0056,0.0232,0.0400,0.0728,0.1280,0.2440,0.4760");
		 index_2("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("3.0631,3.0644,3.0704,3.0776,3.1041,3.1307",\
"3.0694,3.0708,3.0768,3.0839,3.1104,3.1370",\
"3.0715,3.0729,3.0789,3.0860,3.1125,3.1391",\
"3.0846,3.0859,3.0919,3.0991,3.1256,3.1522",\
"3.0908,3.0921,3.0981,3.1053,3.1318,3.1584",\
"3.1222,3.1236,3.1296,3.1367,3.1632,3.1899",\
"3.1768,3.1781,3.1841,3.1912,3.2177,3.2444");
	   }

	   rise_transition(SRAM_load_template) {
		 index_1("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("0.0326,0.0341,0.0428,0.0518,0.0923,0.1492");
	   }
	   fall_transition(SRAM_load_template) {
		 index_1("0.0008,0.0014,0.0051,0.0100,0.0339,0.0640");
		 values ("0.0254,0.0265,0.0335,0.0402,0.0707,0.1039");
	   }
	}
}
cell_leakage_power : 148.5116;
}
}
