Simulator report for UART
Sat Oct 09 15:29:03 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 201 nodes    ;
; Simulation Coverage         ;      65.35 % ;
; Total Number of Transitions ; 18915        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                   ; Timing        ;
; Start time                                                                                 ; 0 ns                                                         ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                          ;               ;
; Vector input source                                                                        ; C:/Users/79616/Documents/GitHub/Interfaces/uart/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                           ; On            ;
; Check outputs                                                                              ; Off                                                          ; Off           ;
; Report simulation coverage                                                                 ; On                                                           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                           ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                           ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                           ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                          ; Off           ;
; Detect glitches                                                                            ; Off                                                          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                          ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                          ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      65.35 % ;
; Total nodes checked                                 ; 201          ;
; Total output ports checked                          ; 228          ;
; Total output ports with complete 1/0-value coverage ; 149          ;
; Total output ports with no 1/0-value coverage       ; 79           ;
; Total output ports with no 1-value coverage         ; 79           ;
; Total output ports with no 0-value coverage         ; 79           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                      ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |UART|SCK                                                                                                             ; |UART|SCK                                                                                                             ; pin_out          ;
; |UART|inst2                                                                                                           ; |UART|inst2                                                                                                           ; regout           ;
; |UART|QUARZ                                                                                                           ; |UART|QUARZ                                                                                                           ; out              ;
; |UART|TX                                                                                                              ; |UART|TX                                                                                                              ; pin_out          ;
; |UART|inst6                                                                                                           ; |UART|inst6                                                                                                           ; out0             ;
; |UART|ENA                                                                                                             ; |UART|ENA                                                                                                             ; pin_out          ;
; |UART|inst9                                                                                                           ; |UART|inst9                                                                                                           ; regout           ;
; |UART|inst17                                                                                                          ; |UART|inst17                                                                                                          ; out0             ;
; |UART|inst16                                                                                                          ; |UART|inst16                                                                                                          ; out0             ;
; |UART|inst15                                                                                                          ; |UART|inst15                                                                                                          ; out0             ;
; |UART|JUMPER[5]                                                                                                       ; |UART|JUMPER[5]                                                                                                       ; out              ;
; |UART|RX_ENA                                                                                                          ; |UART|RX_ENA                                                                                                          ; pin_out          ;
; |UART|inst18                                                                                                          ; |UART|inst18                                                                                                          ; regout           ;
; |UART|MUX_ADD[3]                                                                                                      ; |UART|MUX_ADD[3]                                                                                                      ; pin_out          ;
; |UART|MUX_ADD[2]                                                                                                      ; |UART|MUX_ADD[2]                                                                                                      ; pin_out          ;
; |UART|MUX_ADD[1]                                                                                                      ; |UART|MUX_ADD[1]                                                                                                      ; pin_out          ;
; |UART|MUX_ADD[0]                                                                                                      ; |UART|MUX_ADD[0]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[10]                                                                                                     ; |UART|REG_OUT[10]                                                                                                     ; pin_out          ;
; |UART|REG_OUT[9]                                                                                                      ; |UART|REG_OUT[9]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[8]                                                                                                      ; |UART|REG_OUT[8]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[7]                                                                                                      ; |UART|REG_OUT[7]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[6]                                                                                                      ; |UART|REG_OUT[6]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[5]                                                                                                      ; |UART|REG_OUT[5]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[4]                                                                                                      ; |UART|REG_OUT[4]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[3]                                                                                                      ; |UART|REG_OUT[3]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[2]                                                                                                      ; |UART|REG_OUT[2]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[1]                                                                                                      ; |UART|REG_OUT[1]                                                                                                      ; pin_out          ;
; |UART|REG_OUT[0]                                                                                                      ; |UART|REG_OUT[0]                                                                                                      ; pin_out          ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                               ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                               ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                ; regout           ;
; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                ; |UART|lpm_shiftreg0:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                ; regout           ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cout_actual                        ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cout_actual                        ; out0             ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita0                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita0                 ; combout          ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita0                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita1                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita1                 ; combout          ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita1                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita2                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita2                 ; combout          ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita2                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita3                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita3                 ; combout          ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita3                 ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_reg_bit1a[3]               ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|safe_q[3]                          ; regout           ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_reg_bit1a[2]               ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|safe_q[2]                          ; regout           ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_reg_bit1a[1]               ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|safe_q[1]                          ; regout           ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|counter_reg_bit1a[0]               ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|safe_q[0]                          ; regout           ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; out0             ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; out0             ;
; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; |UART|lpm_counter1:inst5|lpm_counter:LPM_COUNTER_component|cntr_hhk:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~5                                             ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~5                                             ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~6                                             ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~6                                             ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~7                                             ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~7                                             ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~14                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~14                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~15                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~15                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~16                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~16                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~18                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~18                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~19                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~19                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~20                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~20                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~21                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~21                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~22                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~22                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~27                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~27                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~28                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~28                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~31                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~31                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~36                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~36                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~37                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~37                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~40                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~40                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~42                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~42                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~44                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~44                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~46                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~46                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~47                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~47                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~49                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~49                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~51                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~51                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~54                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~54                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~56                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~56                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~58                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~58                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~60                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~60                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~63                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~63                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~66                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~66                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~67                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~67                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~68                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~68                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~69                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~69                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~70                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~70                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|result_node[0]~0                                ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|result_node[0]~0                                ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~72                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~72                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~77                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~77                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~78                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~78                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~81                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~81                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~86                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~86                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~87                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~87                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~90                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~90                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~92                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~92                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~94                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~94                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~96                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~96                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~97                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~97                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~99                                            ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~99                                            ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~101                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~101                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~104                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~104                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~106                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~106                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~108                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~108                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~110                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~110                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~113                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~113                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~116                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~116                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~117                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~117                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~118                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~118                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~119                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~119                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~120                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~120                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~136                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~136                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~143                                           ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~143                                           ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|result_node[0]~1                                ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|result_node[0]~1                                ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|result_node[0]                                  ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|result_node[0]                                  ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cout_actual                        ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cout_actual                        ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita0                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita0                 ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita0                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita1                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita1                 ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita1                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita2                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita2                 ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita2                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita3                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita3                 ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita3                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita4                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita4                 ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[3]               ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[3]                          ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[2]               ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[2]                          ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[1]               ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[1]                          ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[0]               ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[0]                          ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0] ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0] ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[3]        ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[3]        ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[2]        ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[2]        ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|_~0                 ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|_~0                 ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[0]~10     ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[0]~10     ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[0]        ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[0]        ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cout_actual                         ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cout_actual                         ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita0                  ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita0                  ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita0                  ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita1                  ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita1                  ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita1                  ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita1~COUT             ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita2                  ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita2                  ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[1]                ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[1]                           ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[0]                ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[0]                           ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]  ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|aneb_result_wire[0]  ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[2]         ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[2]         ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|_~0                  ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|_~0                  ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[0]~13      ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[0]~13      ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[0]         ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[0]         ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                 ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |UART|inst14                                                                                                     ; |UART|inst14                                                                                                     ; out0             ;
; |UART|inst13                                                                                                     ; |UART|inst13                                                                                                     ; out0             ;
; |UART|inst12                                                                                                     ; |UART|inst12                                                                                                     ; out0             ;
; |UART|inst11                                                                                                     ; |UART|inst11                                                                                                     ; out0             ;
; |UART|JUMPER[7]                                                                                                  ; |UART|JUMPER[7]                                                                                                  ; out              ;
; |UART|JUMPER[6]                                                                                                  ; |UART|JUMPER[6]                                                                                                  ; out              ;
; |UART|JUMPER[4]                                                                                                  ; |UART|JUMPER[4]                                                                                                  ; out              ;
; |UART|JUMPER[3]                                                                                                  ; |UART|JUMPER[3]                                                                                                  ; out              ;
; |UART|JUMPER[2]                                                                                                  ; |UART|JUMPER[2]                                                                                                  ; out              ;
; |UART|JUMPER[1]                                                                                                  ; |UART|JUMPER[1]                                                                                                  ; out              ;
; |UART|JUMPER[0]                                                                                                  ; |UART|JUMPER[0]                                                                                                  ; out              ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~0                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~0                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~2                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~2                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~4                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~4                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~9                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~9                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~11                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~11                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~13                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~13                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~41                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~41                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~91                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~91                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~140                                      ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~140                                      ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita4            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita4~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[9]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[9]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[8]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[8]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[7]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[7]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[6]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[6]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[5]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[5]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[4]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[4]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[6]   ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[6]   ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[5]   ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[5]   ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[4]   ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[4]   ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita2             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita2~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10            ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10~COUT       ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11            ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11~COUT       ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12            ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12~COUT       ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[12]          ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[12]                     ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[11]          ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[11]                     ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[10]          ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[10]                     ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[9]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[9]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[8]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[8]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[7]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[7]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[6]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[6]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[5]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[5]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[4]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[4]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[3]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[3]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[2]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[2]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[7]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[7]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[6]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[6]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[5]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[5]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[4]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[4]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[3]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[3]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12 ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12 ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]    ; out0             ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                 ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |UART|inst14                                                                                                     ; |UART|inst14                                                                                                     ; out0             ;
; |UART|inst13                                                                                                     ; |UART|inst13                                                                                                     ; out0             ;
; |UART|inst12                                                                                                     ; |UART|inst12                                                                                                     ; out0             ;
; |UART|inst11                                                                                                     ; |UART|inst11                                                                                                     ; out0             ;
; |UART|JUMPER[7]                                                                                                  ; |UART|JUMPER[7]                                                                                                  ; out              ;
; |UART|JUMPER[6]                                                                                                  ; |UART|JUMPER[6]                                                                                                  ; out              ;
; |UART|JUMPER[4]                                                                                                  ; |UART|JUMPER[4]                                                                                                  ; out              ;
; |UART|JUMPER[3]                                                                                                  ; |UART|JUMPER[3]                                                                                                  ; out              ;
; |UART|JUMPER[2]                                                                                                  ; |UART|JUMPER[2]                                                                                                  ; out              ;
; |UART|JUMPER[1]                                                                                                  ; |UART|JUMPER[1]                                                                                                  ; out              ;
; |UART|JUMPER[0]                                                                                                  ; |UART|JUMPER[0]                                                                                                  ; out              ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~0                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~0                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~2                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~2                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~4                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~4                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~9                                        ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~9                                        ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~11                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~11                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~13                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~13                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~41                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~41                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~91                                       ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~91                                       ; out0             ;
; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~140                                      ; |UART|lpm_mux0:inst7|lpm_mux:LPM_MUX_component|mux_j4e:auto_generated|_~140                                      ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita4            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita4~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita5~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita6~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita7~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita8~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9            ; combout          ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9            ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_comb_bita9~COUT       ; cout             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[9]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[9]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[8]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[8]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[7]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[7]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[6]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[6]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[5]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[5]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|counter_reg_bit1a[4]          ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|safe_q[4]                     ; regout           ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[6]   ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[6]   ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[5]   ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[5]   ; out0             ;
; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[4]   ; |UART|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_ggj:auto_generated|cmpr_ldc:cmpr2|data_wire[4]   ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita2             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita2~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita3~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita4~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita5~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita6~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita7~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita8~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9             ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9             ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita9~COUT        ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10            ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita10~COUT       ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11            ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita11~COUT       ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12            ; combout          ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12            ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_comb_bita12~COUT       ; cout             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[12]          ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[12]                     ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[11]          ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[11]                     ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[10]          ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[10]                     ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[9]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[9]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[8]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[8]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[7]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[7]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[6]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[6]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[5]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[5]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[4]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[4]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[3]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[3]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|counter_reg_bit1a[2]           ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|safe_q[2]                      ; regout           ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[7]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[7]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[6]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[6]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[5]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[5]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[4]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[4]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[3]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[3]    ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12 ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]~12 ; out0             ;
; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]    ; |UART|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_5fj:auto_generated|cmpr_odc:cmpr2|data_wire[1]    ; out0             ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 09 15:29:02 2021
Info: Command: quartus_sim --simulation_results_format=VWF UART -c UART
Info (324025): Using vector source file "C:/Users/79616/Documents/GitHub/Interfaces/uart/Waveform.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DEBUG_IN" in design.
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      65.35 %
Info (328052): Number of transitions in simulation is 18915
Info (324045): Vector file UART.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4441 megabytes
    Info: Processing ended: Sat Oct 09 15:29:03 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


