// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FracNet_T_avgpool_8x8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inputs_0_0_address0,
        inputs_0_0_ce0,
        inputs_0_0_q0,
        inputs_0_1_address0,
        inputs_0_1_ce0,
        inputs_0_1_q0,
        inputs_0_2_address0,
        inputs_0_2_ce0,
        inputs_0_2_q0,
        inputs_0_3_address0,
        inputs_0_3_ce0,
        inputs_0_3_q0,
        inputs_0_4_address0,
        inputs_0_4_ce0,
        inputs_0_4_q0,
        inputs_0_5_address0,
        inputs_0_5_ce0,
        inputs_0_5_q0,
        inputs_0_6_address0,
        inputs_0_6_ce0,
        inputs_0_6_q0,
        inputs_0_7_address0,
        inputs_0_7_ce0,
        inputs_0_7_q0,
        inputs_0_8_address0,
        inputs_0_8_ce0,
        inputs_0_8_q0,
        inputs_0_9_address0,
        inputs_0_9_ce0,
        inputs_0_9_q0,
        inputs_0_10_address0,
        inputs_0_10_ce0,
        inputs_0_10_q0,
        inputs_0_11_address0,
        inputs_0_11_ce0,
        inputs_0_11_q0,
        inputs_0_12_address0,
        inputs_0_12_ce0,
        inputs_0_12_q0,
        inputs_0_13_address0,
        inputs_0_13_ce0,
        inputs_0_13_q0,
        inputs_0_14_address0,
        inputs_0_14_ce0,
        inputs_0_14_q0,
        inputs_0_15_address0,
        inputs_0_15_ce0,
        inputs_0_15_q0,
        inputs_1_0_address0,
        inputs_1_0_ce0,
        inputs_1_0_q0,
        inputs_1_1_address0,
        inputs_1_1_ce0,
        inputs_1_1_q0,
        inputs_1_2_address0,
        inputs_1_2_ce0,
        inputs_1_2_q0,
        inputs_1_3_address0,
        inputs_1_3_ce0,
        inputs_1_3_q0,
        inputs_1_4_address0,
        inputs_1_4_ce0,
        inputs_1_4_q0,
        inputs_1_5_address0,
        inputs_1_5_ce0,
        inputs_1_5_q0,
        inputs_1_6_address0,
        inputs_1_6_ce0,
        inputs_1_6_q0,
        inputs_1_7_address0,
        inputs_1_7_ce0,
        inputs_1_7_q0,
        inputs_1_8_address0,
        inputs_1_8_ce0,
        inputs_1_8_q0,
        inputs_1_9_address0,
        inputs_1_9_ce0,
        inputs_1_9_q0,
        inputs_1_10_address0,
        inputs_1_10_ce0,
        inputs_1_10_q0,
        inputs_1_11_address0,
        inputs_1_11_ce0,
        inputs_1_11_q0,
        inputs_1_12_address0,
        inputs_1_12_ce0,
        inputs_1_12_q0,
        inputs_1_13_address0,
        inputs_1_13_ce0,
        inputs_1_13_q0,
        inputs_1_14_address0,
        inputs_1_14_ce0,
        inputs_1_14_q0,
        inputs_1_15_address0,
        inputs_1_15_ce0,
        inputs_1_15_q0,
        inputs_2_0_address0,
        inputs_2_0_ce0,
        inputs_2_0_q0,
        inputs_2_1_address0,
        inputs_2_1_ce0,
        inputs_2_1_q0,
        inputs_2_2_address0,
        inputs_2_2_ce0,
        inputs_2_2_q0,
        inputs_2_3_address0,
        inputs_2_3_ce0,
        inputs_2_3_q0,
        inputs_2_4_address0,
        inputs_2_4_ce0,
        inputs_2_4_q0,
        inputs_2_5_address0,
        inputs_2_5_ce0,
        inputs_2_5_q0,
        inputs_2_6_address0,
        inputs_2_6_ce0,
        inputs_2_6_q0,
        inputs_2_7_address0,
        inputs_2_7_ce0,
        inputs_2_7_q0,
        inputs_2_8_address0,
        inputs_2_8_ce0,
        inputs_2_8_q0,
        inputs_2_9_address0,
        inputs_2_9_ce0,
        inputs_2_9_q0,
        inputs_2_10_address0,
        inputs_2_10_ce0,
        inputs_2_10_q0,
        inputs_2_11_address0,
        inputs_2_11_ce0,
        inputs_2_11_q0,
        inputs_2_12_address0,
        inputs_2_12_ce0,
        inputs_2_12_q0,
        inputs_2_13_address0,
        inputs_2_13_ce0,
        inputs_2_13_q0,
        inputs_2_14_address0,
        inputs_2_14_ce0,
        inputs_2_14_q0,
        inputs_2_15_address0,
        inputs_2_15_ce0,
        inputs_2_15_q0,
        inputs_3_0_address0,
        inputs_3_0_ce0,
        inputs_3_0_q0,
        inputs_3_1_address0,
        inputs_3_1_ce0,
        inputs_3_1_q0,
        inputs_3_2_address0,
        inputs_3_2_ce0,
        inputs_3_2_q0,
        inputs_3_3_address0,
        inputs_3_3_ce0,
        inputs_3_3_q0,
        inputs_3_4_address0,
        inputs_3_4_ce0,
        inputs_3_4_q0,
        inputs_3_5_address0,
        inputs_3_5_ce0,
        inputs_3_5_q0,
        inputs_3_6_address0,
        inputs_3_6_ce0,
        inputs_3_6_q0,
        inputs_3_7_address0,
        inputs_3_7_ce0,
        inputs_3_7_q0,
        inputs_3_8_address0,
        inputs_3_8_ce0,
        inputs_3_8_q0,
        inputs_3_9_address0,
        inputs_3_9_ce0,
        inputs_3_9_q0,
        inputs_3_10_address0,
        inputs_3_10_ce0,
        inputs_3_10_q0,
        inputs_3_11_address0,
        inputs_3_11_ce0,
        inputs_3_11_q0,
        inputs_3_12_address0,
        inputs_3_12_ce0,
        inputs_3_12_q0,
        inputs_3_13_address0,
        inputs_3_13_ce0,
        inputs_3_13_q0,
        inputs_3_14_address0,
        inputs_3_14_ce0,
        inputs_3_14_q0,
        inputs_3_15_address0,
        inputs_3_15_ce0,
        inputs_3_15_q0,
        outputs_address0,
        outputs_ce0,
        outputs_we0,
        outputs_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] inputs_0_0_address0;
output   inputs_0_0_ce0;
input  [15:0] inputs_0_0_q0;
output  [10:0] inputs_0_1_address0;
output   inputs_0_1_ce0;
input  [15:0] inputs_0_1_q0;
output  [10:0] inputs_0_2_address0;
output   inputs_0_2_ce0;
input  [15:0] inputs_0_2_q0;
output  [10:0] inputs_0_3_address0;
output   inputs_0_3_ce0;
input  [15:0] inputs_0_3_q0;
output  [10:0] inputs_0_4_address0;
output   inputs_0_4_ce0;
input  [15:0] inputs_0_4_q0;
output  [10:0] inputs_0_5_address0;
output   inputs_0_5_ce0;
input  [15:0] inputs_0_5_q0;
output  [10:0] inputs_0_6_address0;
output   inputs_0_6_ce0;
input  [15:0] inputs_0_6_q0;
output  [10:0] inputs_0_7_address0;
output   inputs_0_7_ce0;
input  [15:0] inputs_0_7_q0;
output  [10:0] inputs_0_8_address0;
output   inputs_0_8_ce0;
input  [15:0] inputs_0_8_q0;
output  [10:0] inputs_0_9_address0;
output   inputs_0_9_ce0;
input  [15:0] inputs_0_9_q0;
output  [10:0] inputs_0_10_address0;
output   inputs_0_10_ce0;
input  [15:0] inputs_0_10_q0;
output  [10:0] inputs_0_11_address0;
output   inputs_0_11_ce0;
input  [15:0] inputs_0_11_q0;
output  [10:0] inputs_0_12_address0;
output   inputs_0_12_ce0;
input  [15:0] inputs_0_12_q0;
output  [10:0] inputs_0_13_address0;
output   inputs_0_13_ce0;
input  [15:0] inputs_0_13_q0;
output  [10:0] inputs_0_14_address0;
output   inputs_0_14_ce0;
input  [15:0] inputs_0_14_q0;
output  [10:0] inputs_0_15_address0;
output   inputs_0_15_ce0;
input  [15:0] inputs_0_15_q0;
output  [10:0] inputs_1_0_address0;
output   inputs_1_0_ce0;
input  [15:0] inputs_1_0_q0;
output  [10:0] inputs_1_1_address0;
output   inputs_1_1_ce0;
input  [15:0] inputs_1_1_q0;
output  [10:0] inputs_1_2_address0;
output   inputs_1_2_ce0;
input  [15:0] inputs_1_2_q0;
output  [10:0] inputs_1_3_address0;
output   inputs_1_3_ce0;
input  [15:0] inputs_1_3_q0;
output  [10:0] inputs_1_4_address0;
output   inputs_1_4_ce0;
input  [15:0] inputs_1_4_q0;
output  [10:0] inputs_1_5_address0;
output   inputs_1_5_ce0;
input  [15:0] inputs_1_5_q0;
output  [10:0] inputs_1_6_address0;
output   inputs_1_6_ce0;
input  [15:0] inputs_1_6_q0;
output  [10:0] inputs_1_7_address0;
output   inputs_1_7_ce0;
input  [15:0] inputs_1_7_q0;
output  [10:0] inputs_1_8_address0;
output   inputs_1_8_ce0;
input  [15:0] inputs_1_8_q0;
output  [10:0] inputs_1_9_address0;
output   inputs_1_9_ce0;
input  [15:0] inputs_1_9_q0;
output  [10:0] inputs_1_10_address0;
output   inputs_1_10_ce0;
input  [15:0] inputs_1_10_q0;
output  [10:0] inputs_1_11_address0;
output   inputs_1_11_ce0;
input  [15:0] inputs_1_11_q0;
output  [10:0] inputs_1_12_address0;
output   inputs_1_12_ce0;
input  [15:0] inputs_1_12_q0;
output  [10:0] inputs_1_13_address0;
output   inputs_1_13_ce0;
input  [15:0] inputs_1_13_q0;
output  [10:0] inputs_1_14_address0;
output   inputs_1_14_ce0;
input  [15:0] inputs_1_14_q0;
output  [10:0] inputs_1_15_address0;
output   inputs_1_15_ce0;
input  [15:0] inputs_1_15_q0;
output  [10:0] inputs_2_0_address0;
output   inputs_2_0_ce0;
input  [15:0] inputs_2_0_q0;
output  [10:0] inputs_2_1_address0;
output   inputs_2_1_ce0;
input  [15:0] inputs_2_1_q0;
output  [10:0] inputs_2_2_address0;
output   inputs_2_2_ce0;
input  [15:0] inputs_2_2_q0;
output  [10:0] inputs_2_3_address0;
output   inputs_2_3_ce0;
input  [15:0] inputs_2_3_q0;
output  [10:0] inputs_2_4_address0;
output   inputs_2_4_ce0;
input  [15:0] inputs_2_4_q0;
output  [10:0] inputs_2_5_address0;
output   inputs_2_5_ce0;
input  [15:0] inputs_2_5_q0;
output  [10:0] inputs_2_6_address0;
output   inputs_2_6_ce0;
input  [15:0] inputs_2_6_q0;
output  [10:0] inputs_2_7_address0;
output   inputs_2_7_ce0;
input  [15:0] inputs_2_7_q0;
output  [10:0] inputs_2_8_address0;
output   inputs_2_8_ce0;
input  [15:0] inputs_2_8_q0;
output  [10:0] inputs_2_9_address0;
output   inputs_2_9_ce0;
input  [15:0] inputs_2_9_q0;
output  [10:0] inputs_2_10_address0;
output   inputs_2_10_ce0;
input  [15:0] inputs_2_10_q0;
output  [10:0] inputs_2_11_address0;
output   inputs_2_11_ce0;
input  [15:0] inputs_2_11_q0;
output  [10:0] inputs_2_12_address0;
output   inputs_2_12_ce0;
input  [15:0] inputs_2_12_q0;
output  [10:0] inputs_2_13_address0;
output   inputs_2_13_ce0;
input  [15:0] inputs_2_13_q0;
output  [10:0] inputs_2_14_address0;
output   inputs_2_14_ce0;
input  [15:0] inputs_2_14_q0;
output  [10:0] inputs_2_15_address0;
output   inputs_2_15_ce0;
input  [15:0] inputs_2_15_q0;
output  [10:0] inputs_3_0_address0;
output   inputs_3_0_ce0;
input  [15:0] inputs_3_0_q0;
output  [10:0] inputs_3_1_address0;
output   inputs_3_1_ce0;
input  [15:0] inputs_3_1_q0;
output  [10:0] inputs_3_2_address0;
output   inputs_3_2_ce0;
input  [15:0] inputs_3_2_q0;
output  [10:0] inputs_3_3_address0;
output   inputs_3_3_ce0;
input  [15:0] inputs_3_3_q0;
output  [10:0] inputs_3_4_address0;
output   inputs_3_4_ce0;
input  [15:0] inputs_3_4_q0;
output  [10:0] inputs_3_5_address0;
output   inputs_3_5_ce0;
input  [15:0] inputs_3_5_q0;
output  [10:0] inputs_3_6_address0;
output   inputs_3_6_ce0;
input  [15:0] inputs_3_6_q0;
output  [10:0] inputs_3_7_address0;
output   inputs_3_7_ce0;
input  [15:0] inputs_3_7_q0;
output  [10:0] inputs_3_8_address0;
output   inputs_3_8_ce0;
input  [15:0] inputs_3_8_q0;
output  [10:0] inputs_3_9_address0;
output   inputs_3_9_ce0;
input  [15:0] inputs_3_9_q0;
output  [10:0] inputs_3_10_address0;
output   inputs_3_10_ce0;
input  [15:0] inputs_3_10_q0;
output  [10:0] inputs_3_11_address0;
output   inputs_3_11_ce0;
input  [15:0] inputs_3_11_q0;
output  [10:0] inputs_3_12_address0;
output   inputs_3_12_ce0;
input  [15:0] inputs_3_12_q0;
output  [10:0] inputs_3_13_address0;
output   inputs_3_13_ce0;
input  [15:0] inputs_3_13_q0;
output  [10:0] inputs_3_14_address0;
output   inputs_3_14_ce0;
input  [15:0] inputs_3_14_q0;
output  [10:0] inputs_3_15_address0;
output   inputs_3_15_ce0;
input  [15:0] inputs_3_15_q0;
output  [5:0] outputs_address0;
output   outputs_ce0;
output   outputs_we0;
output  [31:0] outputs_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [1:0] trunc_ln232_fu_586_p1;
reg   [1:0] trunc_ln232_reg_1182;
wire    ap_CS_fsm_state2;
wire   [5:0] tmp_s_fu_799_p3;
reg   [5:0] tmp_s_reg_1335;
wire    ap_CS_fsm_state6;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_done;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_idle;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_ready;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_31_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_31_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_30_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_30_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_29_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_29_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_28_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_28_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_27_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_27_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_26_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_26_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_25_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_25_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_24_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_24_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_23_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_23_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_22_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_22_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_21_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_21_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_20_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_20_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_19_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_19_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_18_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_18_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_17_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_17_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_16_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_16_out_ap_vld;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_done;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_idle;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_ready;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_0_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_0_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_1_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_1_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_2_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_2_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_3_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_3_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_4_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_4_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_5_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_5_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_6_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_6_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_7_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_7_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_8_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_8_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_9_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_9_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_10_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_10_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_11_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_11_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_12_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_12_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_13_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_13_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_14_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_14_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_15_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_15_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_0_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_0_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_1_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_1_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_2_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_2_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_3_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_3_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_4_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_4_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_5_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_5_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_6_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_6_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_7_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_7_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_8_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_8_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_9_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_9_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_10_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_10_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_11_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_11_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_12_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_12_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_13_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_13_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_14_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_14_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_15_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_15_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_0_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_0_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_1_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_1_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_2_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_2_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_3_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_3_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_4_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_4_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_5_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_5_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_6_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_6_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_7_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_7_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_8_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_8_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_9_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_9_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_10_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_10_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_11_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_11_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_12_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_12_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_13_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_13_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_14_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_14_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_15_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_15_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_0_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_0_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_1_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_1_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_2_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_2_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_3_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_3_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_4_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_4_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_5_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_5_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_6_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_6_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_7_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_7_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_8_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_8_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_9_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_9_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_10_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_10_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_11_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_11_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_12_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_12_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_13_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_13_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_14_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_14_ce0;
wire   [10:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_15_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_15_ce0;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_220_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_220_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_219_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_219_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_218_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_218_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_217_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_217_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_216_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_216_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_215_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_215_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_214_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_214_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_213_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_213_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_212_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_212_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_211_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_211_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_210_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_210_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_209_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_209_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_208_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_208_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_207_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_207_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_206_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_206_out_ap_vld;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_out;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_out_ap_vld;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_done;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_idle;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_ready;
wire   [5:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_address0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_ce0;
wire    grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_we0;
wire   [31:0] grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_d0;
reg    grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start_reg;
wire   [0:0] icmp_ln232_fu_590_p2;
wire    ap_CS_fsm_state3;
reg    grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [2:0] tile_fu_158;
wire   [2:0] add_ln232_fu_596_p2;
reg   [31:0] tmp_V_fu_162;
reg   [31:0] tmp_V_1_fu_166;
reg   [31:0] tmp_V_2_fu_170;
reg   [31:0] tmp_V_3_fu_174;
reg   [31:0] tmp_V_4_fu_178;
reg   [31:0] tmp_V_5_fu_182;
reg   [31:0] tmp_V_6_fu_186;
reg   [31:0] tmp_V_7_fu_190;
reg   [31:0] tmp_V_8_fu_194;
reg   [31:0] tmp_V_9_fu_198;
reg   [31:0] tmp_V_10_fu_202;
reg   [31:0] tmp_V_11_fu_206;
reg   [31:0] tmp_V_12_fu_210;
reg   [31:0] tmp_V_13_fu_214;
reg   [31:0] tmp_V_14_fu_218;
reg   [31:0] tmp_V_15_fu_222;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start_reg = 1'b0;
#0 grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start_reg = 1'b0;
#0 grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start_reg = 1'b0;
end

FracNet_T_avgpool_8x8_Pipeline_VITIS_LOOP_233_1 grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start),
    .ap_done(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_done),
    .ap_idle(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_idle),
    .ap_ready(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_ready),
    .tmp_V_15(tmp_V_15_fu_222),
    .tmp_V_14(tmp_V_14_fu_218),
    .tmp_V_13(tmp_V_13_fu_214),
    .tmp_V_12(tmp_V_12_fu_210),
    .tmp_V_11(tmp_V_11_fu_206),
    .tmp_V_10(tmp_V_10_fu_202),
    .tmp_V_9(tmp_V_9_fu_198),
    .tmp_V_8(tmp_V_8_fu_194),
    .tmp_V_7(tmp_V_7_fu_190),
    .tmp_V_6(tmp_V_6_fu_186),
    .tmp_V_5(tmp_V_5_fu_182),
    .tmp_V_4(tmp_V_4_fu_178),
    .tmp_V_3(tmp_V_3_fu_174),
    .tmp_V_2(tmp_V_2_fu_170),
    .tmp_V_1(tmp_V_1_fu_166),
    .tmp_V(tmp_V_fu_162),
    .tmp_V_31_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_31_out),
    .tmp_V_31_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_31_out_ap_vld),
    .tmp_V_30_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_30_out),
    .tmp_V_30_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_30_out_ap_vld),
    .tmp_V_29_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_29_out),
    .tmp_V_29_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_29_out_ap_vld),
    .tmp_V_28_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_28_out),
    .tmp_V_28_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_28_out_ap_vld),
    .tmp_V_27_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_27_out),
    .tmp_V_27_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_27_out_ap_vld),
    .tmp_V_26_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_26_out),
    .tmp_V_26_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_26_out_ap_vld),
    .tmp_V_25_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_25_out),
    .tmp_V_25_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_25_out_ap_vld),
    .tmp_V_24_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_24_out),
    .tmp_V_24_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_24_out_ap_vld),
    .tmp_V_23_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_23_out),
    .tmp_V_23_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_23_out_ap_vld),
    .tmp_V_22_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_22_out),
    .tmp_V_22_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_22_out_ap_vld),
    .tmp_V_21_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_21_out),
    .tmp_V_21_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_21_out_ap_vld),
    .tmp_V_20_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_20_out),
    .tmp_V_20_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_20_out_ap_vld),
    .tmp_V_19_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_19_out),
    .tmp_V_19_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_19_out_ap_vld),
    .tmp_V_18_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_18_out),
    .tmp_V_18_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_18_out_ap_vld),
    .tmp_V_17_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_17_out),
    .tmp_V_17_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_17_out_ap_vld),
    .tmp_V_16_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_16_out),
    .tmp_V_16_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_16_out_ap_vld)
);

FracNet_T_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3 grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start),
    .ap_done(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_done),
    .ap_idle(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_idle),
    .ap_ready(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_ready),
    .tmp_V_31_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_31_out),
    .tmp_V_30_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_30_out),
    .tmp_V_29_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_29_out),
    .tmp_V_28_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_28_out),
    .tmp_V_27_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_27_out),
    .tmp_V_26_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_26_out),
    .tmp_V_25_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_25_out),
    .tmp_V_24_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_24_out),
    .tmp_V_23_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_23_out),
    .tmp_V_22_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_22_out),
    .tmp_V_21_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_21_out),
    .tmp_V_20_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_20_out),
    .tmp_V_19_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_19_out),
    .tmp_V_18_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_18_out),
    .tmp_V_17_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_17_out),
    .tmp_V_16_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_tmp_V_16_out),
    .inputs_0_0_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_0_address0),
    .inputs_0_0_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_0_ce0),
    .inputs_0_0_q0(inputs_0_0_q0),
    .inputs_0_1_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_1_address0),
    .inputs_0_1_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_1_ce0),
    .inputs_0_1_q0(inputs_0_1_q0),
    .inputs_0_2_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_2_address0),
    .inputs_0_2_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_2_ce0),
    .inputs_0_2_q0(inputs_0_2_q0),
    .inputs_0_3_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_3_address0),
    .inputs_0_3_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_3_ce0),
    .inputs_0_3_q0(inputs_0_3_q0),
    .inputs_0_4_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_4_address0),
    .inputs_0_4_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_4_ce0),
    .inputs_0_4_q0(inputs_0_4_q0),
    .inputs_0_5_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_5_address0),
    .inputs_0_5_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_5_ce0),
    .inputs_0_5_q0(inputs_0_5_q0),
    .inputs_0_6_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_6_address0),
    .inputs_0_6_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_6_ce0),
    .inputs_0_6_q0(inputs_0_6_q0),
    .inputs_0_7_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_7_address0),
    .inputs_0_7_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_7_ce0),
    .inputs_0_7_q0(inputs_0_7_q0),
    .inputs_0_8_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_8_address0),
    .inputs_0_8_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_8_ce0),
    .inputs_0_8_q0(inputs_0_8_q0),
    .inputs_0_9_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_9_address0),
    .inputs_0_9_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_9_ce0),
    .inputs_0_9_q0(inputs_0_9_q0),
    .inputs_0_10_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_10_address0),
    .inputs_0_10_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_10_ce0),
    .inputs_0_10_q0(inputs_0_10_q0),
    .inputs_0_11_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_11_address0),
    .inputs_0_11_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_11_ce0),
    .inputs_0_11_q0(inputs_0_11_q0),
    .inputs_0_12_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_12_address0),
    .inputs_0_12_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_12_ce0),
    .inputs_0_12_q0(inputs_0_12_q0),
    .inputs_0_13_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_13_address0),
    .inputs_0_13_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_13_ce0),
    .inputs_0_13_q0(inputs_0_13_q0),
    .inputs_0_14_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_14_address0),
    .inputs_0_14_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_14_ce0),
    .inputs_0_14_q0(inputs_0_14_q0),
    .inputs_0_15_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_15_address0),
    .inputs_0_15_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_15_ce0),
    .inputs_0_15_q0(inputs_0_15_q0),
    .inputs_1_0_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_0_address0),
    .inputs_1_0_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_0_ce0),
    .inputs_1_0_q0(inputs_1_0_q0),
    .inputs_1_1_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_1_address0),
    .inputs_1_1_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_1_ce0),
    .inputs_1_1_q0(inputs_1_1_q0),
    .inputs_1_2_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_2_address0),
    .inputs_1_2_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_2_ce0),
    .inputs_1_2_q0(inputs_1_2_q0),
    .inputs_1_3_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_3_address0),
    .inputs_1_3_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_3_ce0),
    .inputs_1_3_q0(inputs_1_3_q0),
    .inputs_1_4_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_4_address0),
    .inputs_1_4_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_4_ce0),
    .inputs_1_4_q0(inputs_1_4_q0),
    .inputs_1_5_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_5_address0),
    .inputs_1_5_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_5_ce0),
    .inputs_1_5_q0(inputs_1_5_q0),
    .inputs_1_6_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_6_address0),
    .inputs_1_6_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_6_ce0),
    .inputs_1_6_q0(inputs_1_6_q0),
    .inputs_1_7_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_7_address0),
    .inputs_1_7_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_7_ce0),
    .inputs_1_7_q0(inputs_1_7_q0),
    .inputs_1_8_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_8_address0),
    .inputs_1_8_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_8_ce0),
    .inputs_1_8_q0(inputs_1_8_q0),
    .inputs_1_9_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_9_address0),
    .inputs_1_9_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_9_ce0),
    .inputs_1_9_q0(inputs_1_9_q0),
    .inputs_1_10_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_10_address0),
    .inputs_1_10_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_10_ce0),
    .inputs_1_10_q0(inputs_1_10_q0),
    .inputs_1_11_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_11_address0),
    .inputs_1_11_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_11_ce0),
    .inputs_1_11_q0(inputs_1_11_q0),
    .inputs_1_12_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_12_address0),
    .inputs_1_12_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_12_ce0),
    .inputs_1_12_q0(inputs_1_12_q0),
    .inputs_1_13_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_13_address0),
    .inputs_1_13_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_13_ce0),
    .inputs_1_13_q0(inputs_1_13_q0),
    .inputs_1_14_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_14_address0),
    .inputs_1_14_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_14_ce0),
    .inputs_1_14_q0(inputs_1_14_q0),
    .inputs_1_15_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_15_address0),
    .inputs_1_15_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_15_ce0),
    .inputs_1_15_q0(inputs_1_15_q0),
    .inputs_2_0_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_0_address0),
    .inputs_2_0_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_0_ce0),
    .inputs_2_0_q0(inputs_2_0_q0),
    .inputs_2_1_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_1_address0),
    .inputs_2_1_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_1_ce0),
    .inputs_2_1_q0(inputs_2_1_q0),
    .inputs_2_2_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_2_address0),
    .inputs_2_2_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_2_ce0),
    .inputs_2_2_q0(inputs_2_2_q0),
    .inputs_2_3_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_3_address0),
    .inputs_2_3_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_3_ce0),
    .inputs_2_3_q0(inputs_2_3_q0),
    .inputs_2_4_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_4_address0),
    .inputs_2_4_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_4_ce0),
    .inputs_2_4_q0(inputs_2_4_q0),
    .inputs_2_5_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_5_address0),
    .inputs_2_5_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_5_ce0),
    .inputs_2_5_q0(inputs_2_5_q0),
    .inputs_2_6_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_6_address0),
    .inputs_2_6_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_6_ce0),
    .inputs_2_6_q0(inputs_2_6_q0),
    .inputs_2_7_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_7_address0),
    .inputs_2_7_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_7_ce0),
    .inputs_2_7_q0(inputs_2_7_q0),
    .inputs_2_8_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_8_address0),
    .inputs_2_8_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_8_ce0),
    .inputs_2_8_q0(inputs_2_8_q0),
    .inputs_2_9_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_9_address0),
    .inputs_2_9_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_9_ce0),
    .inputs_2_9_q0(inputs_2_9_q0),
    .inputs_2_10_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_10_address0),
    .inputs_2_10_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_10_ce0),
    .inputs_2_10_q0(inputs_2_10_q0),
    .inputs_2_11_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_11_address0),
    .inputs_2_11_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_11_ce0),
    .inputs_2_11_q0(inputs_2_11_q0),
    .inputs_2_12_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_12_address0),
    .inputs_2_12_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_12_ce0),
    .inputs_2_12_q0(inputs_2_12_q0),
    .inputs_2_13_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_13_address0),
    .inputs_2_13_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_13_ce0),
    .inputs_2_13_q0(inputs_2_13_q0),
    .inputs_2_14_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_14_address0),
    .inputs_2_14_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_14_ce0),
    .inputs_2_14_q0(inputs_2_14_q0),
    .inputs_2_15_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_15_address0),
    .inputs_2_15_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_15_ce0),
    .inputs_2_15_q0(inputs_2_15_q0),
    .inputs_3_0_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_0_address0),
    .inputs_3_0_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_0_ce0),
    .inputs_3_0_q0(inputs_3_0_q0),
    .inputs_3_1_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_1_address0),
    .inputs_3_1_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_1_ce0),
    .inputs_3_1_q0(inputs_3_1_q0),
    .inputs_3_2_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_2_address0),
    .inputs_3_2_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_2_ce0),
    .inputs_3_2_q0(inputs_3_2_q0),
    .inputs_3_3_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_3_address0),
    .inputs_3_3_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_3_ce0),
    .inputs_3_3_q0(inputs_3_3_q0),
    .inputs_3_4_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_4_address0),
    .inputs_3_4_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_4_ce0),
    .inputs_3_4_q0(inputs_3_4_q0),
    .inputs_3_5_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_5_address0),
    .inputs_3_5_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_5_ce0),
    .inputs_3_5_q0(inputs_3_5_q0),
    .inputs_3_6_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_6_address0),
    .inputs_3_6_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_6_ce0),
    .inputs_3_6_q0(inputs_3_6_q0),
    .inputs_3_7_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_7_address0),
    .inputs_3_7_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_7_ce0),
    .inputs_3_7_q0(inputs_3_7_q0),
    .inputs_3_8_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_8_address0),
    .inputs_3_8_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_8_ce0),
    .inputs_3_8_q0(inputs_3_8_q0),
    .inputs_3_9_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_9_address0),
    .inputs_3_9_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_9_ce0),
    .inputs_3_9_q0(inputs_3_9_q0),
    .inputs_3_10_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_10_address0),
    .inputs_3_10_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_10_ce0),
    .inputs_3_10_q0(inputs_3_10_q0),
    .inputs_3_11_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_11_address0),
    .inputs_3_11_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_11_ce0),
    .inputs_3_11_q0(inputs_3_11_q0),
    .inputs_3_12_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_12_address0),
    .inputs_3_12_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_12_ce0),
    .inputs_3_12_q0(inputs_3_12_q0),
    .inputs_3_13_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_13_address0),
    .inputs_3_13_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_13_ce0),
    .inputs_3_13_q0(inputs_3_13_q0),
    .inputs_3_14_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_14_address0),
    .inputs_3_14_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_14_ce0),
    .inputs_3_14_q0(inputs_3_14_q0),
    .inputs_3_15_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_15_address0),
    .inputs_3_15_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_15_ce0),
    .inputs_3_15_q0(inputs_3_15_q0),
    .tile(trunc_ln232_reg_1182),
    .lhs_220_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_220_out),
    .lhs_220_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_220_out_ap_vld),
    .lhs_219_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_219_out),
    .lhs_219_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_219_out_ap_vld),
    .lhs_218_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_218_out),
    .lhs_218_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_218_out_ap_vld),
    .lhs_217_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_217_out),
    .lhs_217_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_217_out_ap_vld),
    .lhs_216_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_216_out),
    .lhs_216_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_216_out_ap_vld),
    .lhs_215_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_215_out),
    .lhs_215_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_215_out_ap_vld),
    .lhs_214_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_214_out),
    .lhs_214_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_214_out_ap_vld),
    .lhs_213_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_213_out),
    .lhs_213_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_213_out_ap_vld),
    .lhs_212_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_212_out),
    .lhs_212_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_212_out_ap_vld),
    .lhs_211_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_211_out),
    .lhs_211_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_211_out_ap_vld),
    .lhs_210_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_210_out),
    .lhs_210_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_210_out_ap_vld),
    .lhs_209_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_209_out),
    .lhs_209_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_209_out_ap_vld),
    .lhs_208_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_208_out),
    .lhs_208_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_208_out_ap_vld),
    .lhs_207_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_207_out),
    .lhs_207_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_207_out_ap_vld),
    .lhs_206_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_206_out),
    .lhs_206_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_206_out_ap_vld),
    .lhs_out(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_out),
    .lhs_out_ap_vld(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_out_ap_vld)
);

FracNet_T_avgpool_8x8_Pipeline_VITIS_LOOP_245_5 grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start),
    .ap_done(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_done),
    .ap_idle(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_idle),
    .ap_ready(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_ready),
    .lhs_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_out),
    .lhs_206_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_206_out),
    .lhs_207_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_207_out),
    .lhs_208_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_208_out),
    .lhs_209_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_209_out),
    .lhs_210_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_210_out),
    .lhs_211_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_211_out),
    .lhs_212_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_212_out),
    .lhs_213_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_213_out),
    .lhs_214_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_214_out),
    .lhs_215_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_215_out),
    .lhs_216_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_216_out),
    .lhs_217_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_217_out),
    .lhs_218_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_218_out),
    .lhs_219_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_219_out),
    .lhs_220_reload(grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_220_out),
    .tmp_479(tmp_s_reg_1335),
    .outputs_address0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_address0),
    .outputs_ce0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_ce0),
    .outputs_we0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_we0),
    .outputs_d0(grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln232_fu_590_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_ready == 1'b1)) begin
            grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start_reg <= 1'b1;
        end else if ((grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_ready == 1'b1)) begin
            grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start_reg <= 1'b1;
        end else if ((grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_ready == 1'b1)) begin
            grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tile_fu_158 <= 3'd0;
    end else if (((icmp_ln232_fu_590_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tile_fu_158 <= add_ln232_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_V_10_fu_202 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_215_out;
        tmp_V_11_fu_206 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_216_out;
        tmp_V_12_fu_210 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_217_out;
        tmp_V_13_fu_214 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_218_out;
        tmp_V_14_fu_218 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_219_out;
        tmp_V_15_fu_222 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_220_out;
        tmp_V_1_fu_166 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_206_out;
        tmp_V_2_fu_170 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_207_out;
        tmp_V_3_fu_174 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_208_out;
        tmp_V_4_fu_178 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_209_out;
        tmp_V_5_fu_182 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_210_out;
        tmp_V_6_fu_186 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_211_out;
        tmp_V_7_fu_190 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_212_out;
        tmp_V_8_fu_194 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_213_out;
        tmp_V_9_fu_198 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_214_out;
        tmp_V_fu_162 <= grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_lhs_out;
        tmp_s_reg_1335[5 : 4] <= tmp_s_fu_799_p3[5 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln232_reg_1182 <= trunc_ln232_fu_586_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln232_fu_590_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln232_fu_590_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln232_fu_590_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_fu_596_p2 = (tile_fu_158 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start = grp_avgpool_8x8_Pipeline_VITIS_LOOP_233_1_fu_354_ap_start_reg;

assign grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_ap_start_reg;

assign grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start = grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_ap_start_reg;

assign icmp_ln232_fu_590_p2 = ((tile_fu_158 == 3'd4) ? 1'b1 : 1'b0);

assign inputs_0_0_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_0_address0;

assign inputs_0_0_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_0_ce0;

assign inputs_0_10_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_10_address0;

assign inputs_0_10_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_10_ce0;

assign inputs_0_11_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_11_address0;

assign inputs_0_11_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_11_ce0;

assign inputs_0_12_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_12_address0;

assign inputs_0_12_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_12_ce0;

assign inputs_0_13_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_13_address0;

assign inputs_0_13_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_13_ce0;

assign inputs_0_14_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_14_address0;

assign inputs_0_14_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_14_ce0;

assign inputs_0_15_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_15_address0;

assign inputs_0_15_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_15_ce0;

assign inputs_0_1_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_1_address0;

assign inputs_0_1_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_1_ce0;

assign inputs_0_2_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_2_address0;

assign inputs_0_2_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_2_ce0;

assign inputs_0_3_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_3_address0;

assign inputs_0_3_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_3_ce0;

assign inputs_0_4_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_4_address0;

assign inputs_0_4_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_4_ce0;

assign inputs_0_5_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_5_address0;

assign inputs_0_5_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_5_ce0;

assign inputs_0_6_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_6_address0;

assign inputs_0_6_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_6_ce0;

assign inputs_0_7_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_7_address0;

assign inputs_0_7_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_7_ce0;

assign inputs_0_8_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_8_address0;

assign inputs_0_8_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_8_ce0;

assign inputs_0_9_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_9_address0;

assign inputs_0_9_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_0_9_ce0;

assign inputs_1_0_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_0_address0;

assign inputs_1_0_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_0_ce0;

assign inputs_1_10_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_10_address0;

assign inputs_1_10_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_10_ce0;

assign inputs_1_11_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_11_address0;

assign inputs_1_11_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_11_ce0;

assign inputs_1_12_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_12_address0;

assign inputs_1_12_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_12_ce0;

assign inputs_1_13_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_13_address0;

assign inputs_1_13_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_13_ce0;

assign inputs_1_14_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_14_address0;

assign inputs_1_14_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_14_ce0;

assign inputs_1_15_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_15_address0;

assign inputs_1_15_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_15_ce0;

assign inputs_1_1_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_1_address0;

assign inputs_1_1_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_1_ce0;

assign inputs_1_2_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_2_address0;

assign inputs_1_2_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_2_ce0;

assign inputs_1_3_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_3_address0;

assign inputs_1_3_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_3_ce0;

assign inputs_1_4_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_4_address0;

assign inputs_1_4_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_4_ce0;

assign inputs_1_5_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_5_address0;

assign inputs_1_5_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_5_ce0;

assign inputs_1_6_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_6_address0;

assign inputs_1_6_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_6_ce0;

assign inputs_1_7_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_7_address0;

assign inputs_1_7_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_7_ce0;

assign inputs_1_8_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_8_address0;

assign inputs_1_8_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_8_ce0;

assign inputs_1_9_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_9_address0;

assign inputs_1_9_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_1_9_ce0;

assign inputs_2_0_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_0_address0;

assign inputs_2_0_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_0_ce0;

assign inputs_2_10_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_10_address0;

assign inputs_2_10_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_10_ce0;

assign inputs_2_11_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_11_address0;

assign inputs_2_11_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_11_ce0;

assign inputs_2_12_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_12_address0;

assign inputs_2_12_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_12_ce0;

assign inputs_2_13_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_13_address0;

assign inputs_2_13_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_13_ce0;

assign inputs_2_14_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_14_address0;

assign inputs_2_14_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_14_ce0;

assign inputs_2_15_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_15_address0;

assign inputs_2_15_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_15_ce0;

assign inputs_2_1_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_1_address0;

assign inputs_2_1_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_1_ce0;

assign inputs_2_2_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_2_address0;

assign inputs_2_2_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_2_ce0;

assign inputs_2_3_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_3_address0;

assign inputs_2_3_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_3_ce0;

assign inputs_2_4_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_4_address0;

assign inputs_2_4_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_4_ce0;

assign inputs_2_5_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_5_address0;

assign inputs_2_5_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_5_ce0;

assign inputs_2_6_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_6_address0;

assign inputs_2_6_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_6_ce0;

assign inputs_2_7_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_7_address0;

assign inputs_2_7_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_7_ce0;

assign inputs_2_8_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_8_address0;

assign inputs_2_8_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_8_ce0;

assign inputs_2_9_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_9_address0;

assign inputs_2_9_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_2_9_ce0;

assign inputs_3_0_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_0_address0;

assign inputs_3_0_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_0_ce0;

assign inputs_3_10_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_10_address0;

assign inputs_3_10_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_10_ce0;

assign inputs_3_11_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_11_address0;

assign inputs_3_11_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_11_ce0;

assign inputs_3_12_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_12_address0;

assign inputs_3_12_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_12_ce0;

assign inputs_3_13_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_13_address0;

assign inputs_3_13_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_13_ce0;

assign inputs_3_14_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_14_address0;

assign inputs_3_14_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_14_ce0;

assign inputs_3_15_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_15_address0;

assign inputs_3_15_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_15_ce0;

assign inputs_3_1_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_1_address0;

assign inputs_3_1_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_1_ce0;

assign inputs_3_2_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_2_address0;

assign inputs_3_2_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_2_ce0;

assign inputs_3_3_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_3_address0;

assign inputs_3_3_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_3_ce0;

assign inputs_3_4_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_4_address0;

assign inputs_3_4_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_4_ce0;

assign inputs_3_5_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_5_address0;

assign inputs_3_5_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_5_ce0;

assign inputs_3_6_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_6_address0;

assign inputs_3_6_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_6_ce0;

assign inputs_3_7_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_7_address0;

assign inputs_3_7_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_7_ce0;

assign inputs_3_8_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_8_address0;

assign inputs_3_8_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_8_ce0;

assign inputs_3_9_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_9_address0;

assign inputs_3_9_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_237_2_VITIS_LOOP_238_3_fu_390_inputs_3_9_ce0;

assign outputs_address0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_address0;

assign outputs_ce0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_ce0;

assign outputs_d0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_d0;

assign outputs_we0 = grp_avgpool_8x8_Pipeline_VITIS_LOOP_245_5_fu_555_outputs_we0;

assign tmp_s_fu_799_p3 = {{trunc_ln232_reg_1182}, {4'd0}};

assign trunc_ln232_fu_586_p1 = tile_fu_158[1:0];

always @ (posedge ap_clk) begin
    tmp_s_reg_1335[3:0] <= 4'b0000;
end

endmodule //FracNet_T_avgpool_8x8
