Analysis & Synthesis report for risk_v_multicycle
Sat Mar 18 14:14:30 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state
 11. State Machine - |risk_v_multicycle|control_unit:cu|FSM_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart
 18. Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm
 19. Source assignments for register_file:reg_file|altsyncram:registers_rtl_0|altsyncram_uct1:auto_generated
 20. Source assignments for register_file:reg_file|altsyncram:registers_rtl_1|altsyncram_uct1:auto_generated
 21. Parameter Settings for User Entity Instance: control_unit:cu
 22. Parameter Settings for User Entity Instance: ffd_param_pc_risk:ff_pc
 23. Parameter Settings for User Entity Instance: multiplexor_param:mult_pc_memory
 24. Parameter Settings for User Entity Instance: master_memory_map:memory_map
 25. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult
 26. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult1
 27. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult2
 28. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3
 29. Parameter Settings for User Entity Instance: instr_data_memory:memory_rom
 30. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module
 31. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex
 32. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart
 33. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg
 34. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i
 35. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par
 36. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag
 37. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse
 38. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits
 39. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart
 40. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag
 41. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms
 42. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter
 43. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter
 44. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg
 45. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg
 46. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux
 47. Parameter Settings for User Entity Instance: ffd_param:ff_instr
 48. Parameter Settings for User Entity Instance: ffd_param:ff_saver
 49. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data
 50. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data|multiplexor_param:mult1
 51. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data|multiplexor_param:mult2
 52. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data|multiplexor_param:mult3
 53. Parameter Settings for User Entity Instance: ffd_param:ff_rd1
 54. Parameter Settings for User Entity Instance: ffd_param:ff_rd2
 55. Parameter Settings for User Entity Instance: multiplexor_param:mult_pc_or_data
 56. Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult
 57. Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult|multiplexor_param:mult1
 58. Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult|multiplexor_param:mult2
 59. Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult|multiplexor_param:mult3
 60. Parameter Settings for User Entity Instance: ALU:alu_block
 61. Parameter Settings for User Entity Instance: ffd_param:ff_alu_result
 62. Parameter Settings for User Entity Instance: multiplexor_param:mult_alu
 63. Parameter Settings for User Entity Instance: imm_gen_module:imm_module
 64. Parameter Settings for Inferred Entity Instance: register_file:reg_file|altsyncram:registers_rtl_0
 65. Parameter Settings for Inferred Entity Instance: register_file:reg_file|altsyncram:registers_rtl_1
 66. altsyncram Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "ffd_param:ff_alu_result"
 68. Port Connectivity Checks: "double_multiplexor_param:srcB_mult"
 69. Port Connectivity Checks: "ffd_param:ff_rd2"
 70. Port Connectivity Checks: "ffd_param:ff_rd1"
 71. Port Connectivity Checks: "ffd_param:ff_saver"
 72. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux"
 73. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg"
 74. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter"
 75. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter"
 76. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms"
 77. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag"
 78. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm"
 79. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse"
 80. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag"
 81. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart"
 82. Port Connectivity Checks: "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult"
 83. Port Connectivity Checks: "master_memory_map:memory_map"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 18 14:14:30 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; risk_v_multicycle                           ;
; Top-level Entity Name           ; risk_v_multicycle                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1535                                        ;
; Total pins                      ; 4                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; risk_v_multicycle  ; risk_v_multicycle  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                 ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/uart_IP.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_IP.v                                                         ;         ;
; ../src/uart_tx_fsm.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v                                                     ;         ;
; ../src/uart_tx.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v                                                         ;         ;
; ../src/UART_Rx.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v                                                         ;         ;
; ../src/uart_full_duplex.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v                                                ;         ;
; ../src/Shift_Register_R_Param.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v                                          ;         ;
; ../src/parallel2serial.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/parallel2serial.v                                                 ;         ;
; ../src/FSM_UART_Rx.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v                                                     ;         ;
; ../src/Counter_Param.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_Param.v                                                   ;         ;
; ../src/Counter_02Limit_ovf.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v                                             ;         ;
; ../src/Bit_Rate_Pulse.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v                                                  ;         ;
; ../src/risk_v_multicycle.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v                                               ;         ;
; ../src/register_file.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/register_file.v                                                   ;         ;
; ../src/multiplexor_param.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v                                               ;         ;
; ../src/master_memory_map.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v                                               ;         ;
; ../src/instr_data_memory.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/instr_data_memory.v                                               ;         ;
; ../src/imm_gen_module.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v                                                  ;         ;
; ../src/ffd_param_pc_risk.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v                                               ;         ;
; ../src/ffd_param.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param.v                                                       ;         ;
; ../src/double_multiplexor_param.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v                                        ;         ;
; ../src/control_unit.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v                                                    ;         ;
; ../src/ALU.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ALU.v                                                             ;         ;
; ../src/Delayer.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Delayer.v                                                         ;         ;
; ../src/ffd_param_clear.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v                                                 ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                      ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                               ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                         ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                      ;         ;
; aglobal211.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                                      ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                       ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altrom.inc                                                                                                          ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altram.inc                                                                                                          ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                        ;         ;
; db/altsyncram_uct1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_uct1.tdf                                   ;         ;
; db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1371      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1653      ;
;     -- 7 input functions                    ; 10        ;
;     -- 6 input functions                    ; 840       ;
;     -- 5 input functions                    ; 271       ;
;     -- 4 input functions                    ; 215       ;
;     -- <=3 input functions                  ; 317       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1535      ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2048      ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1599      ;
; Total fan-out                               ; 15466     ;
; Average fan-out                             ; 4.74      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name              ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |risk_v_multicycle                               ; 1653 (2)            ; 1535 (0)                  ; 2048              ; 2          ; 4    ; 0            ; |risk_v_multicycle                                                                                                            ; risk_v_multicycle        ; work         ;
;    |ALU:alu_block|                               ; 655 (655)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |risk_v_multicycle|ALU:alu_block                                                                                              ; ALU                      ; work         ;
;    |control_unit:cu|                             ; 32 (32)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|control_unit:cu                                                                                            ; control_unit             ; work         ;
;    |double_multiplexor_param:mult_write_Data|    ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|double_multiplexor_param:mult_write_Data                                                                   ; double_multiplexor_param ; work         ;
;       |multiplexor_param:mult3|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|double_multiplexor_param:mult_write_Data|multiplexor_param:mult3                                           ; multiplexor_param        ; work         ;
;    |double_multiplexor_param:srcB_mult|          ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|double_multiplexor_param:srcB_mult                                                                         ; double_multiplexor_param ; work         ;
;       |multiplexor_param:mult3|                  ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|double_multiplexor_param:srcB_mult|multiplexor_param:mult3                                                 ; multiplexor_param        ; work         ;
;    |ffd_param:ff_alu_result|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|ffd_param:ff_alu_result                                                                                    ; ffd_param                ; work         ;
;    |ffd_param:ff_instr|                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|ffd_param:ff_instr                                                                                         ; ffd_param                ; work         ;
;    |ffd_param:ff_saver|                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|ffd_param:ff_saver                                                                                         ; ffd_param                ; work         ;
;    |ffd_param_pc_risk:ff_pc|                     ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|ffd_param_pc_risk:ff_pc                                                                                    ; ffd_param_pc_risk        ; work         ;
;    |imm_gen_module:imm_module|                   ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|imm_gen_module:imm_module                                                                                  ; imm_gen_module           ; work         ;
;    |instr_data_memory:memory_rom|                ; 424 (424)           ; 1152 (1152)               ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|instr_data_memory:memory_rom                                                                               ; instr_data_memory        ; work         ;
;    |master_memory_map:memory_map|                ; 174 (69)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|master_memory_map:memory_map                                                                               ; master_memory_map        ; work         ;
;       |double_multiplexor_param:memory_map_mult| ; 105 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|master_memory_map:memory_map|double_multiplexor_param:memory_map_mult                                      ; double_multiplexor_param ; work         ;
;          |multiplexor_param:mult3|               ; 105 (105)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3              ; multiplexor_param        ; work         ;
;    |multiplexor_param:mult_pc_memory|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|multiplexor_param:mult_pc_memory                                                                           ; multiplexor_param        ; work         ;
;    |multiplexor_param:mult_pc_or_data|           ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|multiplexor_param:mult_pc_or_data                                                                          ; multiplexor_param        ; work         ;
;    |register_file:reg_file|                      ; 30 (30)             ; 2 (2)                     ; 2048              ; 0          ; 0    ; 0            ; |risk_v_multicycle|register_file:reg_file                                                                                     ; register_file            ; work         ;
;       |altsyncram:registers_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |risk_v_multicycle|register_file:reg_file|altsyncram:registers_rtl_0                                                          ; altsyncram               ; work         ;
;          |altsyncram_uct1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |risk_v_multicycle|register_file:reg_file|altsyncram:registers_rtl_0|altsyncram_uct1:auto_generated                           ; altsyncram_uct1          ; work         ;
;       |altsyncram:registers_rtl_1|               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |risk_v_multicycle|register_file:reg_file|altsyncram:registers_rtl_1                                                          ; altsyncram               ; work         ;
;          |altsyncram_uct1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |risk_v_multicycle|register_file:reg_file|altsyncram:registers_rtl_1|altsyncram_uct1:auto_generated                           ; altsyncram_uct1          ; work         ;
;    |uart_IP:uart_IP_module|                      ; 123 (15)            ; 238 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module                                                                                     ; uart_IP                  ; work         ;
;       |uart_full_duplex:UART_full_duplex|        ; 108 (0)             ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex                                                   ; uart_full_duplex         ; work         ;
;          |UART_Rx:rx_uart|                       ; 46 (8)              ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart                                   ; UART_Rx                  ; work         ;
;             |Bit_Rate_Pulse:BR_pulse|            ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse           ; Bit_Rate_Pulse           ; work         ;
;             |Counter_Param:Counter_bits|         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits        ; Counter_Param            ; work         ;
;             |FSM_UART_Rx:FSM_Rx|                 ; 13 (13)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx                ; FSM_UART_Rx              ; work         ;
;             |Shift_Register_R_Param:shift_reg|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg  ; Shift_Register_R_Param   ; work         ;
;             |ffd_param:rx_Data_Reg_i|            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i           ; ffd_param                ; work         ;
;             |ffd_param_clear:ff_rx_flag|         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag        ; ffd_param_clear          ; work         ;
;          |uart_tx:tx_uart|                       ; 62 (3)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart                                   ; uart_tx                  ; work         ;
;             |Bit_Rate_Pulse:baudrate_counter|    ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter   ; Bit_Rate_Pulse           ; work         ;
;             |Counter_02Limit_ovf:bit_counter|    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter   ; Counter_02Limit_ovf      ; work         ;
;             |Delayer:delay_5ms|                  ; 23 (23)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms                 ; Delayer                  ; work         ;
;             |ffd_param:tx_reg|                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg                  ; ffd_param                ; work         ;
;             |ffd_param_clear:ff_tx_finish_flag|  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag ; ffd_param_clear          ; work         ;
;             |multiplexor_param:tx_data_mux|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux     ; multiplexor_param        ; work         ;
;             |parallel2serial:shift_right_reg|    ; 4 (4)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg   ; parallel2serial          ; work         ;
;             |uart_tx_fsm:tx_fsm|                 ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm                ; uart_tx_fsm              ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; register_file:reg_file|altsyncram:registers_rtl_0|altsyncram_uct1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif ;
; register_file:reg_file|altsyncram:registers_rtl_1|altsyncram_uct1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state                               ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Name                    ; Rx_state.SAVE_RX_DATA_S ; Rx_state.STOP_S ; Rx_state.RX_WAIT_S ; Rx_state.SAMPLE_S ; Rx_state.RX_BITS_S ; Rx_state.START_S ; Rx_state.INI_S ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Rx_state.INI_S          ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 0              ;
; Rx_state.START_S        ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 1                ; 1              ;
; Rx_state.RX_BITS_S      ; 0                       ; 0               ; 0                  ; 0                 ; 1                  ; 0                ; 1              ;
; Rx_state.SAMPLE_S       ; 0                       ; 0               ; 0                  ; 1                 ; 0                  ; 0                ; 1              ;
; Rx_state.RX_WAIT_S      ; 0                       ; 0               ; 1                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.STOP_S         ; 0                       ; 1               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.SAVE_RX_DATA_S ; 1                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risk_v_multicycle|control_unit:cu|FSM_state                                                                                                                                                                                                                                                                                                        ;
+---------------------------+---------------------+--------------------+-------------------------+-----------------------+---------------------------+---------------------+---------------------+------------------+----------------------+---------------------+------------------------+-------------------+------------------+------------------+-----------------+
; Name                      ; FSM_state.BRANCH_NE ; FSM_state.MEMWRITE ; FSM_state.EXECUTE_AUIPC ; FSM_state.EXECUTE_LUI ; FSM_state.COMPLETION_JALR ; FSM_state.EXECUTE_I ; FSM_state.EXECUTE_J ; FSM_state.BRANCH ; FSM_state.COMPLETION ; FSM_state.EXECUTE_R ; FSM_state.MEMREAD_COMP ; FSM_state.MEMREAD ; FSM_state.MEMADR ; FSM_state.DECODE ; FSM_state.FETCH ;
+---------------------------+---------------------+--------------------+-------------------------+-----------------------+---------------------------+---------------------+---------------------+------------------+----------------------+---------------------+------------------------+-------------------+------------------+------------------+-----------------+
; FSM_state.FETCH           ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 0               ;
; FSM_state.DECODE          ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 1                ; 1               ;
; FSM_state.MEMADR          ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 1                ; 0                ; 1               ;
; FSM_state.MEMREAD         ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 1                 ; 0                ; 0                ; 1               ;
; FSM_state.MEMREAD_COMP    ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 1                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.EXECUTE_R       ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 1                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.COMPLETION      ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 1                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.BRANCH          ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 1                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.EXECUTE_J       ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 1                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.EXECUTE_I       ; 0                   ; 0                  ; 0                       ; 0                     ; 0                         ; 1                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.COMPLETION_JALR ; 0                   ; 0                  ; 0                       ; 0                     ; 1                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.EXECUTE_LUI     ; 0                   ; 0                  ; 0                       ; 1                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.EXECUTE_AUIPC   ; 0                   ; 0                  ; 1                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.MEMWRITE        ; 0                   ; 1                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
; FSM_state.BRANCH_NE       ; 1                   ; 0                  ; 0                       ; 0                     ; 0                         ; 0                   ; 0                   ; 0                ; 0                    ; 0                   ; 0                      ; 0                 ; 0                ; 0                ; 1               ;
+---------------------------+---------------------+--------------------+-------------------------+-----------------------+---------------------------+---------------------+---------------------+------------------+----------------------+---------------------+------------------------+-------------------+------------------+------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                           ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------+
; uart_IP:uart_IP_module|uart_val[3][31]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][30]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][29]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][28]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][27]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][26]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][25]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][24]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][23]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][22]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][21]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][20]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][19]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][18]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][17]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][16]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][15]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][14]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][13]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][12]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][11]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][10]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][9]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][8]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][7]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][6]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][5]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][4]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][3]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][2]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[3][1]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][31]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][30]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][29]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][28]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][27]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][26]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][25]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][24]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][23]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][22]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][21]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][20]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][19]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][18]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][17]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][16]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][15]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][14]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][13]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][12]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][11]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][10]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][9]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[4][8]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][31]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][30]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][29]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][28]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][27]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][26]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][25]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][24]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][23]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][22]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][21]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][20]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][19]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][18]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][17]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][16]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][15]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][14]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][13]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][12]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][11]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][10]                                                                  ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][9]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][8]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][7]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][6]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][5]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][4]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][3]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][2]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_val[5][1]                                                                   ; Stuck at GND due to stuck port data_in ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state~8  ; Lost fanout                            ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state~9  ; Lost fanout                            ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state~10 ; Lost fanout                            ;
; control_unit:cu|FSM_state~4                                                                             ; Lost fanout                            ;
; control_unit:cu|FSM_state~5                                                                             ; Lost fanout                            ;
; control_unit:cu|FSM_state~6                                                                             ; Lost fanout                            ;
; control_unit:cu|FSM_state~7                                                                             ; Lost fanout                            ;
; Total Number of Removed Registers = 93                                                                  ;                                        ;
+---------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1535  ;
; Number of registers using Synchronous Clear  ; 1324  ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 383   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1394  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ffd_param_pc_risk:ff_pc|q[22]          ; 7       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                              ;
+---------------------------+----------------------------------------+------+
; Register Name             ; Megafunction                           ; Type ;
+---------------------------+----------------------------------------+------+
; ffd_param:ff_rd1|q[0..31] ; register_file:reg_file|registers_rtl_0 ; RAM  ;
; ffd_param:ff_rd2|q[0..31] ; register_file:reg_file|registers_rtl_1 ; RAM  ;
+---------------------------+----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg|temp_data[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter|Q[1]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|double_multiplexor_param:srcB_mult|multiplexor_param:mult3|out[0]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|imm_gen_module:imm_module|Selector9                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |risk_v_multicycle|imm_gen_module:imm_module|Selector0                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|imm_gen_module:imm_module|Selector0                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risk_v_multicycle|control_unit:cu|FSM_state                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|double_multiplexor_param:mult_write_Data|multiplexor_param:mult3|out[11]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|ALU:alu_block|ShiftLeft1                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|ALU:alu_block|ShiftLeft1                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|ALU:alu_block|ShiftLeft1                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risk_v_multicycle|ALU:alu_block|ShiftRight1                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risk_v_multicycle|ALU:alu_block|ShiftLeft1                                                                                              ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |risk_v_multicycle|ALU:alu_block|ShiftLeft1                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |risk_v_multicycle|master_memory_map:memory_map|map_Address[0]                                                                           ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|master_memory_map:memory_map|Selector3                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risk_v_multicycle|master_memory_map:memory_map|Selector25                                                                               ;
; 10:1               ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |risk_v_multicycle|master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3|out[26]                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3|out[1]                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|imm_gen_module:imm_module|Selector4                                                                                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|Mux2                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |risk_v_multicycle|imm_gen_module:imm_module|Selector14                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |risk_v_multicycle|imm_gen_module:imm_module|Selector22                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Selector5                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Selector6                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |risk_v_multicycle|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Selector0                 ;
; 272:1              ; 12 bits   ; 2172 LEs      ; 288 LEs              ; 1884 LEs               ; No         ; |risk_v_multicycle|ALU:alu_block|Mux81                                                                                                   ;
; 272:1              ; 12 bits   ; 2172 LEs      ; 288 LEs              ; 1884 LEs               ; No         ; |risk_v_multicycle|ALU:alu_block|Mux76                                                                                                   ;
; 275:1              ; 3 bits    ; 549 LEs       ; 78 LEs               ; 471 LEs                ; No         ; |risk_v_multicycle|ALU:alu_block|Mux94                                                                                                   ;
; 275:1              ; 3 bits    ; 549 LEs       ; 78 LEs               ; 471 LEs                ; No         ; |risk_v_multicycle|ALU:alu_block|Mux65                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart ;
+------------------------------+-------+------+---------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                ;
+------------------------------+-------+------+---------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[8]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[8]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0]                                         ;
+------------------------------+-------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm ;
+------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                   ;
+------------------------------+-------+------+----------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state[2]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state[2]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state[1]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state[1]                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state[0]                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state[0]                                                        ;
+------------------------------+-------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for register_file:reg_file|altsyncram:registers_rtl_0|altsyncram_uct1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for register_file:reg_file|altsyncram:registers_rtl_1|altsyncram_uct1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:cu ;
+-----------------+---------+----------------------------------+
; Parameter Name  ; Value   ; Type                             ;
+-----------------+---------+----------------------------------+
; FETCH           ; 0000    ; Unsigned Binary                  ;
; DECODE          ; 0001    ; Unsigned Binary                  ;
; MEMADR          ; 0010    ; Unsigned Binary                  ;
; MEMREAD         ; 0011    ; Unsigned Binary                  ;
; MEMREAD_COMP    ; 0100    ; Unsigned Binary                  ;
; EXECUTE_R       ; 0101    ; Unsigned Binary                  ;
; COMPLETION      ; 0110    ; Unsigned Binary                  ;
; BRANCH          ; 0111    ; Unsigned Binary                  ;
; EXECUTE_J       ; 1000    ; Unsigned Binary                  ;
; EXECUTE_I       ; 1001    ; Unsigned Binary                  ;
; COMPLETION_JALR ; 1010    ; Unsigned Binary                  ;
; EXECUTE_LUI     ; 1011    ; Unsigned Binary                  ;
; EXECUTE_AUIPC   ; 1100    ; Unsigned Binary                  ;
; MEMWRITE        ; 1101    ; Unsigned Binary                  ;
; BRANCH_NE       ; 1110    ; Unsigned Binary                  ;
; R_TYPE          ; 0110011 ; Unsigned Binary                  ;
; I_TYPE          ; 0010011 ; Unsigned Binary                  ;
; LOAD_TYPE       ; 0000011 ; Unsigned Binary                  ;
; STORE_TYPE      ; 0100011 ; Unsigned Binary                  ;
; B_TYPE          ; 1100011 ; Unsigned Binary                  ;
; J_TYPE          ; 1101111 ; Unsigned Binary                  ;
; JALR_TYPE       ; 1100111 ; Unsigned Binary                  ;
; LUI_TYPE        ; 0110111 ; Unsigned Binary                  ;
; AUIPC_TYPE      ; 0010111 ; Unsigned Binary                  ;
+-----------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param_pc_risk:ff_pc ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_pc_memory ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_data_memory:memory_rom ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; delay_counts   ; 5210  ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; YY             ; 250000 ; Signed Integer                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                               ;
; Limit          ; 10    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; delay_counts   ; 5210  ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param:ff_instr ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; LENGTH         ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param:ff_saver ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; LENGTH         ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data|multiplexor_param:mult1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data|multiplexor_param:mult2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_write_Data|multiplexor_param:mult3 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param:ff_rd1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LENGTH         ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param:ff_rd2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LENGTH         ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_pc_or_data ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult|multiplexor_param:mult1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult|multiplexor_param:mult2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:srcB_mult|multiplexor_param:mult3 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_block ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; LENGTH         ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param:ff_alu_result ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_alu ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imm_gen_module:imm_module ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; I_TYPE         ; 0010011 ; Unsigned Binary                             ;
; S_TYPE         ; 0100011 ; Unsigned Binary                             ;
; B_TYPE         ; 1100011 ; Unsigned Binary                             ;
; J_TYPE         ; 1101111 ; Unsigned Binary                             ;
; LOAD_TYPE      ; 0000011 ; Unsigned Binary                             ;
; JALR_TYPE      ; 1100111 ; Unsigned Binary                             ;
; LUI_TYPE       ; 0110111 ; Unsigned Binary                             ;
; AUIPC_TYPE     ; 0010111 ; Unsigned Binary                             ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: register_file:reg_file|altsyncram:registers_rtl_0             ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                       ; Untyped        ;
; WIDTHAD_A                          ; 5                                                        ; Untyped        ;
; NUMWORDS_A                         ; 32                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 32                                                       ; Untyped        ;
; WIDTHAD_B                          ; 5                                                        ; Untyped        ;
; NUMWORDS_B                         ; 32                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uct1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: register_file:reg_file|altsyncram:registers_rtl_1             ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                       ; Untyped        ;
; WIDTHAD_A                          ; 5                                                        ; Untyped        ;
; NUMWORDS_A                         ; 32                                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 32                                                       ; Untyped        ;
; WIDTHAD_B                          ; 5                                                        ; Untyped        ;
; NUMWORDS_B                         ; 32                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uct1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; register_file:reg_file|altsyncram:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 32                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 32                                                ;
;     -- NUMWORDS_B                         ; 32                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ;
; Entity Instance                           ; register_file:reg_file|altsyncram:registers_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 32                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 32                                                ;
;     -- NUMWORDS_B                         ; 32                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ffd_param:ff_alu_result" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i_en ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "double_multiplexor_param:srcB_mult" ;
+------------+-------+----------+--------------------------------+
; Port       ; Type  ; Severity ; Details                        ;
+------------+-------+----------+--------------------------------+
; i_b[31..3] ; Input ; Info     ; Stuck at GND                   ;
; i_b[1..0]  ; Input ; Info     ; Stuck at GND                   ;
; i_b[2]     ; Input ; Info     ; Stuck at VCC                   ;
; i_d        ; Input ; Info     ; Stuck at GND                   ;
+------------+-------+----------+--------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "ffd_param:ff_rd2" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; i_en ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "ffd_param:ff_rd1" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; i_en ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "ffd_param:ff_saver" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_en ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; i_a  ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_data[0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; end_half_time ; Output ; Info     ; Explicitly unconnected                                                                           ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm"                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; current_state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart"                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; parity_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; parity       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_a  ; Input ; Info     ; Stuck at GND                                                            ;
; i_d  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_memory_map:memory_map"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; HSel_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1535                        ;
;     CLR               ; 80                          ;
;     CLR SCLR          ; 31                          ;
;     CLR SLD           ; 30                          ;
;     ENA CLR           ; 62                          ;
;     ENA CLR SCLR      ; 141                         ;
;     ENA CLR SLD       ; 39                          ;
;     ENA SCLR          ; 1152                        ;
; arriav_lcell_comb     ; 1653                        ;
;     arith             ; 214                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 96                          ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 1429                        ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 89                          ;
;         4 data inputs ; 184                         ;
;         5 data inputs ; 175                         ;
;         6 data inputs ; 840                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 4                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 7.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sat Mar 18 14:14:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_ip.v
    Info (12023): Found entity 1: uart_IP File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_IP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx_fsm.v
    Info (12023): Found entity 1: uart_tx_fsm File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_full_duplex.v
    Info (12023): Found entity 1: uart_full_duplex File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/shift_register_r_param.v
    Info (12023): Found entity 1: Shift_Register_R_Param File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/parallel2serial.v
    Info (12023): Found entity 1: parallel2serial File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/parallel2serial.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_Rx File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_Param.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v
    Info (12023): Found entity 1: Counter_02Limit_ovf File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v
    Info (12023): Found entity 1: risk_v_multicycle_TB File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle_TB.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle.v
    Info (12023): Found entity 1: risk_v_multicycle File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/register_file.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/multiplexor_param.v
    Info (12023): Found entity 1: multiplexor_param File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/master_memory_map.v
    Info (12023): Found entity 1: master_memory_map File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/instr_data_memory.v
    Info (12023): Found entity 1: instr_data_memory File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/instr_data_memory.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/imm_gen_module.v
    Info (12023): Found entity 1: imm_gen_module File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v
    Info (12023): Found entity 1: ffd_param_pc_risk File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param.v
    Info (12023): Found entity 1: ffd_param File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/double_multiplexor_param.v
    Info (12023): Found entity 1: double_multiplexor_param File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ALU.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/delayer.v
    Info (12023): Found entity 1: Delayer File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Delayer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_clear.v
    Info (12023): Found entity 1: ffd_param_clear File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v Line: 8
Info (12127): Elaborating entity "risk_v_multicycle" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:cu" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 53
Info (12128): Elaborating entity "ffd_param_pc_risk" for hierarchy "ffd_param_pc_risk:ff_pc" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 62
Info (12128): Elaborating entity "multiplexor_param" for hierarchy "multiplexor_param:mult_pc_memory" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 70
Info (12128): Elaborating entity "master_memory_map" for hierarchy "master_memory_map:memory_map" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 92
Info (10264): Verilog HDL Case Statement information at master_memory_map.v(42): all case item expressions in this case statement are onehot File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v Line: 42
Info (12128): Elaborating entity "double_multiplexor_param" for hierarchy "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v Line: 83
Info (12128): Elaborating entity "instr_data_memory" for hierarchy "instr_data_memory:memory_rom" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 102
Info (12128): Elaborating entity "uart_IP" for hierarchy "uart_IP:uart_IP_module" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 114
Info (12128): Elaborating entity "uart_full_duplex" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_IP.v Line: 46
Info (12128): Elaborating entity "UART_Rx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 36
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 36
Info (12128): Elaborating entity "ffd_param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 45
Info (12128): Elaborating entity "ffd_param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 54
Info (12128): Elaborating entity "ffd_param_clear" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 64
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 74
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 88
Info (12128): Elaborating entity "Counter_Param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 95
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 46
Info (12128): Elaborating entity "uart_tx_fsm" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 53
Info (12128): Elaborating entity "Delayer" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 71
Info (12128): Elaborating entity "Counter_02Limit_ovf" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 82
Info (12128): Elaborating entity "parallel2serial" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 117
Info (12128): Elaborating entity "multiplexor_param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 124
Info (12128): Elaborating entity "ffd_param" for hierarchy "ffd_param:ff_instr" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 123
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:reg_file" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 154
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_block" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 202
Info (12128): Elaborating entity "imm_gen_module" for hierarchy "imm_gen_module:imm_module" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v Line: 225
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "instr_data_memory:memory_rom|rom" is uninferred due to asynchronous read logic File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/instr_data_memory.v Line: 17
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "register_file:reg_file|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "register_file:reg_file|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "register_file:reg_file|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "register_file:reg_file|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uct1.tdf
    Info (12023): Found entity 1: altsyncram_uct1 File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_uct1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[0]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[1]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[2]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[5]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[4]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[3]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[6]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[7]" File: C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 20
Info (144001): Generated suppressed messages file C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3169 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3099 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Sat Mar 18 14:14:30 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg.


