[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefAlias/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:1:1: No timescale set for "package1".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:9:1: No timescale set for "package2".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:15:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:15:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
Identifier                                             8
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Package                                                2
Range                                                  1
RefTypespec                                            8
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        5
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefAlias/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (package1)
    |vpiParent:
    \_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
    |vpiName:package1
  |vpiTypedef:
  \_TypedefTypespec: (package1::type_t), line:4:5, endln:4:11
    |vpiParent:
    \_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
    |vpiName:
    \_Identifier: (package1::type_t)
      |vpiParent:
      \_TypedefTypespec: (package1::type_t), line:4:5, endln:4:11
      |vpiName:package1::type_t
    |vpiTypedefAlias:
    \_RefTypespec: (package1::type_t), line:2:11, endln:4:4
      |vpiParent:
      \_TypedefTypespec: (package1::type_t), line:4:5, endln:4:11
      |vpiFullName:package1::type_t
      |vpiActual:
      \_StructTypespec: , line:2:11, endln:4:4
  |vpiTypedef:
  \_StructTypespec: , line:2:11, endln:4:4
    |vpiParent:
    \_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (q), line:3:20, endln:3:21
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:4:4
      |vpiName:q
      |vpiTypespec:
      \_RefTypespec: (package1::q), line:3:7, endln:3:12
        |vpiParent:
        \_TypespecMember: (q), line:3:20, endln:3:21
        |vpiFullName:package1::q
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:12
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:12
    |vpiParent:
    \_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
  |vpiTypedef:
  \_TypedefTypespec: (package1::type_alias), line:6:28, endln:6:38
    |vpiParent:
    \_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
    |vpiName:
    \_Identifier: (package1::type_alias)
      |vpiParent:
      \_TypedefTypespec: (package1::type_alias), line:6:28, endln:6:38
      |vpiName:package1::type_alias
    |vpiTypedefAlias:
    \_RefTypespec: (package1::type_alias::package1::type_t), line:6:11, endln:6:21
      |vpiParent:
      \_TypedefTypespec: (package1::type_alias), line:6:28, endln:6:38
      |vpiName:package1::type_t
      |vpiFullName:package1::type_alias::package1::type_t
      |vpiActual:
      \_TypedefTypespec: (package1::type_t), line:4:5, endln:4:11
  |vpiImportTypespec:
  \_TypedefTypespec: (package1::type_t), line:4:5, endln:4:11
  |vpiImportTypespec:
  \_StructTypespec: , line:2:11, endln:4:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
  |vpiImportTypespec:
  \_TypedefTypespec: (package1::type_alias), line:6:28, endln:6:38
  |vpiDefName:package1
  |vpiEndLabel:package1
|vpiAllPackages:
\_Package: package2 (package2), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:9:1, endln:11:22
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (package2)
    |vpiParent:
    \_Package: package2 (package2), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:9:1, endln:11:22
    |vpiName:package2
  |vpiTypedef:
  \_TypedefTypespec: (package2::type_alias), line:10:28, endln:10:38
    |vpiParent:
    \_Package: package2 (package2), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:9:1, endln:11:22
    |vpiName:
    \_Identifier: (package2::type_alias)
      |vpiParent:
      \_TypedefTypespec: (package2::type_alias), line:10:28, endln:10:38
      |vpiName:package2::type_alias
    |vpiTypedefAlias:
    \_RefTypespec: (package2::type_alias::package1::type_t), line:10:11, endln:10:21
      |vpiParent:
      \_TypedefTypespec: (package2::type_alias), line:10:28, endln:10:38
      |vpiName:package1::type_t
      |vpiFullName:package2::type_alias::package1::type_t
      |vpiActual:
      \_TypedefTypespec: (package1::type_t), line:4:5, endln:4:11
  |vpiImportTypespec:
  \_TypedefTypespec: (package2::type_alias), line:10:28, endln:10:38
  |vpiDefName:package2
  |vpiEndLabel:package2
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiName:work@test
  |vpiTypedef:
  \_LogicTypespec: , line:16:13, endln:16:18
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiRange:
    \_Range: , line:16:19, endln:16:24
      |vpiParent:
      \_LogicTypespec: , line:16:13, endln:16:18
      |vpiLeftRange:
      \_Constant: , line:16:20, endln:16:21
        |vpiParent:
        \_Range: , line:16:19, endln:16:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:22, endln:16:23
        |vpiParent:
        \_Range: , line:16:19, endln:16:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (t_two_bits), line:16:25, endln:16:35
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiName:
    \_Identifier: (t_two_bits)
      |vpiParent:
      \_TypedefTypespec: (t_two_bits), line:16:25, endln:16:35
      |vpiName:t_two_bits
    |vpiTypedefAlias:
    \_RefTypespec: (work@test.t_two_bits), line:16:13, endln:16:18
      |vpiParent:
      \_TypedefTypespec: (t_two_bits), line:16:25, endln:16:35
      |vpiFullName:work@test.t_two_bits
      |vpiActual:
      \_LogicTypespec: , line:16:13, endln:16:18
  |vpiTypedef:
  \_TypedefTypespec: (t_two_bits_copy), line:17:24, endln:17:39
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiName:
    \_Identifier: (t_two_bits_copy)
      |vpiParent:
      \_TypedefTypespec: (t_two_bits_copy), line:17:24, endln:17:39
      |vpiName:t_two_bits_copy
    |vpiTypedefAlias:
    \_RefTypespec: (work@test.t_two_bits_copy.t_two_bits), line:17:13, endln:17:23
      |vpiParent:
      \_TypedefTypespec: (t_two_bits_copy), line:17:24, endln:17:39
      |vpiName:t_two_bits
      |vpiFullName:work@test.t_two_bits_copy.t_two_bits
      |vpiActual:
      \_TypedefTypespec: (t_two_bits), line:16:25, endln:16:35
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:13, endln:16:18
  |vpiImportTypespec:
  \_TypedefTypespec: (t_two_bits), line:16:25, endln:16:35
  |vpiImportTypespec:
  \_TypedefTypespec: (t_two_bits_copy), line:17:24, endln:17:39
  |vpiImportTypespec:
  \_LogicNet: (work@test.kkkk), line:18:16, endln:18:20
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@test.kkkk.t_two_bits), line:18:5, endln:18:15
      |vpiParent:
      \_LogicNet: (work@test.kkkk), line:18:16, endln:18:20
      |vpiName:t_two_bits
      |vpiFullName:work@test.kkkk.t_two_bits
      |vpiActual:
      \_TypedefTypespec: (t_two_bits), line:16:25, endln:16:35
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
  |vpiImportTypespec:
  \_LogicNet: (work@test.zzzz), line:19:21, endln:19:25
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@test.zzzz.t_two_bits_copy), line:19:5, endln:19:20
      |vpiParent:
      \_LogicNet: (work@test.zzzz), line:19:21, endln:19:25
      |vpiName:t_two_bits_copy
      |vpiFullName:work@test.zzzz.t_two_bits_copy
      |vpiActual:
      \_TypedefTypespec: (t_two_bits_copy), line:17:24, endln:17:39
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.kkkk), line:18:16, endln:18:20
  |vpiNet:
  \_LogicNet: (work@test.zzzz), line:19:21, endln:19:25
|vpiTypedef:
\_ModuleTypespec: (test)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:test
  |vpiModule:
  \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
