Analysis & Synthesis report for toolflow
Sun Dec  8 17:21:23 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 16. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 18. Parameter Settings for User Entity Instance: mem:IMem
 19. Parameter Settings for User Entity Instance: mem:DMem
 20. Parameter Settings for User Entity Instance: pc_reg:pcreg
 21. Parameter Settings for User Entity Instance: ripple_adder_N:PC_Add4
 22. Parameter Settings for User Entity Instance: fetch_logic:pcFetch
 23. Parameter Settings for User Entity Instance: fetch_logic:pcFetch|mux2t1_N:jrBranch
 24. Parameter Settings for User Entity Instance: fetch_logic:pcFetch|mux2t1_N:branchMux
 25. Parameter Settings for User Entity Instance: fetch_logic:pcFetch|mux2t1_N:outMux
 26. Parameter Settings for User Entity Instance: IFID_Reg:IFID
 27. Parameter Settings for User Entity Instance: IFID_Reg:IFID|reg_N:PC_Reg
 28. Parameter Settings for User Entity Instance: IFID_Reg:IFID|reg_N:Inst_Reg
 29. Parameter Settings for User Entity Instance: mux2t1_N:muxRegWrite0
 30. Parameter Settings for User Entity Instance: mux2t1_N:muxRegWrite1
 31. Parameter Settings for User Entity Instance: mux2t1_N:wbJALMux
 32. Parameter Settings for User Entity Instance: regfile:regFile0
 33. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:reg_zero
 34. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:1:reg_inst
 35. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:2:reg_inst
 36. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:3:reg_inst
 37. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:4:reg_inst
 38. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:5:reg_inst
 39. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:6:reg_inst
 40. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:7:reg_inst
 41. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:8:reg_inst
 42. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:9:reg_inst
 43. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:10:reg_inst
 44. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:11:reg_inst
 45. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:12:reg_inst
 46. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:13:reg_inst
 47. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:14:reg_inst
 48. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:15:reg_inst
 49. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:16:reg_inst
 50. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:17:reg_inst
 51. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:18:reg_inst
 52. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:19:reg_inst
 53. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:20:reg_inst
 54. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:21:reg_inst
 55. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:22:reg_inst
 56. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:23:reg_inst
 57. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:24:reg_inst
 58. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:25:reg_inst
 59. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:26:reg_inst
 60. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:27:reg_inst
 61. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:28:reg_inst
 62. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:29:reg_inst
 63. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:30:reg_inst
 64. Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:31:reg_inst
 65. Parameter Settings for User Entity Instance: shifter:Branch_Shifter
 66. Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:dir_mux
 67. Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift0_mux
 68. Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift1_mux
 69. Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift2_mux
 70. Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift3_mux
 71. Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift4_mux
 72. Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:output_mux
 73. Parameter Settings for User Entity Instance: ripple_adder_N:Branch_PC_Adder
 74. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX
 75. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:Inst_Reg
 76. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ReadA_Reg
 77. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ReadB_Reg
 78. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:AddrWr_Reg
 79. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:BranchAddr_Reg
 80. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ImmExt_Reg
 81. Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ctrl_Reg
 82. Parameter Settings for User Entity Instance: mux2t1_N:ALUSrc
 83. Parameter Settings for User Entity Instance: mux2t1_N:ALUSrcShift
 84. Parameter Settings for User Entity Instance: alu:ALU0
 85. Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub
 86. Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv
 87. Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux
 88. Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add
 89. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift
 90. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:dir_mux
 91. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift0_mux
 92. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift1_mux
 93. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift2_mux
 94. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift3_mux
 95. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift4_mux
 96. Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:output_mux
 97. Parameter Settings for User Entity Instance: alu:ALU0|replicator:repl
 98. Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM
 99. Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:Inst_Reg
100. Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:DataOut_Reg
101. Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg
102. Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:WriteData_Reg
103. Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:ctrl_Reg
104. Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB
105. Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:Inst_Reg
106. Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:ALU_Reg
107. Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg
108. Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:MemData_Reg
109. Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:ctrl_Reg
110. Parameter Settings for User Entity Instance: mux2t1_N:wbDataMux
111. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
112. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
113. altsyncram Parameter Settings by Entity Instance
114. Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:ctrl_Reg"
115. Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:MemData_Reg"
116. Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg"
117. Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:ALU_Reg"
118. Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:Inst_Reg"
119. Port Connectivity Checks: "MEMWB_Reg:MEMWB"
120. Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:ctrl_Reg"
121. Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:WriteData_Reg"
122. Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg"
123. Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:DataOut_Reg"
124. Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:Inst_Reg"
125. Port Connectivity Checks: "dffg:ovflDel2"
126. Port Connectivity Checks: "dffg:ovflDel1"
127. Port Connectivity Checks: "alu:ALU0"
128. Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ctrl_Reg"
129. Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ImmExt_Reg"
130. Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:BranchAddr_Reg"
131. Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:AddrWr_Reg"
132. Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ReadB_Reg"
133. Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ReadA_Reg"
134. Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:Inst_Reg"
135. Port Connectivity Checks: "ripple_adder_N:Branch_PC_Adder"
136. Port Connectivity Checks: "shifter:Branch_Shifter|mux2t1_df:logical_mux"
137. Port Connectivity Checks: "shifter:Branch_Shifter"
138. Port Connectivity Checks: "regfile:regFile0|reg_N:reg_zero"
139. Port Connectivity Checks: "regfile:regFile0|decoder_5t32:decoder"
140. Port Connectivity Checks: "mux2t1_N:muxRegWrite1"
141. Port Connectivity Checks: "IFID_Reg:IFID|reg_N:Inst_Reg"
142. Port Connectivity Checks: "IFID_Reg:IFID|reg_N:PC_Reg"
143. Port Connectivity Checks: "fetch_logic:pcFetch|mux2t1_N:jrBranch"
144. Port Connectivity Checks: "ripple_adder_N:PC_Add4"
145. Port Connectivity Checks: "pc_reg:pcreg"
146. Post-Synthesis Netlist Statistics for Top Partition
147. Elapsed Time Per Partition
148. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec  8 17:21:23 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,531                                           ;
;     Total combinational functions  ; 2,486                                           ;
;     Dedicated logic registers      ; 1,301                                           ;
; Total registers                    ; 1301                                            ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/ALU/ALUcontrol.vhd              ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd                 ;         ;
; ../../proj/src/ALU/alu.vhd                     ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd                        ;         ;
; ../../proj/src/ALU/replicator.vhd              ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd                 ;         ;
; ../../proj/src/Barrel_Shifter/shifter.vhd      ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd         ;         ;
; ../../proj/src/Control Logic/control.vhd       ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd          ;         ;
; ../../proj/src/Fetch Logic/fetch_logic.vhd     ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd        ;         ;
; ../../proj/src/MIPS_types.vhd                  ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd                     ;         ;
; ../../proj/src/PC_Reg/pc_dffg.vhd              ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd                 ;         ;
; ../../proj/src/PC_Reg/pc_reg.vhd               ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd                  ;         ;
; ../../proj/src/PipelineRegisters/EXMEM_Reg.vhd ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd    ;         ;
; ../../proj/src/PipelineRegisters/IDEX_Reg.vhd  ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd     ;         ;
; ../../proj/src/PipelineRegisters/IFID_Reg.vhd  ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd     ;         ;
; ../../proj/src/PipelineRegisters/MEMWB_Reg.vhd ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd    ;         ;
; ../../proj/src/Primitives/add_sub_N.vhd        ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd           ;         ;
; ../../proj/src/Primitives/and_32bit.vhd        ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd           ;         ;
; ../../proj/src/Primitives/andg2.vhd            ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd               ;         ;
; ../../proj/src/Primitives/decoder_5t32.vhd     ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd        ;         ;
; ../../proj/src/Primitives/dffg.vhd             ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd                ;         ;
; ../../proj/src/Primitives/extend16t32.vhd      ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd         ;         ;
; ../../proj/src/Primitives/full_adder.vhd       ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd          ;         ;
; ../../proj/src/Primitives/invg.vhd             ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd                ;         ;
; ../../proj/src/Primitives/mux2t1_N.vhd         ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd            ;         ;
; ../../proj/src/Primitives/mux2t1_df.vhd        ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd           ;         ;
; ../../proj/src/Primitives/mux32t1_32.vhd       ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd          ;         ;
; ../../proj/src/Primitives/nor_32bit.vhd        ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd           ;         ;
; ../../proj/src/Primitives/onescomp_N.vhd       ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd          ;         ;
; ../../proj/src/Primitives/or_32bit.vhd         ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd            ;         ;
; ../../proj/src/Primitives/org2.vhd             ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd                ;         ;
; ../../proj/src/Primitives/reg_N.vhd            ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd               ;         ;
; ../../proj/src/Primitives/regfile.vhd          ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd             ;         ;
; ../../proj/src/Primitives/ripple_adder_N.vhd   ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd      ;         ;
; ../../proj/src/Primitives/xor_32bit.vhd        ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd           ;         ;
; ../../proj/src/Primitives/xorg2.vhd            ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd               ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd     ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd        ;         ;
; ../../proj/src/TopLevel/mem.vhd                ; yes             ; User VHDL File               ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd                   ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal201.inc                                 ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/aglobal201.inc                             ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                     ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                     ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_eg81.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf ;         ;
+------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,531      ;
;                                             ;            ;
; Total combinational functions               ; 2486       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2037       ;
;     -- 3 input functions                    ; 309        ;
;     -- <=2 input functions                  ; 140        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2486       ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 1301       ;
;     -- Dedicated logic registers            ; 1301       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 65536      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 1365       ;
; Total fan-out                               ; 15225      ;
; Average fan-out                             ; 3.76       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name     ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS_Processor                                  ; 2486 (10)           ; 1301 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                   ; MIPS_Processor  ; work         ;
;    |ALUcontrol:ALUCtrl|                          ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALUcontrol:ALUCtrl                                                                                ; ALUcontrol      ; work         ;
;    |EXMEM_Reg:EXMEM|                             ; 0 (0)               ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM                                                                                   ; EXMEM_Reg       ; work         ;
;       |reg_N:DataOut_Reg|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg                                                                 ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:17:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:18:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:19:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:20:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:21:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:22:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:23:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:25:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                       ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                       ; dffg            ; work         ;
;       |reg_N:WBAddr_Reg|                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg                                                                  ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                        ; dffg            ; work         ;
;       |reg_N:WriteData_Reg|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg                                                               ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:20:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:21:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:22:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                    ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                     ; dffg            ; work         ;
;       |reg_N:ctrl_Reg|                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg                                                                    ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                          ; dffg            ; work         ;
;    |IDEX_Reg:IDEX|                               ; 12 (0)              ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX                                                                                     ; IDEX_Reg        ; work         ;
;       |reg_N:AddrWr_Reg|                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg                                                                    ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                          ; dffg            ; work         ;
;       |reg_N:BranchAddr_Reg|                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg                                                                ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:18:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                     ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                      ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                      ; dffg            ; work         ;
;       |reg_N:ImmExt_Reg|                         ; 0 (0)               ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg                                                                    ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                         ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                         ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                         ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                         ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                         ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                         ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                         ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                          ; dffg            ; work         ;
;       |reg_N:Inst_Reg|                           ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg                                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                           ; dffg            ; work         ;
;       |reg_N:ReadA_Reg|                          ; 6 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg                                                                     ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:17:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:18:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:19:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:20:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:23:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:24:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:25:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                           ; dffg            ; work         ;
;       |reg_N:ReadB_Reg|                          ; 6 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg                                                                     ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:20:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:22:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:24:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                           ; dffg            ; work         ;
;       |reg_N:ctrl_Reg|                           ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg                                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                            ; dffg            ; work         ;
;    |IFID_Reg:IFID|                               ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID                                                                                     ; IFID_Reg        ; work         ;
;       |reg_N:PC_Reg|                             ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg                                                                        ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:18:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                              ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                              ; dffg            ; work         ;
;    |MEMWB_Reg:MEMWB|                             ; 0 (0)               ; 39 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB                                                                                   ; MEMWB_Reg       ; work         ;
;       |reg_N:ALU_Reg|                            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg                                                                     ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:10:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:11:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:12:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:13:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:14:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:15:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:16:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:17:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:18:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:19:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:20:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:21:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:22:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:23:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:24:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:25:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:26:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:27:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:28:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:29:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:30:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:31:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:5:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:6:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:7:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:8:DFFGI                                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:9:DFFGI                                           ; dffg            ; work         ;
;       |reg_N:WBAddr_Reg|                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg                                                                  ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI                                        ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI                                        ; dffg            ; work         ;
;       |reg_N:ctrl_Reg|                           ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ctrl_Reg                                                                    ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI                                          ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI                                          ; dffg            ; work         ;
;    |alu:ALU0|                                    ; 649 (290)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0                                                                                          ; alu             ; work         ;
;       |add_sub_N:addSub|                         ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub                                                                         ; add_sub_N       ; work         ;
;          |mux2t1_N:NBit_mux|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux                                                       ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:1:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:1:MUXI                          ; mux2t1_df       ; work         ;
;          |ripple_adder_N:ripple_add|             ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add                                               ; ripple_adder_N  ; work         ;
;             |full_adder:\G_NBit_Adders:0:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder             ; full_adder      ; work         ;
;                |andg2:and1|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder|andg2:and1  ; andg2           ; work         ;
;                |andg2:and2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder|andg2:and2  ; andg2           ; work         ;
;             |full_adder:\G_NBit_Adders:10:adder| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder|org2:or1   ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder|xorg2:xor2 ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:11:adder| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder|org2:or1   ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder|xorg2:xor2 ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:12:adder| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder|org2:or1   ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder|xorg2:xor2 ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:13:adder| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder|org2:or1   ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder|xorg2:xor2 ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:14:adder| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder|org2:or1   ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder|xorg2:xor2 ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:15:adder| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder|org2:or1   ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder|xorg2:xor2 ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:16:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:17:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:18:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:19:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:1:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:20:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:21:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:22:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:23:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:24:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:25:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:26:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:27:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:28:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:29:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder            ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder|org2:or1   ; org2            ; work         ;
;             |full_adder:\G_NBit_Adders:2:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:31:adder| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder            ; full_adder      ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder|xorg2:xor2 ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:3:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:4:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:5:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:6:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:7:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:8:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder|xorg2:xor2  ; xorg2           ; work         ;
;             |full_adder:\G_NBit_Adders:9:adder|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder             ; full_adder      ; work         ;
;                |org2:or1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder|org2:or1    ; org2            ; work         ;
;                |xorg2:xor2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder|xorg2:xor2  ; xorg2           ; work         ;
;       |and_32bit:and32|                          ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32                                                                          ; and_32bit       ; work         ;
;          |andg2:\and_loop:10:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:10:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:11:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:11:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:12:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:12:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:13:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:13:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:14:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:14:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:15:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:15:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:16:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:16:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:18:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:18:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:1:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:1:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:20:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:20:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:22:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:22:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:24:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:24:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:26:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:26:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:28:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:28:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:2:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:2:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:30:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:30:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:31:and_gate|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:31:and_gate                                              ; andg2           ; work         ;
;          |andg2:\and_loop:3:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:3:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:4:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:4:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:5:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:5:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:6:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:6:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:7:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:7:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:8:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:8:and_gate                                               ; andg2           ; work         ;
;          |andg2:\and_loop:9:and_gate|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:9:and_gate                                               ; andg2           ; work         ;
;       |or_32bit:or32|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32                                                                            ; or_32bit        ; work         ;
;          |org2:\or_loop:10:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:10:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:11:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:11:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:12:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:12:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:13:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:13:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:14:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:14:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:15:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:15:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:16:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:16:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:18:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:18:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:1:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:1:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:20:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:20:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:22:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:22:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:24:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:24:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:26:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:26:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:28:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:28:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:2:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:2:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:30:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:30:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:31:or_gate|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:31:or_gate                                                   ; org2            ; work         ;
;          |org2:\or_loop:3:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:3:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:4:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:4:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:5:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:5:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:6:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:6:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:7:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:7:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:8:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:8:or_gate                                                    ; org2            ; work         ;
;          |org2:\or_loop:9:or_gate|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:9:or_gate                                                    ; org2            ; work         ;
;       |replicator:repl|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|replicator:repl                                                                          ; replicator      ; work         ;
;       |shifter:shift|                            ; 247 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift                                                                            ; shifter         ; work         ;
;          |mux2t1_N:dir_mux|                      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux                                                           ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:31:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:31:MUXI                             ; mux2t1_df       ; work         ;
;          |mux2t1_N:output_mux|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux                                                        ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:0:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:0:MUXI                           ; mux2t1_df       ; work         ;
;          |mux2t1_N:shift0_mux|                   ; 103 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux                                                        ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:10:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:10:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:11:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:11:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:12:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:12:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:13:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:13:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:14:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:14:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:16:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:16:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:17:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:17:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:18:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:18:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:19:MUXI|      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:19:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:20:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:20:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:21:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:21:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:22:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:22:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:23:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:23:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:24:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:24:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:25:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:25:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:26:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:26:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:27:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:27:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:28:MUXI|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:28:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:29:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:29:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:2:MUXI|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:2:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:30:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:30:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:3:MUXI|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:3:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:4:MUXI|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:4:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:5:MUXI|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:5:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:6:MUXI|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:6:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:7:MUXI|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:7:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:8:MUXI|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:8:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:9:MUXI|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:9:MUXI                           ; mux2t1_df       ; work         ;
;          |mux2t1_N:shift1_mux|                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux                                                        ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:10:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:10:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:11:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:11:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:13:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:13:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:15:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:15:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:28:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:28:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:29:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:29:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:4:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:4:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:5:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:5:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:6:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:6:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:7:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:7:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:8:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:8:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:9:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:9:MUXI                           ; mux2t1_df       ; work         ;
;          |mux2t1_N:shift2_mux|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux                                                        ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:10:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:10:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:11:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:11:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:12:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:12:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:13:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:13:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:14:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:14:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:15:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:15:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:16:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:16:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:17:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:17:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:18:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:18:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:19:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:19:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:20:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:20:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:21:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:21:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:22:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:22:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:23:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:23:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:24:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:24:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:25:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:25:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:26:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:26:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:27:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:27:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:31:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:31:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:8:MUXI|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:8:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:9:MUXI|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:9:MUXI                           ; mux2t1_df       ; work         ;
;          |mux2t1_N:shift3_mux|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux                                                        ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:20:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:20:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:21:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:21:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:22:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:22:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:23:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:23:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:30:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:30:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:31:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:31:MUXI                          ; mux2t1_df       ; work         ;
;          |mux2t1_N:shift4_mux|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux                                                        ; mux2t1_N        ; work         ;
;             |mux2t1_df:\G_NBit_MUX:0:MUXI|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:0:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:10:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:10:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:11:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:11:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:12:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:12:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:13:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:13:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:14:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:14:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:15:MUXI|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:15:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:16:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:16:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:17:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:17:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:18:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:18:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:19:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:19:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:1:MUXI|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:1:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:20:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:20:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:21:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:21:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:22:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:22:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:23:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:23:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:24:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:24:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:25:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:25:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:26:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:26:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:27:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:27:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:28:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:28:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:29:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:29:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:2:MUXI|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:2:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:30:MUXI|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:30:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:31:MUXI|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:31:MUXI                          ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:3:MUXI|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:3:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:4:MUXI|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:4:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:5:MUXI|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:5:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:6:MUXI|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:6:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:7:MUXI|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:7:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:8:MUXI|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:8:MUXI                           ; mux2t1_df       ; work         ;
;             |mux2t1_df:\G_NBit_MUX:9:MUXI|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:9:MUXI                           ; mux2t1_df       ; work         ;
;          |mux2t1_df:logical_mux|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_df:logical_mux                                                      ; mux2t1_df       ; work         ;
;    |control:CTRL|                                ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control:CTRL                                                                                      ; control         ; work         ;
;    |extend16t32:signExt|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|extend16t32:signExt                                                                               ; extend16t32     ; work         ;
;    |fetch_logic:pcFetch|                         ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch                                                                               ; fetch_logic     ; work         ;
;       |mux2t1_N:outMux|                          ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux                                                               ; mux2t1_N        ; work         ;
;          |mux2t1_df:\G_NBit_MUX:0:MUXI|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:0:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:10:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:10:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:11:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:11:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:12:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:12:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:13:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:13:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:14:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:14:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:15:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:15:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:16:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:16:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:17:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:17:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:18:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:18:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:19:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:19:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:1:MUXI|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:1:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:20:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:20:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:21:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:21:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:22:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:22:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:23:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:23:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:24:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:24:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:25:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:25:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:26:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:26:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:27:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:27:MUXI                                 ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:2:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:2:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:3:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:3:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:4:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:4:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:5:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:5:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:6:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:6:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:7:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:7:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:8:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:8:MUXI                                  ; mux2t1_df       ; work         ;
;          |mux2t1_df:\G_NBit_MUX:9:MUXI|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:9:MUXI                                  ; mux2t1_df       ; work         ;
;       |org2:branchOr|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|org2:branchOr                                                                 ; org2            ; work         ;
;       |org2:orOut|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:pcFetch|org2:orOut                                                                    ; org2            ; work         ;
;    |mem:DMem|                                    ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                          ; mem             ; work         ;
;       |altsyncram:ram_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                                     ; altsyncram      ; work         ;
;          |altsyncram_eg81:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                      ; altsyncram_eg81 ; work         ;
;    |mem:IMem|                                    ; 30 (30)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                          ; mem             ; work         ;
;       |altsyncram:ram_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0                                                                     ; altsyncram      ; work         ;
;          |altsyncram_eg81:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                      ; altsyncram_eg81 ; work         ;
;    |mux2t1_N:ALUSrcShift|                        ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift                                                                              ; mux2t1_N        ; work         ;
;       |mux2t1_df:\G_NBit_MUX:0:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:0:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:10:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:10:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:11:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:11:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:12:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:12:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:13:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:13:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:14:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:14:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:15:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:15:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:16:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:16:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:17:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:17:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:18:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:18:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:19:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:19:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:1:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:1:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:20:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:20:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:21:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:21:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:22:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:22:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:23:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:23:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:24:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:24:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:25:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:25:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:26:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:26:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:27:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:27:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:28:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:28:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:29:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:29:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:2:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:2:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:30:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:30:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:31:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:31:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:3:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:3:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:4:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:4:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:5:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:5:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:6:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:6:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:7:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:7:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:8:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:8:MUXI                                                 ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:9:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:9:MUXI                                                 ; mux2t1_df       ; work         ;
;    |mux2t1_N:ALUSrc|                             ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc                                                                                   ; mux2t1_N        ; work         ;
;       |mux2t1_df:\G_NBit_MUX:0:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:0:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:10:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:10:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:11:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:11:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:12:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:12:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:13:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:13:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:14:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:14:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:15:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:15:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:16:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:16:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:17:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:17:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:18:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:18:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:19:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:19:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:1:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:1:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:20:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:20:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:21:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:21:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:22:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:22:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:23:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:23:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:24:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:24:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:25:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:25:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:26:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:26:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:27:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:27:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:28:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:28:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:29:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:29:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:2:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:2:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:30:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:30:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:31:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:31:MUXI                                                     ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:3:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:3:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:4:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:4:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:5:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:5:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:6:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:6:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:7:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:7:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:8:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:8:MUXI                                                      ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:9:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:9:MUXI                                                      ; mux2t1_df       ; work         ;
;    |mux2t1_N:muxRegWrite0|                       ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite0                                                                             ; mux2t1_N        ; work         ;
;       |mux2t1_df:\G_NBit_MUX:0:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:0:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:1:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:1:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:2:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:2:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:3:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:3:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:4:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:4:MUXI                                                ; mux2t1_df       ; work         ;
;    |mux2t1_N:muxRegWrite1|                       ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite1                                                                             ; mux2t1_N        ; work         ;
;       |mux2t1_df:\G_NBit_MUX:1:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:1:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:2:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:2:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:3:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:3:MUXI                                                ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:4:MUXI|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:4:MUXI                                                ; mux2t1_df       ; work         ;
;    |mux2t1_N:wbJALMux|                           ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux                                                                                 ; mux2t1_N        ; work         ;
;       |mux2t1_df:\G_NBit_MUX:0:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:0:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:10:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:10:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:11:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:11:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:12:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:12:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:13:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:13:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:14:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:14:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:15:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:15:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:16:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:16:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:17:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:17:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:18:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:18:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:19:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:19:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:1:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:1:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:20:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:20:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:21:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:21:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:22:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:22:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:23:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:23:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:24:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:24:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:25:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:25:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:26:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:26:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:27:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:27:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:28:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:28:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:29:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:29:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:2:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:2:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:30:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:30:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:31:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:31:MUXI                                                   ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:3:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:3:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:4:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:4:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:5:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:5:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:6:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:6:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:7:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:7:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:8:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:8:MUXI                                                    ; mux2t1_df       ; work         ;
;       |mux2t1_df:\G_NBit_MUX:9:MUXI|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:9:MUXI                                                    ; mux2t1_df       ; work         ;
;    |pc_reg:pcreg|                                ; 5 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg                                                                                      ; pc_reg          ; work         ;
;       |dffg:\generateLower:0:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:0:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:10:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:10:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:11:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:11:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:12:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:12:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:13:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:13:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:14:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:14:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:15:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:15:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:16:DFFGIL|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:16:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:17:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:17:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:18:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:18:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:19:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:19:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:1:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:1:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:20:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:20:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:21:DFFGIL|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:21:DFFGIL                                                        ; dffg            ; work         ;
;       |dffg:\generateLower:2:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:2:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:3:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:3:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:4:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:4:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:5:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:5:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:6:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:6:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:7:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:7:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:8:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:8:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateLower:9:DFFGIL|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:9:DFFGIL                                                         ; dffg            ; work         ;
;       |dffg:\generateUpper:23:DFFGIU|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:23:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:24:DFFGIU|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:25:DFFGIU|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:26:DFFGIU|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:27:DFFGIU|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:28:DFFGIU|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:29:DFFGIU|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:30:DFFGIU|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU                                                        ; dffg            ; work         ;
;       |dffg:\generateUpper:31:DFFGIU|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:31:DFFGIU                                                        ; dffg            ; work         ;
;       |pc_dffg:DFFGI|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_reg:pcreg|pc_dffg:DFFGI                                                                        ; pc_dffg         ; work         ;
;    |regfile:regFile0|                            ; 1391 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0                                                                                  ; regfile         ; work         ;
;       |decoder_5t32:decoder|                     ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|decoder_5t32:decoder                                                             ; decoder_5t32    ; work         ;
;       |mux32t1_32:muxA|                          ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|mux32t1_32:muxA                                                                  ; mux32t1_32      ; work         ;
;       |mux32t1_32:muxB|                          ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|mux32t1_32:muxB                                                                  ; mux32t1_32      ; work         ;
;       |reg_N:\G_32_REG:10:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:11:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:12:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:13:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:14:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:15:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:16:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:17:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:18:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:19:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:1:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:20:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:21:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:22:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:23:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:24:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:25:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:26:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:27:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:28:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:29:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:2:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:30:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:31:reg_inst|              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst                                                      ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                           ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                            ; dffg            ; work         ;
;       |reg_N:\G_32_REG:3:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:4:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:5:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:6:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:7:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:8:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;       |reg_N:\G_32_REG:9:reg_inst|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst                                                       ; reg_N           ; work         ;
;          |dffg:\G_NBit_DFFG:0:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:10:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:11:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:12:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:13:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:14:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:15:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:16:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:17:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:18:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:19:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:1:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:20:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:21:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:22:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:23:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:24:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:25:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:26:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:27:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:28:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:29:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:2:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:30:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:31:DFFGI|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI                            ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:3:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:4:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:5:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:6:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:7:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:8:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI                             ; dffg            ; work         ;
;          |dffg:\G_NBit_DFFG:9:DFFGI|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI                             ; dffg            ; work         ;
;    |ripple_adder_N:Branch_PC_Adder|              ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder                                                                    ; ripple_adder_N  ; work         ;
;       |full_adder:\G_NBit_Adders:10:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:11:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:12:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder                                 ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:13:adder|       ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:14:adder|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:15:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:16:adder|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:17:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:18:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:19:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:20:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:21:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:22:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:23:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:24:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:25:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:26:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:27:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:28:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:29:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:2:adder|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder                                  ; full_adder      ; work         ;
;          |xorg2:xor1|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder|xorg2:xor1                       ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:30:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder                                 ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder|org2:or1                        ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:31:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder                                 ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder|xorg2:xor2                      ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:3:adder|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder                                  ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder|org2:or1                         ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder|xorg2:xor2                       ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:4:adder|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder                                  ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder|org2:or1                         ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder|xorg2:xor2                       ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:5:adder|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder                                  ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder|org2:or1                         ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder|xorg2:xor2                       ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:6:adder|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder                                  ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder|xorg2:xor2                       ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:7:adder|        ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder                                  ; full_adder      ; work         ;
;          |org2:or1|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder|org2:or1                         ; org2            ; work         ;
;          |xorg2:xor2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder|xorg2:xor2                       ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:8:adder|        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder                                  ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder|org2:or1                         ; org2            ; work         ;
;          |xorg2:xor2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder|xorg2:xor2                       ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:9:adder|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder                                  ; full_adder      ; work         ;
;          |org2:or1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder|org2:or1                         ; org2            ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder|xorg2:xor2                       ; xorg2           ; work         ;
;    |ripple_adder_N:PC_Add4|                      ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4                                                                            ; ripple_adder_N  ; work         ;
;       |full_adder:\G_NBit_Adders:10:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:11:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder                                         ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder|andg2:and2                              ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:12:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:13:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:14:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder                                         ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder|andg2:and2                              ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:15:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:16:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:17:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder                                         ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder|andg2:and2                              ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:18:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:19:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:20:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder                                         ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder|andg2:and2                              ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:21:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:22:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:23:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder                                         ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder|andg2:and2                              ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:24:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:25:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:26:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder                                         ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder|andg2:and2                              ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:27:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:28:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:29:adder|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder                                         ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder|andg2:and2                              ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:30:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:31:adder|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder                                         ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder|xorg2:xor2                              ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:3:adder|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder                                          ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder|xorg2:xor2                               ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:4:adder|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder                                          ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder|xorg2:xor2                               ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:5:adder|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder                                          ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder|andg2:and2                               ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder|xorg2:xor2                               ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:6:adder|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder                                          ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder|xorg2:xor2                               ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:7:adder|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder                                          ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder|xorg2:xor2                               ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:8:adder|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder                                          ; full_adder      ; work         ;
;          |andg2:and2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder|andg2:and2                               ; andg2           ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder|xorg2:xor2                               ; xorg2           ; work         ;
;       |full_adder:\G_NBit_Adders:9:adder|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder                                          ; full_adder      ; work         ;
;          |xorg2:xor2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder|xorg2:xor2                               ; xorg2           ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                        ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal         ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------+------------------------+
; ALUcontrol:ALUCtrl|s_out[3]                        ; ALUcontrol:ALUCtrl|s_out[3] ; yes                    ;
; ALUcontrol:ALUCtrl|s_out[1]                        ; ALUcontrol:ALUCtrl|s_out[3] ; yes                    ;
; ALUcontrol:ALUCtrl|s_out[2]                        ; ALUcontrol:ALUCtrl|s_out[3] ; yes                    ;
; ALUcontrol:ALUCtrl|s_out[0]                        ; ALUcontrol:ALUCtrl|s_out[3] ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                             ;                        ;
+----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                        ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; Stuck at GND due to stuck port clear                                      ;
; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q     ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ;
; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q     ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ;
; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q     ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ;
; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q     ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ;
; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q     ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ;
; IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q     ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q  ; Merged with IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ;
; Total Number of Removed Registers = 53                         ;                                                                           ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1301  ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1301  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 994   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pc_reg:pcreg|pc_dffg:DFFGI|s_Q         ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                 ;
+------------------------------------------------------------------+--------------------+------+
; Register Name                                                    ; Megafunction       ; Type ;
+------------------------------------------------------------------+--------------------+------+
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q       ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q      ; mem:IMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:1:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:2:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:3:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:4:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:6:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:7:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:8:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:9:DFFGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:10:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:11:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:12:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:13:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:14:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:15:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:16:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:17:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:18:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:19:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:20:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:21:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:23:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:24:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:25:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:27:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:29:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:31:DFFGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
+------------------------------------------------------------------+--------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI|s_Q                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:0:DFFGIL|s_Q                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU|s_Q                               ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:16:DFFGIL|s_Q                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:22:DFFGI|s_Q                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI|s_Q                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|alu:ALU0|replicator:repl|Mux2                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:8:MUXI|o_O                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:10:MUXI|o_O ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|control:CTRL|o_Jal                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:7:MUXI|o_O  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:3:MUXI|o_O  ;
; 12:1               ; 31 bits   ; 248 LEs       ; 155 LEs              ; 93 LEs                 ; No         ; |MIPS_Processor|alu:ALU0|Mux58                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_reg:pcreg ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ripple_adder_N:PC_Add4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_logic:pcFetch ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_logic:pcFetch|mux2t1_N:jrBranch ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_logic:pcFetch|mux2t1_N:branchMux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_logic:pcFetch|mux2t1_N:outMux ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Reg:IFID ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Reg:IFID|reg_N:PC_Reg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Reg:IFID|reg_N:Inst_Reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:muxRegWrite0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:muxRegWrite1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:wbJALMux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; addr_width     ; 5     ; Signed Integer                       ;
; data_width     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:reg_zero ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:1:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:2:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:3:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:4:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:5:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:6:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:7:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:8:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:9:reg_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:10:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:11:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:12:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:13:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:14:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:15:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:16:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:17:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:18:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:19:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:20:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:21:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:22:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:23:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:24:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:25:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:26:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:27:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:28:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:29:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:30:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regFile0|reg_N:\G_32_REG:31:reg_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:dir_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift0_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift1_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift2_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift3_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:shift4_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Branch_Shifter|mux2t1_N:output_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ripple_adder_N:Branch_PC_Adder ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; addr_width     ; 5     ; Signed Integer                    ;
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:Inst_Reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ReadA_Reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ReadB_Reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:AddrWr_Reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:BranchAddr_Reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ImmExt_Reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEX_Reg:IDEX|reg_N:ctrl_Reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:ALUSrc ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:ALUSrcShift ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; N              ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:dir_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift0_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift1_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift2_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift3_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:shift4_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|shifter:shift|mux2t1_N:output_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU0|replicator:repl ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; addr_width     ; 5     ; Signed Integer                      ;
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:Inst_Reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:DataOut_Reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:WriteData_Reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXMEM_Reg:EXMEM|reg_N:ctrl_Reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 4     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; addr_width     ; 5     ; Signed Integer                      ;
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:Inst_Reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:ALU_Reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:MemData_Reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB_Reg:MEMWB|reg_N:ctrl_Reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 3     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:wbDataMux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 2                             ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:ctrl_Reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:MemData_Reg" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:ALU_Reg" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB_Reg:MEMWB|reg_N:Inst_Reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB_Reg:MEMWB"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_inst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ctrl_sigs[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:ctrl_Reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:WriteData_Reg" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:DataOut_Reg" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "EXMEM_Reg:EXMEM|reg_N:Inst_Reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dffg:ovflDel2"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i_we ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_q  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "dffg:ovflDel1" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; i_we ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU0"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ctrl_Reg" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ImmExt_Reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:BranchAddr_Reg" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:AddrWr_Reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ReadB_Reg" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:ReadA_Reg" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "IDEX_Reg:IDEX|reg_N:Inst_Reg" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ripple_adder_N:Branch_PC_Adder"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_cin   ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_ofcin ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:Branch_Shifter|mux2t1_df:logical_mux" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; i_d0 ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "shifter:Branch_Shifter" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; i_amt[4..2] ; Input ; Info     ; Stuck at GND      ;
; i_amt[1]    ; Input ; Info     ; Stuck at VCC      ;
; i_amt[0]    ; Input ; Info     ; Stuck at GND      ;
; i_dir       ; Input ; Info     ; Stuck at VCC      ;
; i_arith     ; Input ; Info     ; Stuck at GND      ;
+-------------+-------+----------+-------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "regfile:regFile0|reg_N:reg_zero" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; i_d   ; Input ; Info     ; Stuck at GND                     ;
; i_rst ; Input ; Info     ; Stuck at VCC                     ;
; i_we  ; Input ; Info     ; Stuck at VCC                     ;
+-------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:regFile0|decoder_5t32:decoder"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:muxRegWrite1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "IFID_Reg:IFID|reg_N:Inst_Reg" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "IFID_Reg:IFID|reg_N:PC_Reg" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_logic:pcFetch|mux2t1_N:jrBranch" ;
+------------+-------+----------+-----------------------------------+
; Port       ; Type  ; Severity ; Details                           ;
+------------+-------+----------+-----------------------------------+
; i_d0[1..0] ; Input ; Info     ; Stuck at GND                      ;
+------------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ripple_adder_N:PC_Add4"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_ofcin    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "pc_reg:pcreg" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; i_we ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1301                        ;
;     CLR               ; 298                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SLD           ; 4                           ;
;     ENA CLR           ; 994                         ;
; cycloneiii_lcell_comb ; 2486                        ;
;     normal            ; 2486                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 139                         ;
;         3 data inputs ; 309                         ;
;         4 data inputs ; 2037                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 39.00                       ;
; Average LUT depth     ; 9.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec  8 17:20:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 12
    Info (12023): Found entity 1: ALUcontrol File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd
    Info (12022): Found design unit 1: alu-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 36
    Info (12023): Found entity 1: alu File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd
    Info (12022): Found design unit 1: replicator-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd Line: 14
    Info (12023): Found entity 1: replicator File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd
    Info (12022): Found design unit 1: shifter-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd Line: 19
    Info (12023): Found entity 1: shifter File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd Line: 25
    Info (12023): Found entity 1: control File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd
    Info (12022): Found design unit 1: fetch_logic-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd Line: 21
    Info (12023): Found entity 1: fetch_logic File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd Line: 13
    Info (12023): Found entity 1: mux2t1 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd
    Info (12022): Found design unit 1: pc_dffg-mixed File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd Line: 14
    Info (12023): Found entity 1: pc_dffg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd
    Info (12022): Found design unit 1: pc_reg-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd Line: 13
    Info (12023): Found entity 1: pc_reg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd
    Info (12022): Found design unit 1: EXMEM_Reg-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd Line: 36
    Info (12023): Found entity 1: EXMEM_Reg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd
    Info (12022): Found design unit 1: IDEX_Reg-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd Line: 41
    Info (12023): Found entity 1: IDEX_Reg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd
    Info (12022): Found design unit 1: IFID_Reg-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd Line: 18
    Info (12023): Found entity 1: IFID_Reg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd
    Info (12022): Found design unit 1: MEMWB_Reg-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd Line: 33
    Info (12023): Found entity 1: MEMWB_Reg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/Adder.vhd
    Info (12022): Found design unit 1: Adder-behavior File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/Adder.vhd Line: 35
    Info (12023): Found entity 1: Adder File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/Adder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd
    Info (12022): Found design unit 1: add_sub_N-structure File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd Line: 14
    Info (12023): Found entity 1: add_sub_N File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd
    Info (12022): Found design unit 1: and_32bit-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd Line: 13
    Info (12023): Found entity 1: and_32bit File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/bus_6digit.vhd
    Info (12022): Found design unit 1: bus_6digit File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/bus_6digit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder_5t32-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd Line: 11
    Info (12023): Found entity 1: decoder_5t32 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd
    Info (12022): Found design unit 1: extend16t32-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd Line: 12
    Info (12023): Found entity 1: extend16t32 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-structure File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd Line: 12
    Info (12023): Found entity 1: full_adder File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd
    Info (12022): Found design unit 1: mux2t1_df-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd Line: 13
    Info (12023): Found entity 1: mux2t1_df File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd
    Info (12022): Found design unit 1: mux32t1_32-Regflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd Line: 45
    Info (12023): Found entity 1: mux32t1_32 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd
    Info (12022): Found design unit 1: nor_32bit-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd Line: 13
    Info (12023): Found entity 1: nor_32bit File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd
    Info (12022): Found design unit 1: onescomp_N-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd Line: 11
    Info (12023): Found entity 1: onescomp_N File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd
    Info (12022): Found design unit 1: or_32bit-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd Line: 13
    Info (12023): Found entity 1: or_32bit File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd
    Info (12022): Found design unit 1: reg_N-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd Line: 14
    Info (12023): Found entity 1: reg_N File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd
    Info (12022): Found design unit 1: regfile-structural File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 21
    Info (12023): Found entity 1: regfile File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd
    Info (12022): Found design unit 1: ripple_adder_N-structure File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd Line: 14
    Info (12023): Found entity 1: ripple_adder_N File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd
    Info (12022): Found design unit 1: xor_32bit-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd Line: 13
    Info (12023): Found entity 1: xor_32bit File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Halt" assigned a value but never read File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object "s_Ovfl" assigned a value but never read File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(329): object "s_WB_Inst" assigned a value but never read File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 329
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(338): object "s_ALU_COUT" assigned a value but never read File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 338
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 372
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:pcreg" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 398
Info (12128): Elaborating entity "dffg" for hierarchy "pc_reg:pcreg|dffg:\generateLower:0:DFFGIL" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd Line: 37
Info (12128): Elaborating entity "pc_dffg" for hierarchy "pc_reg:pcreg|pc_dffg:DFFGI" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd Line: 46
Info (12128): Elaborating entity "ripple_adder_N" for hierarchy "ripple_adder_N:PC_Add4" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 408
Info (12128): Elaborating entity "full_adder" for hierarchy "ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd Line: 31
Info (12128): Elaborating entity "xorg2" for hierarchy "ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|xorg2:xor1" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd Line: 35
Info (12128): Elaborating entity "andg2" for hierarchy "ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|andg2:and1" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd Line: 45
Info (12128): Elaborating entity "org2" for hierarchy "ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|org2:or1" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd Line: 55
Info (12128): Elaborating entity "fetch_logic" for hierarchy "fetch_logic:pcFetch" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 419
Info (12128): Elaborating entity "invg" for hierarchy "fetch_logic:pcFetch|invg:notALU_Zero" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd Line: 74
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetch_logic:pcFetch|mux2t1_N:jrBranch" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd Line: 94
Info (12128): Elaborating entity "mux2t1_df" for hierarchy "fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:0:MUXI" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "IFID_Reg" for hierarchy "IFID_Reg:IFID" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 434
Info (12128): Elaborating entity "reg_N" for hierarchy "IFID_Reg:IFID|reg_N:PC_Reg" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd Line: 33
Info (12128): Elaborating entity "control" for hierarchy "control:CTRL" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 456
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:muxRegWrite0" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 477
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regFile0" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 511
Info (12128): Elaborating entity "decoder_5t32" for hierarchy "regfile:regFile0|decoder_5t32:decoder" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 89
Info (12128): Elaborating entity "reg_N" for hierarchy "regfile:regFile0|reg_N:reg_zero" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 96
Info (12128): Elaborating entity "reg_N" for hierarchy "regfile:regFile0|reg_N:\G_32_REG:1:reg_inst" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 106
Info (12128): Elaborating entity "mux32t1_32" for hierarchy "regfile:regFile0|mux32t1_32:muxA" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd Line: 118
Info (12128): Elaborating entity "extend16t32" for hierarchy "extend16t32:signExt" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 528
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:Branch_Shifter" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 535
Info (12128): Elaborating entity "IDEX_Reg" for hierarchy "IDEX_Reg:IDEX" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 552
Info (12128): Elaborating entity "reg_N" for hierarchy "IDEX_Reg:IDEX|reg_N:AddrWr_Reg" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd Line: 106
Info (12128): Elaborating entity "reg_N" for hierarchy "IDEX_Reg:IDEX|reg_N:ctrl_Reg" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd Line: 136
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "ALUcontrol:ALUCtrl" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 579
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(17): inferring latch(es) for signal or variable "s_out", which holds its previous value in one or more paths through the process File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
Info (10041): Inferred latch for "s_out[0]" at ALUcontrol.vhd(17) File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
Info (10041): Inferred latch for "s_out[1]" at ALUcontrol.vhd(17) File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
Info (10041): Inferred latch for "s_out[2]" at ALUcontrol.vhd(17) File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
Info (10041): Inferred latch for "s_out[3]" at ALUcontrol.vhd(17) File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU0" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 604
Info (12128): Elaborating entity "and_32bit" for hierarchy "alu:ALU0|and_32bit:and32" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 143
Info (12128): Elaborating entity "or_32bit" for hierarchy "alu:ALU0|or_32bit:or32" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 150
Info (12128): Elaborating entity "add_sub_N" for hierarchy "alu:ALU0|add_sub_N:addSub" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 157
Info (12128): Elaborating entity "onescomp_N" for hierarchy "alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd Line: 64
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd Line: 68
Info (12128): Elaborating entity "xor_32bit" for hierarchy "alu:ALU0|xor_32bit:xor32" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 167
Info (12128): Elaborating entity "replicator" for hierarchy "alu:ALU0|replicator:repl" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 196
Info (12128): Elaborating entity "nor_32bit" for hierarchy "alu:ALU0|nor_32bit:nor32" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 203
Info (12128): Elaborating entity "EXMEM_Reg" for hierarchy "EXMEM_Reg:EXMEM" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 653
Info (12128): Elaborating entity "reg_N" for hierarchy "EXMEM_Reg:EXMEM|reg_N:ctrl_Reg" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd Line: 89
Info (12128): Elaborating entity "MEMWB_Reg" for hierarchy "MEMWB_Reg:MEMWB" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 679
Info (12128): Elaborating entity "reg_N" for hierarchy "MEMWB_Reg:MEMWB|reg_N:ctrl_Reg" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd Line: 89
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "regfile:regFile0|decoder_5t32:decoder|Ram0" is uninferred due to asynchronous read logic File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd Line: 16
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Warning (13012): Latch ALUcontrol:ALUCtrl|s_out[3] has unsafe behavior File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 53
Warning (13012): Latch ALUcontrol:ALUCtrl|s_out[1] has unsafe behavior File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI|s_Q File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 53
Warning (13012): Latch ALUcontrol:ALUCtrl|s_out[2] has unsafe behavior File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI|s_Q File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 53
Warning (13012): Latch ALUcontrol:ALUCtrl|s_out[0] has unsafe behavior File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI|s_Q File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd Line: 53
Info (13000): Registers with preset signals will power-up high File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd Line: 34
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
Info (21057): Implemented 3808 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3645 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Sun Dec  8 17:21:23 2024
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:32


