
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-06-12" />
<meta name="CreateTime" content="1686599201" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use SystemVerilog Integration Environment to generate netlist views" />
<meta name="DocTitle" content="Virtuoso Verilog Environment for SystemVerilog Integration User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="sysverilog" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-12" />
<meta name="ModifiedTime" content="1686599201" />
<meta name="NextFile" content="overview.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Verilog Environment for SystemVerilog Integration User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="sysverilogIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="sysverilogTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="sysverilog.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="overview.html" title="Introducing SystemVerilog Integration Environment">Introducing SystemVerilog Inte ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Verilog Environment for SystemVerilog Integration User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a href="overview.html#pgfId-1064395">1</a></h2>
<h2> <a id="pgfId-788721"></a><a href="overview.html#pgfId-1051076">Introducing SystemVerilog Integration Environment</a></h2>
<p> <a id="pgfId-788723"></a><a href="overview.html#pgfId-1076982">Licensing Requirements</a></p>
<p> <a id="pgfId-788725"></a><a href="overview.html#pgfId-1058042">Key Features</a></p>
<p> <a id="pgfId-788727"></a><a href="overview.html#pgfId-1058187">Netlist Generation and Design Simulation Flow</a></p>
<p> <a id="pgfId-788729"></a><a href="overview.html#pgfId-1059420">Tool Requirements</a></p>
<p> <a id="pgfId-788731"></a><a href="overview.html#pgfId-1073205">Graphical User Interface</a></p>
<dd> <a id="pgfId-788733"></a><a href="overview.html#pgfId-1060423">Launching the Graphical User Interface</a></dd>
<dd> <a id="pgfId-788735"></a><a href="overview.html#pgfId-1058478">Understanding the Graphical User Interface</a></dd>
<p> <a id="pgfId-788737"></a><a href="overview.html#pgfId-1064628">About Creating SystemVerilog-Based Designs</a></p>
<h2> <a href="netlistSimulate.html#pgfId-1078566">2</a></h2>
<h2> <a id="pgfId-788741"></a><a href="netlistSimulate.html#pgfId-1078567">Generating Netlist and Simulating Designs</a></h2>
<p> <a id="pgfId-788743"></a><a href="netlistSimulate.html#pgfId-1078586">Overview</a></p>
<p> <a id="pgfId-788745"></a><a href="netlistSimulate.html#pgfId-1078613">Initializing the Run Directory</a></p>
<p> <a id="pgfId-788747"></a><a href="netlistSimulate.html#pgfId-1078651">Netlisting a Design</a></p>
<dd> <a id="pgfId-788749"></a><a href="netlistSimulate.html#pgfId-1078667">Configuring Options for Generating a Netlist</a></dd>
<dd> <a id="pgfId-788751"></a><a href="netlistSimulate.html#pgfId-1101351">Printing CDF Parameters in Inline Explicit Format</a></dd>
<dd> <a id="pgfId-788753"></a><a href="netlistSimulate.html#pgfId-1101337">Managing Data Type Conflicts</a></dd>
<dd> <a id="pgfId-788755"></a><a href="netlistSimulate.html#pgfId-1092591">Overriding Hierarchical Data Type Propagation</a></dd>
<dd> <a id="pgfId-788757"></a><a href="netlistSimulate.html#pgfId-1102653">Ignoring Port Type Propagation</a></dd>
<dd> <a id="pgfId-788759"></a><a href="netlistSimulate.html#pgfId-1103474">Adding Port Properties to an Instance</a></dd>
<dd> <a id="pgfId-788761"></a><a href="netlistSimulate.html#pgfId-1086473">Generating a Netlist</a></dd>
<dd> <a id="pgfId-788763"></a><a href="netlistSimulate.html#pgfId-1078825">Viewing a Netlist and a Map File</a></dd>
<p> <a id="pgfId-788765"></a><a href="netlistSimulate.html#pgfId-1101516">Simulating a Design</a></p>
<dd> <a id="pgfId-788767"></a><a href="netlistSimulate.html#pgfId-1078857">Configuring Options for Simulating a Design</a></dd>
<dd> <a id="pgfId-788769"></a><a href="netlistSimulate.html#pgfId-1079049">Specifying the Testbench File and Stimulus File</a></dd>
<dd> <a id="pgfId-788771"></a><a href="netlistSimulate.html#pgfId-1079224">Simulating a Design in Interactive Mode</a></dd>
<dd> <a id="pgfId-788773"></a><a href="netlistSimulate.html#pgfId-1079244">Simulating a Design in Batch Mode</a></dd>
<p> <a id="pgfId-788775"></a><a href="netlistSimulate.html#pgfId-1082717">Using Standalone Mode</a></p>
<h2> <a href="app_configFlags.html#pgfId-1060616">A</a></h2>
<h2> <a id="pgfId-788779"></a><a href="app_configFlags.html#pgfId-1060610">Configuration Flags</a></h2>
<p> <a id="pgfId-788781"></a><a href="app_configFlags.html#pgfId-1062058">Configuration Flags for Design Details</a></p>
<p> <a id="pgfId-788783"></a><a href="app_configFlags.html#pgfId-1070276">Configuring Flags for Netlist Generation</a></p>
<p> <a id="pgfId-788785"></a><a href="app_configFlags.html#pgfId-1068810">Configuring Flags for Simulation</a></p>
<p> <a id="pgfId-788787"></a><a href="app_configFlags.html#pgfId-1070942">Configuring Flags for Test Fixture Files</a></p>
<p> <a id="pgfId-788789"></a><a href="app_configFlags.html#pgfId-1072974">Other Flags for Netlist Configuration</a></p>
<h2> <a href="app_designExamples.html#pgfId-1060616">B</a></h2>
<h2> <a id="pgfId-788793"></a><a href="app_designExamples.html#pgfId-1060610">Examples</a></h2>
<p> <a id="pgfId-788795"></a><a href="app_designExamples.html#pgfId-1072972">Overriding Hierarchical Data Type Propagation in a Design</a></p>
<p> <a id="pgfId-788797"></a><a href="app_designExamples.html#pgfId-1074505">Resolving Data Type Conflict</a></p>
<p> <a id="pgfId-788799"></a><a href="app_designExamples.html#pgfId-1079476">Netlisting a Design Containing Packed and Unpacked Arrays</a></p>
<h2> <a href="app_Xcelium.html#pgfId-1036155">C</a></h2>
<h2> <a id="pgfId-788803"></a><a href="app_Xcelium.html#pgfId-1036168">Running Simulations with Xcelium</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="overview.html" id="nex" title="Introducing SystemVerilog Integration Environment">Introducing SystemVerilog Inte ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>