# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.mdo}
# Loading project data_sources_tests
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:00:20 on Sep 02,2023
# vlog -reportprogress 300 -sv -mfcu "+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source" "+incdir+C:/Users/Duncan/git/ForthCPU/impl1/tests" -work work C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v 
# -- Compiling module data_sources
# -- Compiling module data_sources_testbench
# 
# Top level modules:
# 	data_sources_testbench
# End time: 19:00:20 on Sep 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l data_sources_testbench 
# Start time: 19:00:20 on Sep 02,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.data_sources_testbench
# Loading work.data_sources
# .main_pane.wave.interior.cs.body.pw.wf
# Compile of data_sources.v was successful.
# Compile of data_sources_testbench.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.data_sources_testbench
# Loading work.data_sources
run 200ns
# Compile of data_sources.v was successful.
# Compile of data_sources_testbench.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.data_sources_testbench
# Loading work.data_sources
run
run
# Compile of data_sources.v was successful.
# Compile of data_sources_testbench.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.data_sources_testbench
# Loading work.data_sources
run 1us
