<stg><name>aes_expandEncKey</name>


<trans_list>

<trans id="793" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %rc_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rc_read

]]></Node>
<StgValue><ssdm name="rc_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %k_idx_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %k_idx

]]></Node>
<StgValue><ssdm name="k_idx_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:2 %p_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %add_ln109 = add i10 %k_idx_read, i10 232

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="768" op_0_bw="10">
<![CDATA[
entry:4 %zext_ln109 = zext i10 %add_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:6 %lshr_ln109 = lshr i768 %p_read_1, i768 %zext_ln109

]]></Node>
<StgValue><ssdm name="lshr_ln109"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="768">
<![CDATA[
entry:7 %trunc_ln109 = trunc i768 %lshr_ln109

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
entry:8 %zext_ln109_1 = zext i8 %trunc_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8">
<![CDATA[
entry:10 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:114 %shl_ln113 = shl i8 %rc_read_1, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln113"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:115 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %rc_read_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:116 %select_ln113 = select i1 %tmp_10, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:117 %xor_ln113 = xor i8 %select_ln113, i8 %shl_ln113

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8">
<![CDATA[
entry:10 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="768" op_0_bw="10">
<![CDATA[
entry:11 %zext_ln109_2 = zext i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="520" op_0_bw="10">
<![CDATA[
entry:12 %zext_ln109_4 = zext i10 %k_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln109_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:13 %lshr_ln109_1 = lshr i768 %p_read_1, i768 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="lshr_ln109_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="768">
<![CDATA[
entry:14 %trunc_ln109_1 = trunc i768 %lshr_ln109_1

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %xor_ln109 = xor i8 %trunc_ln109_1, i8 %rc_read_1

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %xor_ln109_1 = xor i8 %xor_ln109, i8 %sbox_load

]]></Node>
<StgValue><ssdm name="xor_ln109_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:17 %shl_ln109 = shl i520 255, i520 %zext_ln109_4

]]></Node>
<StgValue><ssdm name="shl_ln109"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="521" op_0_bw="520">
<![CDATA[
entry:18 %zext_ln109_5 = zext i520 %shl_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="520" op_0_bw="8">
<![CDATA[
entry:19 %zext_ln109_6 = zext i8 %xor_ln109_1

]]></Node>
<StgValue><ssdm name="zext_ln109_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:20 %shl_ln109_1 = shl i520 %zext_ln109_6, i520 %zext_ln109_4

]]></Node>
<StgValue><ssdm name="shl_ln109_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="521" op_0_bw="521" op_1_bw="521">
<![CDATA[
entry:21 %xor_ln109_2 = xor i521 %zext_ln109_5, i521 6864797660130609714981900799081393217269435300143305409394463459185543183397656052122559640661454554977296311391480858037121987999716643812574028291115057151

]]></Node>
<StgValue><ssdm name="xor_ln109_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="768" op_0_bw="521">
<![CDATA[
entry:22 %sext_ln109 = sext i521 %xor_ln109_2

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="520" op_0_bw="768">
<![CDATA[
entry:23 %trunc_ln109_2 = trunc i768 %p_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln109_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="520" op_0_bw="521">
<![CDATA[
entry:24 %trunc_ln109_3 = trunc i521 %xor_ln109_2

]]></Node>
<StgValue><ssdm name="trunc_ln109_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:25 %and_ln109 = and i768 %sext_ln109, i768 %p_read_1

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:26 %and_ln109_1 = and i520 %trunc_ln109_3, i520 %trunc_ln109_2

]]></Node>
<StgValue><ssdm name="and_ln109_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="520" op_0_bw="520" op_1_bw="520">
<![CDATA[
entry:27 %or_ln109 = or i520 %and_ln109_1, i520 %shl_ln109_1

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="248" op_0_bw="248" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %tmp = partselect i248 @_ssdm_op_PartSelect.i248.i768.i32.i32, i768 %and_ln109, i32 520, i32 767

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="768" op_0_bw="768" op_1_bw="248" op_2_bw="520">
<![CDATA[
entry:30 %or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i248.i520, i248 %tmp, i520 %or_ln109

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:31 %add_ln110 = add i10 %k_idx_read, i10 240

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="768" op_0_bw="10">
<![CDATA[
entry:32 %zext_ln110 = zext i10 %add_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:34 %lshr_ln110 = lshr i768 %or_ln, i768 %zext_ln110

]]></Node>
<StgValue><ssdm name="lshr_ln110"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="768">
<![CDATA[
entry:35 %trunc_ln110 = trunc i768 %lshr_ln110

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
entry:36 %zext_ln110_1 = zext i8 %trunc_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:38 %sbox_load_1 = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln109, i32 520, i32 527

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:38 %sbox_load_1 = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:39 %add_ln110_1 = add i10 %k_idx_read, i10 8

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="768" op_0_bw="10">
<![CDATA[
entry:40 %zext_ln110_2 = zext i10 %add_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="528" op_0_bw="10">
<![CDATA[
entry:41 %zext_ln110_4 = zext i10 %add_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:42 %lshr_ln110_1 = lshr i768 %or_ln, i768 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="lshr_ln110_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="768">
<![CDATA[
entry:43 %trunc_ln110_1 = trunc i768 %lshr_ln110_1

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:44 %xor_ln110 = xor i8 %sbox_load_1, i8 %trunc_ln110_1

]]></Node>
<StgValue><ssdm name="xor_ln110"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:45 %shl_ln110 = shl i528 255, i528 %zext_ln110_4

]]></Node>
<StgValue><ssdm name="shl_ln110"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="529" op_0_bw="528">
<![CDATA[
entry:46 %zext_ln110_5 = zext i528 %shl_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110_5"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="528" op_0_bw="8">
<![CDATA[
entry:47 %zext_ln110_6 = zext i8 %xor_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110_6"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:48 %shl_ln110_1 = shl i528 %zext_ln110_6, i528 %zext_ln110_4

]]></Node>
<StgValue><ssdm name="shl_ln110_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="529" op_0_bw="529" op_1_bw="529">
<![CDATA[
entry:49 %xor_ln110_1 = xor i529 %zext_ln110_5, i529 1757388200993436087035366604564836663620975436836686184804982645551499054949799949343375268009332366074187855716219099657503228927927460816018951242525454630911

]]></Node>
<StgValue><ssdm name="xor_ln110_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="768" op_0_bw="529">
<![CDATA[
entry:50 %sext_ln110 = sext i529 %xor_ln110_1

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="528" op_0_bw="529">
<![CDATA[
entry:51 %trunc_ln110_2 = trunc i529 %xor_ln110_1

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="528" op_0_bw="528" op_1_bw="8" op_2_bw="520">
<![CDATA[
entry:52 %tmp_2 = bitconcatenate i528 @_ssdm_op_BitConcatenate.i528.i8.i520, i8 %tmp_1, i520 %or_ln109

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:53 %and_ln110 = and i768 %or_ln, i768 %sext_ln110

]]></Node>
<StgValue><ssdm name="and_ln110"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:54 %and_ln110_1 = and i528 %tmp_2, i528 %trunc_ln110_2

]]></Node>
<StgValue><ssdm name="and_ln110_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="528" op_0_bw="528" op_1_bw="528">
<![CDATA[
entry:55 %or_ln110 = or i528 %and_ln110_1, i528 %shl_ln110_1

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="240" op_0_bw="240" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %tmp_3 = partselect i240 @_ssdm_op_PartSelect.i240.i768.i32.i32, i768 %and_ln110, i32 528, i32 767

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="768" op_0_bw="768" op_1_bw="240" op_2_bw="528">
<![CDATA[
entry:58 %or_ln1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i240.i528, i240 %tmp_3, i528 %or_ln110

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:59 %add_ln111 = add i10 %k_idx_read, i10 248

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="768" op_0_bw="10">
<![CDATA[
entry:60 %zext_ln111 = zext i10 %add_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:61 %lshr_ln111 = lshr i768 %or_ln1, i768 %zext_ln111

]]></Node>
<StgValue><ssdm name="lshr_ln111"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="768">
<![CDATA[
entry:62 %trunc_ln111 = trunc i768 %lshr_ln111

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
entry:63 %zext_ln111_1 = zext i8 %trunc_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln111_1

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
entry:65 %sbox_load_2 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln110, i32 528, i32 535

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
entry:65 %sbox_load_2 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:66 %add_ln111_1 = add i10 %k_idx_read, i10 16

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="768" op_0_bw="10">
<![CDATA[
entry:67 %zext_ln111_2 = zext i10 %add_ln111_1

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="536" op_0_bw="10">
<![CDATA[
entry:68 %zext_ln111_3 = zext i10 %add_ln111_1

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:69 %lshr_ln111_1 = lshr i768 %or_ln1, i768 %zext_ln111_2

]]></Node>
<StgValue><ssdm name="lshr_ln111_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="768">
<![CDATA[
entry:70 %trunc_ln111_1 = trunc i768 %lshr_ln111_1

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:71 %xor_ln111 = xor i8 %sbox_load_2, i8 %trunc_ln111_1

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:72 %shl_ln111 = shl i536 255, i536 %zext_ln111_3

]]></Node>
<StgValue><ssdm name="shl_ln111"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="537" op_0_bw="536">
<![CDATA[
entry:73 %zext_ln111_4 = zext i536 %shl_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111_4"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="536" op_0_bw="8">
<![CDATA[
entry:74 %zext_ln111_5 = zext i8 %xor_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111_5"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:75 %shl_ln111_1 = shl i536 %zext_ln111_5, i536 %zext_ln111_3

]]></Node>
<StgValue><ssdm name="shl_ln111_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="537" op_0_bw="537" op_1_bw="537">
<![CDATA[
entry:76 %xor_ln111_1 = xor i537 %zext_ln111_4, i537 449891379454319638281053850768598185886969711830191663310075557261183758067148787031904068610389085714992091063352089512320826605549429968900851518086516385513471

]]></Node>
<StgValue><ssdm name="xor_ln111_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="768" op_0_bw="537">
<![CDATA[
entry:77 %sext_ln111 = sext i537 %xor_ln111_1

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="536" op_0_bw="537">
<![CDATA[
entry:78 %trunc_ln111_2 = trunc i537 %xor_ln111_1

]]></Node>
<StgValue><ssdm name="trunc_ln111_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="536" op_0_bw="536" op_1_bw="8" op_2_bw="528">
<![CDATA[
entry:79 %tmp_5 = bitconcatenate i536 @_ssdm_op_BitConcatenate.i536.i8.i528, i8 %tmp_4, i528 %or_ln110

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:80 %and_ln111 = and i768 %or_ln1, i768 %sext_ln111

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:81 %and_ln111_1 = and i536 %tmp_5, i536 %trunc_ln111_2

]]></Node>
<StgValue><ssdm name="and_ln111_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="536" op_0_bw="536" op_1_bw="536">
<![CDATA[
entry:82 %or_ln111 = or i536 %and_ln111_1, i536 %shl_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="232" op_0_bw="232" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %tmp_6 = partselect i232 @_ssdm_op_PartSelect.i232.i768.i32.i32, i768 %and_ln111, i32 536, i32 767

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="768" op_0_bw="768" op_1_bw="232" op_2_bw="536">
<![CDATA[
entry:85 %or_ln2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i232.i536, i232 %tmp_6, i536 %or_ln111

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:86 %add_ln112 = add i10 %k_idx_read, i10 224

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="768" op_0_bw="10">
<![CDATA[
entry:87 %zext_ln112 = zext i10 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:89 %lshr_ln112 = lshr i768 %or_ln2, i768 %zext_ln112

]]></Node>
<StgValue><ssdm name="lshr_ln112"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="768">
<![CDATA[
entry:90 %trunc_ln112 = trunc i768 %lshr_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
entry:91 %zext_ln112_1 = zext i8 %trunc_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8">
<![CDATA[
entry:93 %sbox_load_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln111, i32 536, i32 543

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8">
<![CDATA[
entry:93 %sbox_load_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:94 %add_ln112_1 = add i10 %k_idx_read, i10 24

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="768" op_0_bw="10">
<![CDATA[
entry:95 %zext_ln112_2 = zext i10 %add_ln112_1

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="544" op_0_bw="10">
<![CDATA[
entry:96 %zext_ln112_4 = zext i10 %add_ln112_1

]]></Node>
<StgValue><ssdm name="zext_ln112_4"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:97 %lshr_ln112_1 = lshr i768 %or_ln2, i768 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="lshr_ln112_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="768">
<![CDATA[
entry:98 %trunc_ln112_1 = trunc i768 %lshr_ln112_1

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:99 %xor_ln112 = xor i8 %sbox_load_3, i8 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:100 %shl_ln112 = shl i544 255, i544 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="shl_ln112"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="545" op_0_bw="544">
<![CDATA[
entry:101 %zext_ln112_5 = zext i544 %shl_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112_5"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="544" op_0_bw="8">
<![CDATA[
entry:102 %zext_ln112_6 = zext i8 %xor_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112_6"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:103 %shl_ln112_1 = shl i544 %zext_ln112_6, i544 %zext_ln112_4

]]></Node>
<StgValue><ssdm name="shl_ln112_1"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="545" op_0_bw="545" op_1_bw="545">
<![CDATA[
entry:104 %xor_ln112_1 = xor i545 %zext_ln112_5, i545 115172193140305827399949785796761135587064246228529065807379342658863042065190089480167441564259605943037975312218134915154131611020654072038617988630148194691448831

]]></Node>
<StgValue><ssdm name="xor_ln112_1"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="544" op_0_bw="545">
<![CDATA[
entry:106 %trunc_ln112_2 = trunc i545 %xor_ln112_1

]]></Node>
<StgValue><ssdm name="trunc_ln112_2"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="544" op_0_bw="544" op_1_bw="8" op_2_bw="536">
<![CDATA[
entry:107 %tmp_8 = bitconcatenate i544 @_ssdm_op_BitConcatenate.i544.i8.i536, i8 %tmp_7, i536 %or_ln111

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:109 %and_ln112_1 = and i544 %tmp_8, i544 %trunc_ln112_2

]]></Node>
<StgValue><ssdm name="and_ln112_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="544" op_0_bw="544" op_1_bw="544">
<![CDATA[
entry:110 %or_ln112 = or i544 %and_ln112_1, i544 %shl_ln112_1

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:120 %add_ln115 = add i10 %k_idx_read, i10 32

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="768" op_0_bw="545">
<![CDATA[
entry:105 %sext_ln112 = sext i545 %xor_ln112_1

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:108 %and_ln112 = and i768 %or_ln2, i768 %sext_ln112

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="224" op_0_bw="224" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:111 %tmp_9 = partselect i224 @_ssdm_op_PartSelect.i224.i768.i32.i32, i768 %and_ln112, i32 544, i32 767

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:112 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln112, i32 544, i32 551

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="768" op_0_bw="768" op_1_bw="224" op_2_bw="544">
<![CDATA[
entry:113 %or_ln3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i224.i544, i224 %tmp_9, i544 %or_ln112

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:118 %lshr_ln115 = lshr i768 %or_ln3, i768 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="lshr_ln115"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="768">
<![CDATA[
entry:119 %trunc_ln115 = trunc i768 %lshr_ln115

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="768" op_0_bw="10">
<![CDATA[
entry:121 %zext_ln115 = zext i10 %add_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="552" op_0_bw="10">
<![CDATA[
entry:122 %zext_ln115_1 = zext i10 %add_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:123 %lshr_ln115_1 = lshr i768 %or_ln3, i768 %zext_ln115

]]></Node>
<StgValue><ssdm name="lshr_ln115_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="768">
<![CDATA[
entry:124 %trunc_ln115_1 = trunc i768 %lshr_ln115_1

]]></Node>
<StgValue><ssdm name="trunc_ln115_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:125 %xor_ln115 = xor i8 %trunc_ln115, i8 %trunc_ln115_1

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="552" op_0_bw="552" op_1_bw="552">
<![CDATA[
entry:126 %shl_ln115 = shl i552 255, i552 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="shl_ln115"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="553" op_0_bw="552">
<![CDATA[
entry:127 %zext_ln115_3 = zext i552 %shl_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_3"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="552" op_0_bw="8">
<![CDATA[
entry:128 %zext_ln115_5 = zext i8 %xor_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_5"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="552" op_0_bw="552" op_1_bw="552">
<![CDATA[
entry:129 %shl_ln115_1 = shl i552 %zext_ln115_5, i552 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="shl_ln115_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="553" op_0_bw="553" op_1_bw="553">
<![CDATA[
entry:130 %xor_ln115_1 = xor i553 %zext_ln115_3, i553 29484081443918291814387145163970850710288447034503440846689111720668938768688662906922865040450459121417721679927842538279457692421287442441886205089317937841010900991

]]></Node>
<StgValue><ssdm name="xor_ln115_1"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="768" op_0_bw="553">
<![CDATA[
entry:131 %sext_ln115 = sext i553 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="552" op_0_bw="553">
<![CDATA[
entry:132 %trunc_ln115_2 = trunc i553 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="trunc_ln115_2"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="552" op_0_bw="552" op_1_bw="8" op_2_bw="544">
<![CDATA[
entry:133 %tmp_11 = bitconcatenate i552 @_ssdm_op_BitConcatenate.i552.i8.i544, i8 %tmp_s, i544 %or_ln112

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:134 %and_ln115 = and i768 %or_ln3, i768 %sext_ln115

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="552" op_0_bw="552" op_1_bw="552">
<![CDATA[
entry:135 %and_ln115_6 = and i552 %tmp_11, i552 %trunc_ln115_2

]]></Node>
<StgValue><ssdm name="and_ln115_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="552" op_0_bw="552" op_1_bw="552">
<![CDATA[
entry:136 %or_ln115_6 = or i552 %and_ln115_6, i552 %shl_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115_6"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="216" op_0_bw="216" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:137 %tmp_12 = partselect i216 @_ssdm_op_PartSelect.i216.i768.i32.i32, i768 %and_ln115, i32 552, i32 767

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="768" op_0_bw="768" op_1_bw="216" op_2_bw="552">
<![CDATA[
entry:139 %or_ln4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i216.i552, i216 %tmp_12, i552 %or_ln115_6

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:140 %lshr_ln115_2 = lshr i768 %or_ln4, i768 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="lshr_ln115_2"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="768">
<![CDATA[
entry:141 %trunc_ln115_3 = trunc i768 %lshr_ln115_2

]]></Node>
<StgValue><ssdm name="trunc_ln115_3"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:142 %add_ln115_1 = add i10 %k_idx_read, i10 40

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="768" op_0_bw="10">
<![CDATA[
entry:143 %zext_ln115_2 = zext i10 %add_ln115_1

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="560" op_0_bw="10">
<![CDATA[
entry:144 %zext_ln115_7 = zext i10 %add_ln115_1

]]></Node>
<StgValue><ssdm name="zext_ln115_7"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:145 %lshr_ln115_3 = lshr i768 %or_ln4, i768 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="lshr_ln115_3"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="768">
<![CDATA[
entry:146 %trunc_ln115_4 = trunc i768 %lshr_ln115_3

]]></Node>
<StgValue><ssdm name="trunc_ln115_4"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:147 %xor_ln115_2 = xor i8 %trunc_ln115_4, i8 %trunc_ln115_3

]]></Node>
<StgValue><ssdm name="xor_ln115_2"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="560" op_0_bw="560" op_1_bw="560">
<![CDATA[
entry:148 %shl_ln115_2 = shl i560 255, i560 %zext_ln115_7

]]></Node>
<StgValue><ssdm name="shl_ln115_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="561" op_0_bw="560">
<![CDATA[
entry:149 %zext_ln115_9 = zext i560 %shl_ln115_2

]]></Node>
<StgValue><ssdm name="zext_ln115_9"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="560" op_0_bw="8">
<![CDATA[
entry:150 %zext_ln115_11 = zext i8 %xor_ln115_2

]]></Node>
<StgValue><ssdm name="zext_ln115_11"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="560" op_0_bw="560" op_1_bw="560">
<![CDATA[
entry:151 %shl_ln115_3 = shl i560 %zext_ln115_11, i560 %zext_ln115_7

]]></Node>
<StgValue><ssdm name="shl_ln115_3"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="561" op_0_bw="561" op_1_bw="561">
<![CDATA[
entry:152 %xor_ln115_3 = xor i561 %zext_ln115_9, i561 7547924849643082704483109161976537781833842440832880856752412600491248324784297704172253450355317535082936750061527689799541169259849585265122868502865392087298790653951

]]></Node>
<StgValue><ssdm name="xor_ln115_3"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:164 %add_ln116 = add i10 %k_idx_read, i10 48

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:138 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115, i32 552, i32 559

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="768" op_0_bw="561">
<![CDATA[
entry:153 %sext_ln115_1 = sext i561 %xor_ln115_3

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="560" op_0_bw="561">
<![CDATA[
entry:154 %trunc_ln115_5 = trunc i561 %xor_ln115_3

]]></Node>
<StgValue><ssdm name="trunc_ln115_5"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="560" op_0_bw="560" op_1_bw="8" op_2_bw="552">
<![CDATA[
entry:155 %tmp_14 = bitconcatenate i560 @_ssdm_op_BitConcatenate.i560.i8.i552, i8 %tmp_13, i552 %or_ln115_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:156 %and_ln115_1 = and i768 %or_ln4, i768 %sext_ln115_1

]]></Node>
<StgValue><ssdm name="and_ln115_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="560" op_0_bw="560" op_1_bw="560">
<![CDATA[
entry:157 %and_ln115_7 = and i560 %tmp_14, i560 %trunc_ln115_5

]]></Node>
<StgValue><ssdm name="and_ln115_7"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="560" op_0_bw="560" op_1_bw="560">
<![CDATA[
entry:158 %or_ln115 = or i560 %and_ln115_7, i560 %shl_ln115_3

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="208" op_0_bw="208" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:159 %tmp_15 = partselect i208 @_ssdm_op_PartSelect.i208.i768.i32.i32, i768 %and_ln115_1, i32 560, i32 767

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:160 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_1, i32 560, i32 567

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="768" op_0_bw="768" op_1_bw="208" op_2_bw="560">
<![CDATA[
entry:161 %or_ln115_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i208.i560, i208 %tmp_15, i560 %or_ln115

]]></Node>
<StgValue><ssdm name="or_ln115_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:162 %lshr_ln116 = lshr i768 %or_ln115_1, i768 %zext_ln111_2

]]></Node>
<StgValue><ssdm name="lshr_ln116"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="768">
<![CDATA[
entry:163 %trunc_ln116 = trunc i768 %lshr_ln116

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="768" op_0_bw="10">
<![CDATA[
entry:165 %zext_ln116 = zext i10 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="568" op_0_bw="10">
<![CDATA[
entry:166 %zext_ln116_1 = zext i10 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:167 %lshr_ln116_1 = lshr i768 %or_ln115_1, i768 %zext_ln116

]]></Node>
<StgValue><ssdm name="lshr_ln116_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="768">
<![CDATA[
entry:168 %trunc_ln116_1 = trunc i768 %lshr_ln116_1

]]></Node>
<StgValue><ssdm name="trunc_ln116_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:169 %xor_ln116 = xor i8 %trunc_ln116_1, i8 %trunc_ln116

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="568" op_0_bw="568" op_1_bw="568">
<![CDATA[
entry:170 %shl_ln116 = shl i568 255, i568 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="shl_ln116"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="569" op_0_bw="568">
<![CDATA[
entry:171 %zext_ln116_3 = zext i568 %shl_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="568" op_0_bw="8">
<![CDATA[
entry:172 %zext_ln116_5 = zext i8 %xor_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="568" op_0_bw="568" op_1_bw="568">
<![CDATA[
entry:173 %shl_ln116_1 = shl i568 %zext_ln116_5, i568 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="shl_ln116_1"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="569" op_0_bw="569" op_1_bw="569">
<![CDATA[
entry:174 %xor_ln116_1 = xor i569 %zext_ln116_3, i569 1932268761508629172347675945465993672149463664853217499328617625725759571144780212268096883290961288981231808015751088588682539330521493827871454336733540374348490407411711

]]></Node>
<StgValue><ssdm name="xor_ln116_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="768" op_0_bw="569">
<![CDATA[
entry:175 %sext_ln116 = sext i569 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="568" op_0_bw="569">
<![CDATA[
entry:176 %trunc_ln116_2 = trunc i569 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="trunc_ln116_2"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="568" op_0_bw="568" op_1_bw="8" op_2_bw="560">
<![CDATA[
entry:177 %tmp_17 = bitconcatenate i568 @_ssdm_op_BitConcatenate.i568.i8.i560, i8 %tmp_16, i560 %or_ln115

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:178 %and_ln116 = and i768 %or_ln115_1, i768 %sext_ln116

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="568" op_0_bw="568" op_1_bw="568">
<![CDATA[
entry:179 %and_ln116_6 = and i568 %tmp_17, i568 %trunc_ln116_2

]]></Node>
<StgValue><ssdm name="and_ln116_6"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="568" op_0_bw="568" op_1_bw="568">
<![CDATA[
entry:180 %or_ln116_6 = or i568 %and_ln116_6, i568 %shl_ln116_1

]]></Node>
<StgValue><ssdm name="or_ln116_6"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="200" op_0_bw="200" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:181 %tmp_18 = partselect i200 @_ssdm_op_PartSelect.i200.i768.i32.i32, i768 %and_ln116, i32 568, i32 767

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="768" op_0_bw="768" op_1_bw="200" op_2_bw="568">
<![CDATA[
entry:183 %or_ln5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i200.i568, i200 %tmp_18, i568 %or_ln116_6

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:184 %lshr_ln116_2 = lshr i768 %or_ln5, i768 %zext_ln112_2

]]></Node>
<StgValue><ssdm name="lshr_ln116_2"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="768">
<![CDATA[
entry:185 %trunc_ln116_3 = trunc i768 %lshr_ln116_2

]]></Node>
<StgValue><ssdm name="trunc_ln116_3"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:186 %add_ln116_1 = add i10 %k_idx_read, i10 56

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="768" op_0_bw="10">
<![CDATA[
entry:187 %zext_ln116_2 = zext i10 %add_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="576" op_0_bw="10">
<![CDATA[
entry:188 %zext_ln116_7 = zext i10 %add_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_7"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:189 %lshr_ln116_3 = lshr i768 %or_ln5, i768 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="lshr_ln116_3"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="768">
<![CDATA[
entry:190 %trunc_ln116_4 = trunc i768 %lshr_ln116_3

]]></Node>
<StgValue><ssdm name="trunc_ln116_4"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:191 %xor_ln116_2 = xor i8 %trunc_ln116_4, i8 %trunc_ln116_3

]]></Node>
<StgValue><ssdm name="xor_ln116_2"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="576" op_0_bw="576" op_1_bw="576">
<![CDATA[
entry:192 %shl_ln116_2 = shl i576 255, i576 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="shl_ln116_2"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="577" op_0_bw="576">
<![CDATA[
entry:193 %zext_ln116_9 = zext i576 %shl_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_9"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="576" op_0_bw="8">
<![CDATA[
entry:194 %zext_ln116_11 = zext i8 %xor_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_11"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="576" op_0_bw="576" op_1_bw="576">
<![CDATA[
entry:195 %shl_ln116_3 = shl i576 %zext_ln116_11, i576 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="shl_ln116_3"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="577" op_0_bw="577" op_1_bw="577">
<![CDATA[
entry:196 %xor_ln116_3 = xor i577 %zext_ln116_9, i577 494660802946209068121005042039294380070262698202423679828126112185794450213063734340632802122486089979195342852032278678702730068613502419935092310203786335833213544297398271

]]></Node>
<StgValue><ssdm name="xor_ln116_3"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:208 %add_ln115_2 = add i10 %k_idx_read, i10 64

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:182 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116, i32 568, i32 575

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="768" op_0_bw="577">
<![CDATA[
entry:197 %sext_ln116_1 = sext i577 %xor_ln116_3

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="576" op_0_bw="577">
<![CDATA[
entry:198 %trunc_ln116_5 = trunc i577 %xor_ln116_3

]]></Node>
<StgValue><ssdm name="trunc_ln116_5"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="576" op_0_bw="576" op_1_bw="8" op_2_bw="568">
<![CDATA[
entry:199 %tmp_20 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i8.i568, i8 %tmp_19, i568 %or_ln116_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:200 %and_ln116_1 = and i768 %or_ln5, i768 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="and_ln116_1"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="576" op_0_bw="576" op_1_bw="576">
<![CDATA[
entry:201 %and_ln116_7 = and i576 %tmp_20, i576 %trunc_ln116_5

]]></Node>
<StgValue><ssdm name="and_ln116_7"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="576" op_0_bw="576" op_1_bw="576">
<![CDATA[
entry:202 %or_ln116 = or i576 %and_ln116_7, i576 %shl_ln116_3

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="192" op_0_bw="192" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:203 %tmp_21 = partselect i192 @_ssdm_op_PartSelect.i192.i768.i32.i32, i768 %and_ln116_1, i32 576, i32 767

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:204 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_1, i32 576, i32 583

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="768" op_0_bw="768" op_1_bw="192" op_2_bw="576">
<![CDATA[
entry:205 %or_ln116_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i192.i576, i192 %tmp_21, i576 %or_ln116

]]></Node>
<StgValue><ssdm name="or_ln116_1"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:206 %lshr_ln115_4 = lshr i768 %or_ln116_1, i768 %zext_ln115

]]></Node>
<StgValue><ssdm name="lshr_ln115_4"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="768">
<![CDATA[
entry:207 %trunc_ln115_6 = trunc i768 %lshr_ln115_4

]]></Node>
<StgValue><ssdm name="trunc_ln115_6"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="768" op_0_bw="10">
<![CDATA[
entry:209 %zext_ln115_4 = zext i10 %add_ln115_2

]]></Node>
<StgValue><ssdm name="zext_ln115_4"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="584" op_0_bw="10">
<![CDATA[
entry:210 %zext_ln115_12 = zext i10 %add_ln115_2

]]></Node>
<StgValue><ssdm name="zext_ln115_12"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:211 %lshr_ln115_5 = lshr i768 %or_ln116_1, i768 %zext_ln115_4

]]></Node>
<StgValue><ssdm name="lshr_ln115_5"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="768">
<![CDATA[
entry:212 %trunc_ln115_7 = trunc i768 %lshr_ln115_5

]]></Node>
<StgValue><ssdm name="trunc_ln115_7"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:213 %xor_ln115_4 = xor i8 %trunc_ln115_6, i8 %trunc_ln115_7

]]></Node>
<StgValue><ssdm name="xor_ln115_4"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="584" op_0_bw="584" op_1_bw="584">
<![CDATA[
entry:214 %shl_ln115_4 = shl i584 255, i584 %zext_ln115_12

]]></Node>
<StgValue><ssdm name="shl_ln115_4"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="585" op_0_bw="584">
<![CDATA[
entry:215 %zext_ln115_13 = zext i584 %shl_ln115_4

]]></Node>
<StgValue><ssdm name="zext_ln115_13"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="584" op_0_bw="8">
<![CDATA[
entry:216 %zext_ln115_14 = zext i8 %xor_ln115_4

]]></Node>
<StgValue><ssdm name="zext_ln115_14"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="584" op_0_bw="584" op_1_bw="584">
<![CDATA[
entry:217 %shl_ln115_5 = shl i584 %zext_ln115_14, i584 %zext_ln115_12

]]></Node>
<StgValue><ssdm name="shl_ln115_5"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="585" op_0_bw="585" op_1_bw="585">
<![CDATA[
entry:218 %xor_ln115_5 = xor i585 %zext_ln115_13, i585 126633165554229521438977290762059361297987250739820462036000284719563379254544315991201997343356439034674007770120263341747898897565056619503383631412169301973302667340133957631

]]></Node>
<StgValue><ssdm name="xor_ln115_5"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="768" op_0_bw="585">
<![CDATA[
entry:219 %sext_ln115_2 = sext i585 %xor_ln115_5

]]></Node>
<StgValue><ssdm name="sext_ln115_2"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="584" op_0_bw="585">
<![CDATA[
entry:220 %trunc_ln115_8 = trunc i585 %xor_ln115_5

]]></Node>
<StgValue><ssdm name="trunc_ln115_8"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="584" op_0_bw="584" op_1_bw="8" op_2_bw="576">
<![CDATA[
entry:221 %tmp_23 = bitconcatenate i584 @_ssdm_op_BitConcatenate.i584.i8.i576, i8 %tmp_22, i576 %or_ln116

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:222 %and_ln115_3 = and i768 %or_ln116_1, i768 %sext_ln115_2

]]></Node>
<StgValue><ssdm name="and_ln115_3"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="584" op_0_bw="584" op_1_bw="584">
<![CDATA[
entry:223 %and_ln115_8 = and i584 %tmp_23, i584 %trunc_ln115_8

]]></Node>
<StgValue><ssdm name="and_ln115_8"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="584" op_0_bw="584" op_1_bw="584">
<![CDATA[
entry:224 %or_ln115_7 = or i584 %and_ln115_8, i584 %shl_ln115_5

]]></Node>
<StgValue><ssdm name="or_ln115_7"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="184" op_0_bw="184" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:225 %tmp_24 = partselect i184 @_ssdm_op_PartSelect.i184.i768.i32.i32, i768 %and_ln115_3, i32 584, i32 767

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="768" op_0_bw="768" op_1_bw="184" op_2_bw="584">
<![CDATA[
entry:227 %or_ln115_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i184.i584, i184 %tmp_24, i584 %or_ln115_7

]]></Node>
<StgValue><ssdm name="or_ln115_2"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:228 %lshr_ln115_6 = lshr i768 %or_ln115_2, i768 %zext_ln115_2

]]></Node>
<StgValue><ssdm name="lshr_ln115_6"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="768">
<![CDATA[
entry:229 %trunc_ln115_9 = trunc i768 %lshr_ln115_6

]]></Node>
<StgValue><ssdm name="trunc_ln115_9"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:230 %add_ln115_3 = add i10 %k_idx_read, i10 72

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="768" op_0_bw="10">
<![CDATA[
entry:231 %zext_ln115_6 = zext i10 %add_ln115_3

]]></Node>
<StgValue><ssdm name="zext_ln115_6"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="592" op_0_bw="10">
<![CDATA[
entry:232 %zext_ln115_15 = zext i10 %add_ln115_3

]]></Node>
<StgValue><ssdm name="zext_ln115_15"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:233 %lshr_ln115_7 = lshr i768 %or_ln115_2, i768 %zext_ln115_6

]]></Node>
<StgValue><ssdm name="lshr_ln115_7"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="768">
<![CDATA[
entry:234 %trunc_ln115_10 = trunc i768 %lshr_ln115_7

]]></Node>
<StgValue><ssdm name="trunc_ln115_10"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:235 %xor_ln115_6 = xor i8 %trunc_ln115_10, i8 %trunc_ln115_9

]]></Node>
<StgValue><ssdm name="xor_ln115_6"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="592" op_0_bw="592" op_1_bw="592">
<![CDATA[
entry:236 %shl_ln115_6 = shl i592 255, i592 %zext_ln115_15

]]></Node>
<StgValue><ssdm name="shl_ln115_6"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="593" op_0_bw="592">
<![CDATA[
entry:237 %zext_ln115_16 = zext i592 %shl_ln115_6

]]></Node>
<StgValue><ssdm name="zext_ln115_16"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="592" op_0_bw="8">
<![CDATA[
entry:238 %zext_ln115_17 = zext i8 %xor_ln115_6

]]></Node>
<StgValue><ssdm name="zext_ln115_17"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="592" op_0_bw="592" op_1_bw="592">
<![CDATA[
entry:239 %shl_ln115_7 = shl i592 %zext_ln115_17, i592 %zext_ln115_15

]]></Node>
<StgValue><ssdm name="shl_ln115_7"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="593" op_0_bw="593" op_1_bw="593">
<![CDATA[
entry:240 %xor_ln115_7 = xor i593 %zext_ln115_16, i593 32418090381882757488378186435087196492284736189394038281216072888208225089163344893747711319899248392876545989150787415487462117776654494592866209641515341305165482839074293153791

]]></Node>
<StgValue><ssdm name="xor_ln115_7"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:252 %add_ln116_2 = add i10 %k_idx_read, i10 80

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:226 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_3, i32 584, i32 591

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="768" op_0_bw="593">
<![CDATA[
entry:241 %sext_ln115_3 = sext i593 %xor_ln115_7

]]></Node>
<StgValue><ssdm name="sext_ln115_3"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="592" op_0_bw="593">
<![CDATA[
entry:242 %trunc_ln115_11 = trunc i593 %xor_ln115_7

]]></Node>
<StgValue><ssdm name="trunc_ln115_11"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="592" op_0_bw="592" op_1_bw="8" op_2_bw="584">
<![CDATA[
entry:243 %tmp_26 = bitconcatenate i592 @_ssdm_op_BitConcatenate.i592.i8.i584, i8 %tmp_25, i584 %or_ln115_7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:244 %and_ln115_4 = and i768 %or_ln115_2, i768 %sext_ln115_3

]]></Node>
<StgValue><ssdm name="and_ln115_4"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="592" op_0_bw="592" op_1_bw="592">
<![CDATA[
entry:245 %and_ln115_9 = and i592 %tmp_26, i592 %trunc_ln115_11

]]></Node>
<StgValue><ssdm name="and_ln115_9"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="592" op_0_bw="592" op_1_bw="592">
<![CDATA[
entry:246 %or_ln115_8 = or i592 %and_ln115_9, i592 %shl_ln115_7

]]></Node>
<StgValue><ssdm name="or_ln115_8"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="176" op_0_bw="176" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:247 %tmp_27 = partselect i176 @_ssdm_op_PartSelect.i176.i768.i32.i32, i768 %and_ln115_4, i32 592, i32 767

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:248 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_4, i32 592, i32 599

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="768" op_0_bw="768" op_1_bw="176" op_2_bw="592">
<![CDATA[
entry:249 %or_ln115_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i176.i592, i176 %tmp_27, i592 %or_ln115_8

]]></Node>
<StgValue><ssdm name="or_ln115_3"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:250 %lshr_ln116_4 = lshr i768 %or_ln115_3, i768 %zext_ln116

]]></Node>
<StgValue><ssdm name="lshr_ln116_4"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="768">
<![CDATA[
entry:251 %trunc_ln116_6 = trunc i768 %lshr_ln116_4

]]></Node>
<StgValue><ssdm name="trunc_ln116_6"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="768" op_0_bw="10">
<![CDATA[
entry:253 %zext_ln116_4 = zext i10 %add_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="600" op_0_bw="10">
<![CDATA[
entry:254 %zext_ln116_12 = zext i10 %add_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_12"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:255 %lshr_ln116_5 = lshr i768 %or_ln115_3, i768 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="lshr_ln116_5"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="768">
<![CDATA[
entry:256 %trunc_ln116_7 = trunc i768 %lshr_ln116_5

]]></Node>
<StgValue><ssdm name="trunc_ln116_7"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:257 %xor_ln116_4 = xor i8 %trunc_ln116_7, i8 %trunc_ln116_6

]]></Node>
<StgValue><ssdm name="xor_ln116_4"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="600" op_0_bw="600" op_1_bw="600">
<![CDATA[
entry:258 %shl_ln116_4 = shl i600 255, i600 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="shl_ln116_4"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="601" op_0_bw="600">
<![CDATA[
entry:259 %zext_ln116_13 = zext i600 %shl_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_13"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="600" op_0_bw="8">
<![CDATA[
entry:260 %zext_ln116_14 = zext i8 %xor_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_14"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="600" op_0_bw="600" op_1_bw="600">
<![CDATA[
entry:261 %shl_ln116_5 = shl i600 %zext_ln116_14, i600 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="shl_ln116_5"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="601" op_0_bw="601" op_1_bw="601">
<![CDATA[
entry:262 %xor_ln116_5 = xor i601 %zext_ln116_13, i601 8299031137761985917024815727382322302024892464484873799991314659381305622825816292799414097894207588576395773222601578364790302150823550615773749668227927374122363606803019047370751

]]></Node>
<StgValue><ssdm name="xor_ln116_5"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="768" op_0_bw="601">
<![CDATA[
entry:263 %sext_ln116_2 = sext i601 %xor_ln116_5

]]></Node>
<StgValue><ssdm name="sext_ln116_2"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="600" op_0_bw="601">
<![CDATA[
entry:264 %trunc_ln116_8 = trunc i601 %xor_ln116_5

]]></Node>
<StgValue><ssdm name="trunc_ln116_8"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="600" op_0_bw="600" op_1_bw="8" op_2_bw="592">
<![CDATA[
entry:265 %tmp_29 = bitconcatenate i600 @_ssdm_op_BitConcatenate.i600.i8.i592, i8 %tmp_28, i592 %or_ln115_8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:266 %and_ln116_3 = and i768 %or_ln115_3, i768 %sext_ln116_2

]]></Node>
<StgValue><ssdm name="and_ln116_3"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="600" op_0_bw="600" op_1_bw="600">
<![CDATA[
entry:267 %and_ln116_8 = and i600 %tmp_29, i600 %trunc_ln116_8

]]></Node>
<StgValue><ssdm name="and_ln116_8"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="600" op_0_bw="600" op_1_bw="600">
<![CDATA[
entry:268 %or_ln116_7 = or i600 %and_ln116_8, i600 %shl_ln116_5

]]></Node>
<StgValue><ssdm name="or_ln116_7"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="168" op_0_bw="168" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:269 %tmp_30 = partselect i168 @_ssdm_op_PartSelect.i168.i768.i32.i32, i768 %and_ln116_3, i32 600, i32 767

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="768" op_0_bw="768" op_1_bw="168" op_2_bw="600">
<![CDATA[
entry:271 %or_ln116_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i168.i600, i168 %tmp_30, i600 %or_ln116_7

]]></Node>
<StgValue><ssdm name="or_ln116_2"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:272 %lshr_ln116_6 = lshr i768 %or_ln116_2, i768 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="lshr_ln116_6"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="768">
<![CDATA[
entry:273 %trunc_ln116_9 = trunc i768 %lshr_ln116_6

]]></Node>
<StgValue><ssdm name="trunc_ln116_9"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:274 %add_ln116_3 = add i10 %k_idx_read, i10 88

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="768" op_0_bw="10">
<![CDATA[
entry:275 %zext_ln116_6 = zext i10 %add_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_6"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="608" op_0_bw="10">
<![CDATA[
entry:276 %zext_ln116_15 = zext i10 %add_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_15"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:277 %lshr_ln116_7 = lshr i768 %or_ln116_2, i768 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="lshr_ln116_7"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="768">
<![CDATA[
entry:278 %trunc_ln116_10 = trunc i768 %lshr_ln116_7

]]></Node>
<StgValue><ssdm name="trunc_ln116_10"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:279 %xor_ln116_6 = xor i8 %trunc_ln116_10, i8 %trunc_ln116_9

]]></Node>
<StgValue><ssdm name="xor_ln116_6"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="608" op_0_bw="608" op_1_bw="608">
<![CDATA[
entry:280 %shl_ln116_6 = shl i608 255, i608 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="shl_ln116_6"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="609" op_0_bw="608">
<![CDATA[
entry:281 %zext_ln116_16 = zext i608 %shl_ln116_6

]]></Node>
<StgValue><ssdm name="zext_ln116_16"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="608" op_0_bw="8">
<![CDATA[
entry:282 %zext_ln116_17 = zext i8 %xor_ln116_6

]]></Node>
<StgValue><ssdm name="zext_ln116_17"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="608" op_0_bw="608" op_1_bw="608">
<![CDATA[
entry:283 %shl_ln116_7 = shl i608 %zext_ln116_17, i608 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="shl_ln116_7"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="609" op_0_bw="609" op_1_bw="609">
<![CDATA[
entry:284 %xor_ln116_7 = xor i609 %zext_ln116_16, i609 2124551971267068394758352826209874509318372470908127692797776552801614239443408970956650009060917142675557317944986004061386317350610828957638079915066349407775325083341572876126912511

]]></Node>
<StgValue><ssdm name="xor_ln116_7"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:296 %add_ln115_4 = add i10 %k_idx_read, i10 96

]]></Node>
<StgValue><ssdm name="add_ln115_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:270 %tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_3, i32 600, i32 607

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="768" op_0_bw="609">
<![CDATA[
entry:285 %sext_ln116_3 = sext i609 %xor_ln116_7

]]></Node>
<StgValue><ssdm name="sext_ln116_3"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="608" op_0_bw="609">
<![CDATA[
entry:286 %trunc_ln116_11 = trunc i609 %xor_ln116_7

]]></Node>
<StgValue><ssdm name="trunc_ln116_11"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="608" op_0_bw="608" op_1_bw="8" op_2_bw="600">
<![CDATA[
entry:287 %tmp_32 = bitconcatenate i608 @_ssdm_op_BitConcatenate.i608.i8.i600, i8 %tmp_31, i600 %or_ln116_7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:288 %and_ln116_4 = and i768 %or_ln116_2, i768 %sext_ln116_3

]]></Node>
<StgValue><ssdm name="and_ln116_4"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="608" op_0_bw="608" op_1_bw="608">
<![CDATA[
entry:289 %and_ln116_9 = and i608 %tmp_32, i608 %trunc_ln116_11

]]></Node>
<StgValue><ssdm name="and_ln116_9"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="608" op_0_bw="608" op_1_bw="608">
<![CDATA[
entry:290 %or_ln116_8 = or i608 %and_ln116_9, i608 %shl_ln116_7

]]></Node>
<StgValue><ssdm name="or_ln116_8"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="160" op_0_bw="160" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:291 %tmp_33 = partselect i160 @_ssdm_op_PartSelect.i160.i768.i32.i32, i768 %and_ln116_4, i32 608, i32 767

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:292 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_4, i32 608, i32 615

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="768" op_0_bw="768" op_1_bw="160" op_2_bw="608">
<![CDATA[
entry:293 %or_ln116_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i160.i608, i160 %tmp_33, i608 %or_ln116_8

]]></Node>
<StgValue><ssdm name="or_ln116_3"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:294 %lshr_ln115_8 = lshr i768 %or_ln116_3, i768 %zext_ln115_4

]]></Node>
<StgValue><ssdm name="lshr_ln115_8"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="768">
<![CDATA[
entry:295 %trunc_ln115_12 = trunc i768 %lshr_ln115_8

]]></Node>
<StgValue><ssdm name="trunc_ln115_12"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="768" op_0_bw="10">
<![CDATA[
entry:297 %zext_ln115_8 = zext i10 %add_ln115_4

]]></Node>
<StgValue><ssdm name="zext_ln115_8"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="616" op_0_bw="10">
<![CDATA[
entry:298 %zext_ln115_18 = zext i10 %add_ln115_4

]]></Node>
<StgValue><ssdm name="zext_ln115_18"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:299 %lshr_ln115_9 = lshr i768 %or_ln116_3, i768 %zext_ln115_8

]]></Node>
<StgValue><ssdm name="lshr_ln115_9"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="768">
<![CDATA[
entry:300 %trunc_ln115_13 = trunc i768 %lshr_ln115_9

]]></Node>
<StgValue><ssdm name="trunc_ln115_13"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:301 %xor_ln115_8 = xor i8 %trunc_ln115_12, i8 %trunc_ln115_13

]]></Node>
<StgValue><ssdm name="xor_ln115_8"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="616" op_0_bw="616" op_1_bw="616">
<![CDATA[
entry:302 %shl_ln115_8 = shl i616 255, i616 %zext_ln115_18

]]></Node>
<StgValue><ssdm name="shl_ln115_8"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="617" op_0_bw="616">
<![CDATA[
entry:303 %zext_ln115_19 = zext i616 %shl_ln115_8

]]></Node>
<StgValue><ssdm name="zext_ln115_19"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="616" op_0_bw="8">
<![CDATA[
entry:304 %zext_ln115_20 = zext i8 %xor_ln115_8

]]></Node>
<StgValue><ssdm name="zext_ln115_20"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="616" op_0_bw="616" op_1_bw="616">
<![CDATA[
entry:305 %shl_ln115_9 = shl i616 %zext_ln115_20, i616 %zext_ln115_18

]]></Node>
<StgValue><ssdm name="shl_ln115_9"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="617" op_0_bw="617" op_1_bw="617">
<![CDATA[
entry:306 %xor_ln115_9 = xor i617 %zext_ln115_19, i617 543885304644369509058138323509727874385503352552480689356230797517213245297512696564902402319594788524942673393916417039714897241756372213155348458256985448390483221335442656288489603071

]]></Node>
<StgValue><ssdm name="xor_ln115_9"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="768" op_0_bw="617">
<![CDATA[
entry:307 %sext_ln115_4 = sext i617 %xor_ln115_9

]]></Node>
<StgValue><ssdm name="sext_ln115_4"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="616" op_0_bw="617">
<![CDATA[
entry:308 %trunc_ln115_14 = trunc i617 %xor_ln115_9

]]></Node>
<StgValue><ssdm name="trunc_ln115_14"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="616" op_0_bw="616" op_1_bw="8" op_2_bw="608">
<![CDATA[
entry:309 %tmp_35 = bitconcatenate i616 @_ssdm_op_BitConcatenate.i616.i8.i608, i8 %tmp_34, i608 %or_ln116_8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:310 %and_ln115_2 = and i768 %or_ln116_3, i768 %sext_ln115_4

]]></Node>
<StgValue><ssdm name="and_ln115_2"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="616" op_0_bw="616" op_1_bw="616">
<![CDATA[
entry:311 %and_ln115_10 = and i616 %tmp_35, i616 %trunc_ln115_14

]]></Node>
<StgValue><ssdm name="and_ln115_10"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="616" op_0_bw="616" op_1_bw="616">
<![CDATA[
entry:312 %or_ln115_9 = or i616 %and_ln115_10, i616 %shl_ln115_9

]]></Node>
<StgValue><ssdm name="or_ln115_9"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="152" op_0_bw="152" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:313 %tmp_36 = partselect i152 @_ssdm_op_PartSelect.i152.i768.i32.i32, i768 %and_ln115_2, i32 616, i32 767

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="768" op_0_bw="768" op_1_bw="152" op_2_bw="616">
<![CDATA[
entry:315 %or_ln115_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i152.i616, i152 %tmp_36, i616 %or_ln115_9

]]></Node>
<StgValue><ssdm name="or_ln115_4"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:316 %lshr_ln115_10 = lshr i768 %or_ln115_4, i768 %zext_ln115_6

]]></Node>
<StgValue><ssdm name="lshr_ln115_10"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="768">
<![CDATA[
entry:317 %trunc_ln115_15 = trunc i768 %lshr_ln115_10

]]></Node>
<StgValue><ssdm name="trunc_ln115_15"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:318 %add_ln115_5 = add i10 %k_idx_read, i10 104

]]></Node>
<StgValue><ssdm name="add_ln115_5"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="768" op_0_bw="10">
<![CDATA[
entry:319 %zext_ln115_10 = zext i10 %add_ln115_5

]]></Node>
<StgValue><ssdm name="zext_ln115_10"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="624" op_0_bw="10">
<![CDATA[
entry:320 %zext_ln115_21 = zext i10 %add_ln115_5

]]></Node>
<StgValue><ssdm name="zext_ln115_21"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:321 %lshr_ln115_11 = lshr i768 %or_ln115_4, i768 %zext_ln115_10

]]></Node>
<StgValue><ssdm name="lshr_ln115_11"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="768">
<![CDATA[
entry:322 %trunc_ln115_16 = trunc i768 %lshr_ln115_11

]]></Node>
<StgValue><ssdm name="trunc_ln115_16"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:323 %xor_ln115_10 = xor i8 %trunc_ln115_16, i8 %trunc_ln115_15

]]></Node>
<StgValue><ssdm name="xor_ln115_10"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="624" op_0_bw="624" op_1_bw="624">
<![CDATA[
entry:324 %shl_ln115_10 = shl i624 255, i624 %zext_ln115_21

]]></Node>
<StgValue><ssdm name="shl_ln115_10"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="625" op_0_bw="624">
<![CDATA[
entry:325 %zext_ln115_22 = zext i624 %shl_ln115_10

]]></Node>
<StgValue><ssdm name="zext_ln115_22"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="624" op_0_bw="8">
<![CDATA[
entry:326 %zext_ln115_23 = zext i8 %xor_ln115_10

]]></Node>
<StgValue><ssdm name="zext_ln115_23"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="624" op_0_bw="624" op_1_bw="624">
<![CDATA[
entry:327 %shl_ln115_11 = shl i624 %zext_ln115_23, i624 %zext_ln115_21

]]></Node>
<StgValue><ssdm name="shl_ln115_11"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="625" op_0_bw="625" op_1_bw="625">
<![CDATA[
entry:328 %xor_ln115_11 = xor i625 %zext_ln115_22, i625 139234637988958594318883410818490335842688858253435056475195084164406590796163250320615014993816265862385324388842602762167013693889631286567769205313788274787963704661873320009853338386431

]]></Node>
<StgValue><ssdm name="xor_ln115_11"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:340 %add_ln116_4 = add i10 %k_idx_read, i10 112

]]></Node>
<StgValue><ssdm name="add_ln116_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:314 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_2, i32 616, i32 623

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="768" op_0_bw="625">
<![CDATA[
entry:329 %sext_ln115_5 = sext i625 %xor_ln115_11

]]></Node>
<StgValue><ssdm name="sext_ln115_5"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="624" op_0_bw="625">
<![CDATA[
entry:330 %trunc_ln115_17 = trunc i625 %xor_ln115_11

]]></Node>
<StgValue><ssdm name="trunc_ln115_17"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="624" op_0_bw="624" op_1_bw="8" op_2_bw="616">
<![CDATA[
entry:331 %tmp_38 = bitconcatenate i624 @_ssdm_op_BitConcatenate.i624.i8.i616, i8 %tmp_37, i616 %or_ln115_9

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:332 %and_ln115_5 = and i768 %or_ln115_4, i768 %sext_ln115_5

]]></Node>
<StgValue><ssdm name="and_ln115_5"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="624" op_0_bw="624" op_1_bw="624">
<![CDATA[
entry:333 %and_ln115_11 = and i624 %tmp_38, i624 %trunc_ln115_17

]]></Node>
<StgValue><ssdm name="and_ln115_11"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="624" op_0_bw="624" op_1_bw="624">
<![CDATA[
entry:334 %or_ln115_10 = or i624 %and_ln115_11, i624 %shl_ln115_11

]]></Node>
<StgValue><ssdm name="or_ln115_10"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="144" op_0_bw="144" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:335 %tmp_39 = partselect i144 @_ssdm_op_PartSelect.i144.i768.i32.i32, i768 %and_ln115_5, i32 624, i32 767

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:336 %tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln115_5, i32 624, i32 631

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="768" op_0_bw="768" op_1_bw="144" op_2_bw="624">
<![CDATA[
entry:337 %or_ln115_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i144.i624, i144 %tmp_39, i624 %or_ln115_10

]]></Node>
<StgValue><ssdm name="or_ln115_5"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:338 %lshr_ln116_8 = lshr i768 %or_ln115_5, i768 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="lshr_ln116_8"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="768">
<![CDATA[
entry:339 %trunc_ln116_12 = trunc i768 %lshr_ln116_8

]]></Node>
<StgValue><ssdm name="trunc_ln116_12"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="768" op_0_bw="10">
<![CDATA[
entry:341 %zext_ln116_8 = zext i10 %add_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_8"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="632" op_0_bw="10">
<![CDATA[
entry:342 %zext_ln116_18 = zext i10 %add_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_18"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:343 %lshr_ln116_9 = lshr i768 %or_ln115_5, i768 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="lshr_ln116_9"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="768">
<![CDATA[
entry:344 %trunc_ln116_13 = trunc i768 %lshr_ln116_9

]]></Node>
<StgValue><ssdm name="trunc_ln116_13"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:345 %xor_ln116_8 = xor i8 %trunc_ln116_13, i8 %trunc_ln116_12

]]></Node>
<StgValue><ssdm name="xor_ln116_8"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="632" op_0_bw="632" op_1_bw="632">
<![CDATA[
entry:346 %shl_ln116_8 = shl i632 255, i632 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="shl_ln116_8"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="633" op_0_bw="632">
<![CDATA[
entry:347 %zext_ln116_19 = zext i632 %shl_ln116_8

]]></Node>
<StgValue><ssdm name="zext_ln116_19"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="632" op_0_bw="8">
<![CDATA[
entry:348 %zext_ln116_20 = zext i8 %xor_ln116_8

]]></Node>
<StgValue><ssdm name="zext_ln116_20"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="632" op_0_bw="632" op_1_bw="632">
<![CDATA[
entry:349 %shl_ln116_9 = shl i632 %zext_ln116_20, i632 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="shl_ln116_9"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="633" op_0_bw="633" op_1_bw="633">
<![CDATA[
entry:350 %xor_ln116_9 = xor i633 %zext_ln116_19, i633 35644067325173400145634153169533525975728347712879374457649941546088087243817792082077443838416964060770643043543706307114755505635745609361348916560329798345718708393439569922522454626926591

]]></Node>
<StgValue><ssdm name="xor_ln116_9"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="768" op_0_bw="633">
<![CDATA[
entry:351 %sext_ln116_4 = sext i633 %xor_ln116_9

]]></Node>
<StgValue><ssdm name="sext_ln116_4"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="632" op_0_bw="633">
<![CDATA[
entry:352 %trunc_ln116_14 = trunc i633 %xor_ln116_9

]]></Node>
<StgValue><ssdm name="trunc_ln116_14"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="632" op_0_bw="632" op_1_bw="8" op_2_bw="624">
<![CDATA[
entry:353 %tmp_41 = bitconcatenate i632 @_ssdm_op_BitConcatenate.i632.i8.i624, i8 %tmp_40, i624 %or_ln115_10

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:354 %and_ln116_2 = and i768 %or_ln115_5, i768 %sext_ln116_4

]]></Node>
<StgValue><ssdm name="and_ln116_2"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="632" op_0_bw="632" op_1_bw="632">
<![CDATA[
entry:355 %and_ln116_10 = and i632 %tmp_41, i632 %trunc_ln116_14

]]></Node>
<StgValue><ssdm name="and_ln116_10"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="632" op_0_bw="632" op_1_bw="632">
<![CDATA[
entry:356 %or_ln116_9 = or i632 %and_ln116_10, i632 %shl_ln116_9

]]></Node>
<StgValue><ssdm name="or_ln116_9"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="136" op_0_bw="136" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:357 %tmp_42 = partselect i136 @_ssdm_op_PartSelect.i136.i768.i32.i32, i768 %and_ln116_2, i32 632, i32 767

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="768" op_0_bw="768" op_1_bw="136" op_2_bw="632">
<![CDATA[
entry:359 %or_ln116_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i136.i632, i136 %tmp_42, i632 %or_ln116_9

]]></Node>
<StgValue><ssdm name="or_ln116_4"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:360 %lshr_ln116_10 = lshr i768 %or_ln116_4, i768 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="lshr_ln116_10"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="768">
<![CDATA[
entry:361 %trunc_ln116_15 = trunc i768 %lshr_ln116_10

]]></Node>
<StgValue><ssdm name="trunc_ln116_15"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:362 %add_ln116_5 = add i10 %k_idx_read, i10 120

]]></Node>
<StgValue><ssdm name="add_ln116_5"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="768" op_0_bw="10">
<![CDATA[
entry:363 %zext_ln116_10 = zext i10 %add_ln116_5

]]></Node>
<StgValue><ssdm name="zext_ln116_10"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="640" op_0_bw="10">
<![CDATA[
entry:364 %zext_ln116_21 = zext i10 %add_ln116_5

]]></Node>
<StgValue><ssdm name="zext_ln116_21"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:365 %lshr_ln116_11 = lshr i768 %or_ln116_4, i768 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="lshr_ln116_11"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="768">
<![CDATA[
entry:366 %trunc_ln116_16 = trunc i768 %lshr_ln116_11

]]></Node>
<StgValue><ssdm name="trunc_ln116_16"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:367 %xor_ln116_10 = xor i8 %trunc_ln116_16, i8 %trunc_ln116_15

]]></Node>
<StgValue><ssdm name="xor_ln116_10"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="640" op_0_bw="8">
<![CDATA[
entry:370 %zext_ln116_23 = zext i8 %xor_ln116_10

]]></Node>
<StgValue><ssdm name="zext_ln116_23"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
entry:371 %shl_ln116_11 = shl i640 %zext_ln116_23, i640 %zext_ln116_21

]]></Node>
<StgValue><ssdm name="shl_ln116_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:358 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_2, i32 632, i32 639

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
entry:368 %shl_ln116_10 = shl i640 255, i640 %zext_ln116_21

]]></Node>
<StgValue><ssdm name="shl_ln116_10"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="641" op_0_bw="640">
<![CDATA[
entry:369 %zext_ln116_22 = zext i640 %shl_ln116_10

]]></Node>
<StgValue><ssdm name="zext_ln116_22"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="641" op_0_bw="641" op_1_bw="641">
<![CDATA[
entry:372 %xor_ln116_11 = xor i641 %zext_ln116_22, i641 9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551

]]></Node>
<StgValue><ssdm name="xor_ln116_11"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="768" op_0_bw="641">
<![CDATA[
entry:373 %sext_ln116_5 = sext i641 %xor_ln116_11

]]></Node>
<StgValue><ssdm name="sext_ln116_5"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="640" op_0_bw="641">
<![CDATA[
entry:374 %trunc_ln116_17 = trunc i641 %xor_ln116_11

]]></Node>
<StgValue><ssdm name="trunc_ln116_17"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="640" op_0_bw="640" op_1_bw="8" op_2_bw="632">
<![CDATA[
entry:375 %tmp_44 = bitconcatenate i640 @_ssdm_op_BitConcatenate.i640.i8.i632, i8 %tmp_43, i632 %or_ln116_9

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:376 %and_ln116_5 = and i768 %or_ln116_4, i768 %sext_ln116_5

]]></Node>
<StgValue><ssdm name="and_ln116_5"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
entry:377 %and_ln116_11 = and i640 %tmp_44, i640 %trunc_ln116_17

]]></Node>
<StgValue><ssdm name="and_ln116_11"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
entry:378 %or_ln116_10 = or i640 %and_ln116_11, i640 %shl_ln116_11

]]></Node>
<StgValue><ssdm name="or_ln116_10"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="128" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:379 %tmp_45 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln116_5, i32 640, i32 767

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="768" op_0_bw="768" op_1_bw="128" op_2_bw="640">
<![CDATA[
entry:381 %or_ln116_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i640, i128 %tmp_45, i640 %or_ln116_10

]]></Node>
<StgValue><ssdm name="or_ln116_5"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:382 %lshr_ln117 = lshr i768 %or_ln116_5, i768 %zext_ln115_8

]]></Node>
<StgValue><ssdm name="lshr_ln117"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="768">
<![CDATA[
entry:383 %trunc_ln117 = trunc i768 %lshr_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="8">
<![CDATA[
entry:384 %zext_ln117 = zext i8 %trunc_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:385 %sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8">
<![CDATA[
entry:386 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:387 %add_ln117 = add i10 %k_idx_read, i10 128

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:380 %tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln116_5, i32 640, i32 647

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8">
<![CDATA[
entry:386 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="768" op_0_bw="10">
<![CDATA[
entry:388 %zext_ln117_1 = zext i10 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="648" op_0_bw="10">
<![CDATA[
entry:389 %zext_ln117_2 = zext i10 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:390 %lshr_ln117_1 = lshr i768 %or_ln116_5, i768 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="lshr_ln117_1"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="768">
<![CDATA[
entry:391 %trunc_ln117_1 = trunc i768 %lshr_ln117_1

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:392 %xor_ln117 = xor i8 %sbox_load_4, i8 %trunc_ln117_1

]]></Node>
<StgValue><ssdm name="xor_ln117"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
entry:393 %shl_ln117 = shl i648 255, i648 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="shl_ln117"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="649" op_0_bw="648">
<![CDATA[
entry:394 %zext_ln117_3 = zext i648 %shl_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_3"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="648" op_0_bw="8">
<![CDATA[
entry:395 %zext_ln117_4 = zext i8 %xor_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_4"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
entry:396 %shl_ln117_1 = shl i648 %zext_ln117_4, i648 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="shl_ln117_1"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="649" op_0_bw="649" op_1_bw="649">
<![CDATA[
entry:397 %xor_ln117_1 = xor i649 %zext_ln117_3, i649 2335969596222563951944279862118549158345332995711262684456546569164428885610842821891027359394494156686664862501680336543072616817344224255105362595697773664385021273272455654442431586430261133311

]]></Node>
<StgValue><ssdm name="xor_ln117_1"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="768" op_0_bw="649">
<![CDATA[
entry:398 %sext_ln117 = sext i649 %xor_ln117_1

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="648" op_0_bw="649">
<![CDATA[
entry:399 %trunc_ln117_2 = trunc i649 %xor_ln117_1

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="648" op_0_bw="648" op_1_bw="8" op_2_bw="640">
<![CDATA[
entry:400 %tmp_47 = bitconcatenate i648 @_ssdm_op_BitConcatenate.i648.i8.i640, i8 %tmp_46, i640 %or_ln116_10

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:401 %and_ln117 = and i768 %or_ln116_5, i768 %sext_ln117

]]></Node>
<StgValue><ssdm name="and_ln117"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
entry:402 %and_ln117_1 = and i648 %tmp_47, i648 %trunc_ln117_2

]]></Node>
<StgValue><ssdm name="and_ln117_1"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="648" op_0_bw="648" op_1_bw="648">
<![CDATA[
entry:403 %or_ln117 = or i648 %and_ln117_1, i648 %shl_ln117_1

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="120" op_0_bw="120" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:404 %tmp_48 = partselect i120 @_ssdm_op_PartSelect.i120.i768.i32.i32, i768 %and_ln117, i32 648, i32 767

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="768" op_0_bw="768" op_1_bw="120" op_2_bw="648">
<![CDATA[
entry:406 %or_ln6 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i120.i648, i120 %tmp_48, i648 %or_ln117

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:407 %lshr_ln118 = lshr i768 %or_ln6, i768 %zext_ln115_10

]]></Node>
<StgValue><ssdm name="lshr_ln118"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="768">
<![CDATA[
entry:408 %trunc_ln118 = trunc i768 %lshr_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="8">
<![CDATA[
entry:409 %zext_ln118 = zext i8 %trunc_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:410 %sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8">
<![CDATA[
entry:411 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:412 %add_ln118 = add i10 %k_idx_read, i10 136

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:405 %tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln117, i32 648, i32 655

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8">
<![CDATA[
entry:411 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="768" op_0_bw="10">
<![CDATA[
entry:413 %zext_ln118_1 = zext i10 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="656" op_0_bw="10">
<![CDATA[
entry:414 %zext_ln118_2 = zext i10 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:415 %lshr_ln118_1 = lshr i768 %or_ln6, i768 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="lshr_ln118_1"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="768">
<![CDATA[
entry:416 %trunc_ln118_1 = trunc i768 %lshr_ln118_1

]]></Node>
<StgValue><ssdm name="trunc_ln118_1"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:417 %xor_ln118 = xor i8 %sbox_load_5, i8 %trunc_ln118_1

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
entry:418 %shl_ln118 = shl i656 255, i656 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="shl_ln118"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="657" op_0_bw="656">
<![CDATA[
entry:419 %zext_ln118_3 = zext i656 %shl_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="656" op_0_bw="8">
<![CDATA[
entry:420 %zext_ln118_4 = zext i8 %xor_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
entry:421 %shl_ln118_1 = shl i656 %zext_ln118_4, i656 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="shl_ln118_1"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="657" op_0_bw="657" op_1_bw="657">
<![CDATA[
entry:422 %xor_ln118_1 = xor i657 %zext_ln118_3, i657 598008216632976371697735644702348584536405246902083247220875921706093794716375762404103004004990504111786204800430166155026589905240121409306972824498630058082565445957748647537262486126146850127871

]]></Node>
<StgValue><ssdm name="xor_ln118_1"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="768" op_0_bw="657">
<![CDATA[
entry:423 %sext_ln118 = sext i657 %xor_ln118_1

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="656" op_0_bw="657">
<![CDATA[
entry:424 %trunc_ln118_2 = trunc i657 %xor_ln118_1

]]></Node>
<StgValue><ssdm name="trunc_ln118_2"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="656" op_0_bw="656" op_1_bw="8" op_2_bw="648">
<![CDATA[
entry:425 %tmp_50 = bitconcatenate i656 @_ssdm_op_BitConcatenate.i656.i8.i648, i8 %tmp_49, i648 %or_ln117

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:426 %and_ln118 = and i768 %or_ln6, i768 %sext_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
entry:427 %and_ln118_1 = and i656 %tmp_50, i656 %trunc_ln118_2

]]></Node>
<StgValue><ssdm name="and_ln118_1"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="656" op_0_bw="656" op_1_bw="656">
<![CDATA[
entry:428 %or_ln118 = or i656 %and_ln118_1, i656 %shl_ln118_1

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="112" op_0_bw="112" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:429 %tmp_51 = partselect i112 @_ssdm_op_PartSelect.i112.i768.i32.i32, i768 %and_ln118, i32 656, i32 767

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="768" op_0_bw="768" op_1_bw="112" op_2_bw="656">
<![CDATA[
entry:431 %or_ln7 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i112.i656, i112 %tmp_51, i656 %or_ln118

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:432 %lshr_ln119 = lshr i768 %or_ln7, i768 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="lshr_ln119"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="768">
<![CDATA[
entry:433 %trunc_ln119 = trunc i768 %lshr_ln119

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
entry:434 %zext_ln119 = zext i8 %trunc_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:435 %sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8">
<![CDATA[
entry:436 %sbox_load_6 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:437 %add_ln119 = add i10 %k_idx_read, i10 144

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:430 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln118, i32 656, i32 663

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8">
<![CDATA[
entry:436 %sbox_load_6 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="768" op_0_bw="10">
<![CDATA[
entry:438 %zext_ln119_1 = zext i10 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="664" op_0_bw="10">
<![CDATA[
entry:439 %zext_ln119_2 = zext i10 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:440 %lshr_ln119_1 = lshr i768 %or_ln7, i768 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="lshr_ln119_1"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="768">
<![CDATA[
entry:441 %trunc_ln119_1 = trunc i768 %lshr_ln119_1

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:442 %xor_ln119 = xor i8 %sbox_load_6, i8 %trunc_ln119_1

]]></Node>
<StgValue><ssdm name="xor_ln119"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
entry:443 %shl_ln119 = shl i664 255, i664 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="shl_ln119"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="665" op_0_bw="664">
<![CDATA[
entry:444 %zext_ln119_3 = zext i664 %shl_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_3"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="664" op_0_bw="8">
<![CDATA[
entry:445 %zext_ln119_4 = zext i8 %xor_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119_4"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
entry:446 %shl_ln119_1 = shl i664 %zext_ln119_4, i664 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="shl_ln119_1"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="665" op_0_bw="665" op_1_bw="665">
<![CDATA[
entry:447 %xor_ln119_1 = xor i665 %zext_ln119_3, i665 153090103458041951154620325043801237641319743206933311288544235956760011447392195175450369025277569052617268428910122535686807015741471080782585043071649294869136754165183653769539196448293593632735231

]]></Node>
<StgValue><ssdm name="xor_ln119_1"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="768" op_0_bw="665">
<![CDATA[
entry:448 %sext_ln119 = sext i665 %xor_ln119_1

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="664" op_0_bw="665">
<![CDATA[
entry:449 %trunc_ln119_2 = trunc i665 %xor_ln119_1

]]></Node>
<StgValue><ssdm name="trunc_ln119_2"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="664" op_0_bw="664" op_1_bw="8" op_2_bw="656">
<![CDATA[
entry:450 %tmp_53 = bitconcatenate i664 @_ssdm_op_BitConcatenate.i664.i8.i656, i8 %tmp_52, i656 %or_ln118

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:451 %and_ln119 = and i768 %or_ln7, i768 %sext_ln119

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
entry:452 %and_ln119_1 = and i664 %tmp_53, i664 %trunc_ln119_2

]]></Node>
<StgValue><ssdm name="and_ln119_1"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="664" op_0_bw="664" op_1_bw="664">
<![CDATA[
entry:453 %or_ln119 = or i664 %and_ln119_1, i664 %shl_ln119_1

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="104" op_0_bw="104" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:454 %tmp_54 = partselect i104 @_ssdm_op_PartSelect.i104.i768.i32.i32, i768 %and_ln119, i32 664, i32 767

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="768" op_0_bw="768" op_1_bw="104" op_2_bw="664">
<![CDATA[
entry:456 %or_ln8 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i104.i664, i104 %tmp_54, i664 %or_ln119

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:457 %lshr_ln120 = lshr i768 %or_ln8, i768 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="lshr_ln120"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="768">
<![CDATA[
entry:458 %trunc_ln120 = trunc i768 %lshr_ln120

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="8">
<![CDATA[
entry:459 %zext_ln120 = zext i8 %trunc_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:460 %sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8">
<![CDATA[
entry:461 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:462 %add_ln120 = add i10 %k_idx_read, i10 152

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="495" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:455 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln119, i32 664, i32 671

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8">
<![CDATA[
entry:461 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="768" op_0_bw="10">
<![CDATA[
entry:463 %zext_ln120_1 = zext i10 %add_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="672" op_0_bw="10">
<![CDATA[
entry:464 %zext_ln120_2 = zext i10 %add_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:465 %lshr_ln120_1 = lshr i768 %or_ln8, i768 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="lshr_ln120_1"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="768">
<![CDATA[
entry:466 %trunc_ln120_1 = trunc i768 %lshr_ln120_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:467 %xor_ln120 = xor i8 %sbox_load_7, i8 %trunc_ln120_1

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
entry:468 %shl_ln120 = shl i672 255, i672 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="shl_ln120"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="673" op_0_bw="672">
<![CDATA[
entry:469 %zext_ln120_3 = zext i672 %shl_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="672" op_0_bw="8">
<![CDATA[
entry:470 %zext_ln120_4 = zext i8 %xor_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_4"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
entry:471 %shl_ln120_1 = shl i672 %zext_ln120_4, i672 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="shl_ln120_1"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="673" op_0_bw="673" op_1_bw="673">
<![CDATA[
entry:472 %xor_ln120_1 = xor i673 %zext_ln120_3, i673 39191066485258739495582803211213116836177854260974927689867324404930562930532401964915294470471057677470020717800991369135822596029816596680341771026342219486499009066287015365002034290763159969980219391

]]></Node>
<StgValue><ssdm name="xor_ln120_1"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="768" op_0_bw="673">
<![CDATA[
entry:473 %sext_ln120 = sext i673 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="672" op_0_bw="673">
<![CDATA[
entry:474 %trunc_ln120_2 = trunc i673 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_2"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="672" op_0_bw="672" op_1_bw="8" op_2_bw="664">
<![CDATA[
entry:475 %tmp_56 = bitconcatenate i672 @_ssdm_op_BitConcatenate.i672.i8.i664, i8 %tmp_55, i664 %or_ln119

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:476 %and_ln120 = and i768 %or_ln8, i768 %sext_ln120

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
entry:477 %and_ln120_1 = and i672 %tmp_56, i672 %trunc_ln120_2

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="672" op_0_bw="672" op_1_bw="672">
<![CDATA[
entry:478 %or_ln120 = or i672 %and_ln120_1, i672 %shl_ln120_1

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="96" op_0_bw="96" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:479 %tmp_57 = partselect i96 @_ssdm_op_PartSelect.i96.i768.i32.i32, i768 %and_ln120, i32 672, i32 767

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="768" op_0_bw="768" op_1_bw="96" op_2_bw="672">
<![CDATA[
entry:481 %or_ln9 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i96.i672, i96 %tmp_57, i672 %or_ln120

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:482 %lshr_ln122 = lshr i768 %or_ln9, i768 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="lshr_ln122"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="768">
<![CDATA[
entry:483 %trunc_ln122 = trunc i768 %lshr_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:484 %add_ln122 = add i10 %k_idx_read, i10 160

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="768" op_0_bw="10">
<![CDATA[
entry:485 %zext_ln122 = zext i10 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="680" op_0_bw="10">
<![CDATA[
entry:486 %zext_ln122_1 = zext i10 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:487 %lshr_ln122_1 = lshr i768 %or_ln9, i768 %zext_ln122

]]></Node>
<StgValue><ssdm name="lshr_ln122_1"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="768">
<![CDATA[
entry:488 %trunc_ln122_1 = trunc i768 %lshr_ln122_1

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:489 %xor_ln122 = xor i8 %trunc_ln122, i8 %trunc_ln122_1

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="680" op_0_bw="680" op_1_bw="680">
<![CDATA[
entry:490 %shl_ln122 = shl i680 255, i680 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="shl_ln122"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="681" op_0_bw="680">
<![CDATA[
entry:491 %zext_ln122_3 = zext i680 %shl_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_3"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="680" op_0_bw="8">
<![CDATA[
entry:492 %zext_ln122_5 = zext i8 %xor_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_5"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="680" op_0_bw="680" op_1_bw="680">
<![CDATA[
entry:493 %shl_ln122_1 = shl i680 %zext_ln122_5, i680 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="shl_ln122_1"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="681" op_0_bw="681" op_1_bw="681">
<![CDATA[
entry:494 %xor_ln122_1 = xor i681 %zext_ln122_3, i681 10032913020226237310869197622070557910061530690809581488606035047662224110216294903018315384440590765432325303757053790498770584583633048750167493382743608188543746320969475933440520778435368952314936164351

]]></Node>
<StgValue><ssdm name="xor_ln122_1"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:506 %add_ln122_1 = add i10 %k_idx_read, i10 168

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="529" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:480 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln120, i32 672, i32 679

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="768" op_0_bw="681">
<![CDATA[
entry:495 %sext_ln122 = sext i681 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="680" op_0_bw="681">
<![CDATA[
entry:496 %trunc_ln122_2 = trunc i681 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="trunc_ln122_2"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="680" op_0_bw="680" op_1_bw="8" op_2_bw="672">
<![CDATA[
entry:497 %tmp_59 = bitconcatenate i680 @_ssdm_op_BitConcatenate.i680.i8.i672, i8 %tmp_58, i672 %or_ln120

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:498 %and_ln122 = and i768 %or_ln9, i768 %sext_ln122

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="680" op_0_bw="680" op_1_bw="680">
<![CDATA[
entry:499 %and_ln122_6 = and i680 %tmp_59, i680 %trunc_ln122_2

]]></Node>
<StgValue><ssdm name="and_ln122_6"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="680" op_0_bw="680" op_1_bw="680">
<![CDATA[
entry:500 %or_ln122_6 = or i680 %and_ln122_6, i680 %shl_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122_6"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="88" op_0_bw="88" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:501 %tmp_60 = partselect i88 @_ssdm_op_PartSelect.i88.i768.i32.i32, i768 %and_ln122, i32 680, i32 767

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:502 %tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122, i32 680, i32 687

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="768" op_0_bw="768" op_1_bw="88" op_2_bw="680">
<![CDATA[
entry:503 %or_ln10 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i88.i680, i88 %tmp_60, i680 %or_ln122_6

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:504 %lshr_ln122_2 = lshr i768 %or_ln10, i768 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="lshr_ln122_2"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="768">
<![CDATA[
entry:505 %trunc_ln122_3 = trunc i768 %lshr_ln122_2

]]></Node>
<StgValue><ssdm name="trunc_ln122_3"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="768" op_0_bw="10">
<![CDATA[
entry:507 %zext_ln122_2 = zext i10 %add_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122_2"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="688" op_0_bw="10">
<![CDATA[
entry:508 %zext_ln122_7 = zext i10 %add_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122_7"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:509 %lshr_ln122_3 = lshr i768 %or_ln10, i768 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="lshr_ln122_3"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="768">
<![CDATA[
entry:510 %trunc_ln122_4 = trunc i768 %lshr_ln122_3

]]></Node>
<StgValue><ssdm name="trunc_ln122_4"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:511 %xor_ln122_2 = xor i8 %trunc_ln122_4, i8 %trunc_ln122_3

]]></Node>
<StgValue><ssdm name="xor_ln122_2"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="688" op_0_bw="688" op_1_bw="688">
<![CDATA[
entry:512 %shl_ln122_2 = shl i688 255, i688 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="shl_ln122_2"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="689" op_0_bw="688">
<![CDATA[
entry:513 %zext_ln122_8 = zext i688 %shl_ln122_2

]]></Node>
<StgValue><ssdm name="zext_ln122_8"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="688" op_0_bw="8">
<![CDATA[
entry:514 %zext_ln122_9 = zext i8 %xor_ln122_2

]]></Node>
<StgValue><ssdm name="zext_ln122_9"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="688" op_0_bw="688" op_1_bw="688">
<![CDATA[
entry:515 %shl_ln122_3 = shl i688 %zext_ln122_9, i688 %zext_ln122_7

]]></Node>
<StgValue><ssdm name="shl_ln122_3"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="689" op_0_bw="689" op_1_bw="689">
<![CDATA[
entry:516 %xor_ln122_3 = xor i689 %zext_ln122_8, i689 2568425733177916751582514591250062824975751856847252861083144972201529372215371495172688738416791235950675277761805770367685269653410060480042878305982363696267199058168185838960773319279454451792623658074111

]]></Node>
<StgValue><ssdm name="xor_ln122_3"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="768" op_0_bw="689">
<![CDATA[
entry:517 %sext_ln122_1 = sext i689 %xor_ln122_3

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="688" op_0_bw="689">
<![CDATA[
entry:518 %trunc_ln122_5 = trunc i689 %xor_ln122_3

]]></Node>
<StgValue><ssdm name="trunc_ln122_5"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="688" op_0_bw="688" op_1_bw="8" op_2_bw="680">
<![CDATA[
entry:519 %tmp_62 = bitconcatenate i688 @_ssdm_op_BitConcatenate.i688.i8.i680, i8 %tmp_61, i680 %or_ln122_6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:520 %and_ln122_1 = and i768 %or_ln10, i768 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122_1"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="688" op_0_bw="688" op_1_bw="688">
<![CDATA[
entry:521 %and_ln122_7 = and i688 %tmp_62, i688 %trunc_ln122_5

]]></Node>
<StgValue><ssdm name="and_ln122_7"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="688" op_0_bw="688" op_1_bw="688">
<![CDATA[
entry:522 %or_ln122 = or i688 %and_ln122_7, i688 %shl_ln122_3

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="80" op_0_bw="80" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:523 %tmp_63 = partselect i80 @_ssdm_op_PartSelect.i80.i768.i32.i32, i768 %and_ln122_1, i32 688, i32 767

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="768" op_0_bw="768" op_1_bw="80" op_2_bw="688">
<![CDATA[
entry:525 %or_ln122_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i80.i688, i80 %tmp_63, i688 %or_ln122

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:526 %lshr_ln123 = lshr i768 %or_ln122_1, i768 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="lshr_ln123"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="768">
<![CDATA[
entry:527 %trunc_ln123 = trunc i768 %lshr_ln123

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:528 %add_ln123 = add i10 %k_idx_read, i10 176

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="768" op_0_bw="10">
<![CDATA[
entry:529 %zext_ln123 = zext i10 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="696" op_0_bw="10">
<![CDATA[
entry:530 %zext_ln123_1 = zext i10 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:531 %lshr_ln123_1 = lshr i768 %or_ln122_1, i768 %zext_ln123

]]></Node>
<StgValue><ssdm name="lshr_ln123_1"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="768">
<![CDATA[
entry:532 %trunc_ln123_1 = trunc i768 %lshr_ln123_1

]]></Node>
<StgValue><ssdm name="trunc_ln123_1"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:533 %xor_ln123 = xor i8 %trunc_ln123_1, i8 %trunc_ln123

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="696" op_0_bw="696" op_1_bw="696">
<![CDATA[
entry:534 %shl_ln123 = shl i696 255, i696 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="shl_ln123"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="697" op_0_bw="696">
<![CDATA[
entry:535 %zext_ln123_3 = zext i696 %shl_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_3"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="696" op_0_bw="8">
<![CDATA[
entry:536 %zext_ln123_5 = zext i8 %xor_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_5"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="696" op_0_bw="696" op_1_bw="696">
<![CDATA[
entry:537 %shl_ln123_1 = shl i696 %zext_ln123_5, i696 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="shl_ln123_1"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="697" op_0_bw="697" op_1_bw="697">
<![CDATA[
entry:538 %xor_ln123_1 = xor i697 %zext_ln123_3, i697 657516987693546688405123735360016083193792475352896732437285112883591519287135102764208317034698556403372871107022277214127429031272975482890976846331485106244402958891055574773957969735540339658911656466972671

]]></Node>
<StgValue><ssdm name="xor_ln123_1"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:550 %add_ln123_1 = add i10 %k_idx_read, i10 184

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="573" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:524 %tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_1, i32 688, i32 695

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="768" op_0_bw="697">
<![CDATA[
entry:539 %sext_ln123 = sext i697 %xor_ln123_1

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="696" op_0_bw="697">
<![CDATA[
entry:540 %trunc_ln123_2 = trunc i697 %xor_ln123_1

]]></Node>
<StgValue><ssdm name="trunc_ln123_2"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="696" op_0_bw="696" op_1_bw="8" op_2_bw="688">
<![CDATA[
entry:541 %tmp_65 = bitconcatenate i696 @_ssdm_op_BitConcatenate.i696.i8.i688, i8 %tmp_64, i688 %or_ln122

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:542 %and_ln123 = and i768 %or_ln122_1, i768 %sext_ln123

]]></Node>
<StgValue><ssdm name="and_ln123"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="696" op_0_bw="696" op_1_bw="696">
<![CDATA[
entry:543 %and_ln123_6 = and i696 %tmp_65, i696 %trunc_ln123_2

]]></Node>
<StgValue><ssdm name="and_ln123_6"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="696" op_0_bw="696" op_1_bw="696">
<![CDATA[
entry:544 %or_ln123_6 = or i696 %and_ln123_6, i696 %shl_ln123_1

]]></Node>
<StgValue><ssdm name="or_ln123_6"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="72" op_0_bw="72" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:545 %tmp_66 = partselect i72 @_ssdm_op_PartSelect.i72.i768.i32.i32, i768 %and_ln123, i32 696, i32 767

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:546 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123, i32 696, i32 703

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="768" op_0_bw="768" op_1_bw="72" op_2_bw="696">
<![CDATA[
entry:547 %or_ln11 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i72.i696, i72 %tmp_66, i696 %or_ln123_6

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:548 %lshr_ln123_2 = lshr i768 %or_ln11, i768 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="lshr_ln123_2"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="768">
<![CDATA[
entry:549 %trunc_ln123_3 = trunc i768 %lshr_ln123_2

]]></Node>
<StgValue><ssdm name="trunc_ln123_3"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="768" op_0_bw="10">
<![CDATA[
entry:551 %zext_ln123_2 = zext i10 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="704" op_0_bw="10">
<![CDATA[
entry:552 %zext_ln123_7 = zext i10 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_7"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:553 %lshr_ln123_3 = lshr i768 %or_ln11, i768 %zext_ln123_2

]]></Node>
<StgValue><ssdm name="lshr_ln123_3"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="768">
<![CDATA[
entry:554 %trunc_ln123_4 = trunc i768 %lshr_ln123_3

]]></Node>
<StgValue><ssdm name="trunc_ln123_4"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:555 %xor_ln123_2 = xor i8 %trunc_ln123_4, i8 %trunc_ln123_3

]]></Node>
<StgValue><ssdm name="xor_ln123_2"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="704" op_0_bw="704" op_1_bw="704">
<![CDATA[
entry:556 %shl_ln123_2 = shl i704 255, i704 %zext_ln123_7

]]></Node>
<StgValue><ssdm name="shl_ln123_2"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="705" op_0_bw="704">
<![CDATA[
entry:557 %zext_ln123_8 = zext i704 %shl_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123_8"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="704" op_0_bw="8">
<![CDATA[
entry:558 %zext_ln123_10 = zext i8 %xor_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123_10"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="704" op_0_bw="704" op_1_bw="704">
<![CDATA[
entry:559 %shl_ln123_3 = shl i704 %zext_ln123_10, i704 %zext_ln123_7

]]></Node>
<StgValue><ssdm name="shl_ln123_3"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="705" op_0_bw="705" op_1_bw="705">
<![CDATA[
entry:560 %xor_ln123_3 = xor i705 %zext_ln123_8, i705 168324348849547952231711676252164117297610873690341563503944988898199428937506586307637329160882830439263455003397702966816621832005881723620090072660860187198567157476110227142133240252298326952681384055545004031

]]></Node>
<StgValue><ssdm name="xor_ln123_3"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="768" op_0_bw="705">
<![CDATA[
entry:561 %sext_ln123_1 = sext i705 %xor_ln123_3

]]></Node>
<StgValue><ssdm name="sext_ln123_1"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="704" op_0_bw="705">
<![CDATA[
entry:562 %trunc_ln123_5 = trunc i705 %xor_ln123_3

]]></Node>
<StgValue><ssdm name="trunc_ln123_5"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="704" op_0_bw="704" op_1_bw="8" op_2_bw="696">
<![CDATA[
entry:563 %tmp_68 = bitconcatenate i704 @_ssdm_op_BitConcatenate.i704.i8.i696, i8 %tmp_67, i696 %or_ln123_6

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:564 %and_ln123_1 = and i768 %or_ln11, i768 %sext_ln123_1

]]></Node>
<StgValue><ssdm name="and_ln123_1"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="704" op_0_bw="704" op_1_bw="704">
<![CDATA[
entry:565 %and_ln123_7 = and i704 %tmp_68, i704 %trunc_ln123_5

]]></Node>
<StgValue><ssdm name="and_ln123_7"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="704" op_0_bw="704" op_1_bw="704">
<![CDATA[
entry:566 %or_ln123 = or i704 %and_ln123_7, i704 %shl_ln123_3

]]></Node>
<StgValue><ssdm name="or_ln123"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:567 %tmp_69 = partselect i64 @_ssdm_op_PartSelect.i64.i768.i32.i32, i768 %and_ln123_1, i32 704, i32 767

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="768" op_0_bw="768" op_1_bw="64" op_2_bw="704">
<![CDATA[
entry:569 %or_ln123_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i64.i704, i64 %tmp_69, i704 %or_ln123

]]></Node>
<StgValue><ssdm name="or_ln123_1"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:570 %lshr_ln122_4 = lshr i768 %or_ln123_1, i768 %zext_ln122

]]></Node>
<StgValue><ssdm name="lshr_ln122_4"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="768">
<![CDATA[
entry:571 %trunc_ln122_6 = trunc i768 %lshr_ln122_4

]]></Node>
<StgValue><ssdm name="trunc_ln122_6"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:572 %add_ln122_2 = add i10 %k_idx_read, i10 192

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="768" op_0_bw="10">
<![CDATA[
entry:573 %zext_ln122_4 = zext i10 %add_ln122_2

]]></Node>
<StgValue><ssdm name="zext_ln122_4"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="712" op_0_bw="10">
<![CDATA[
entry:574 %zext_ln122_10 = zext i10 %add_ln122_2

]]></Node>
<StgValue><ssdm name="zext_ln122_10"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:575 %lshr_ln122_5 = lshr i768 %or_ln123_1, i768 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="lshr_ln122_5"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="768">
<![CDATA[
entry:576 %trunc_ln122_7 = trunc i768 %lshr_ln122_5

]]></Node>
<StgValue><ssdm name="trunc_ln122_7"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:577 %xor_ln122_4 = xor i8 %trunc_ln122_6, i8 %trunc_ln122_7

]]></Node>
<StgValue><ssdm name="xor_ln122_4"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="712" op_0_bw="712" op_1_bw="712">
<![CDATA[
entry:578 %shl_ln122_4 = shl i712 255, i712 %zext_ln122_10

]]></Node>
<StgValue><ssdm name="shl_ln122_4"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="713" op_0_bw="712">
<![CDATA[
entry:579 %zext_ln122_11 = zext i712 %shl_ln122_4

]]></Node>
<StgValue><ssdm name="zext_ln122_11"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="712" op_0_bw="8">
<![CDATA[
entry:580 %zext_ln122_12 = zext i8 %xor_ln122_4

]]></Node>
<StgValue><ssdm name="zext_ln122_12"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="712" op_0_bw="712" op_1_bw="712">
<![CDATA[
entry:581 %shl_ln122_5 = shl i712 %zext_ln122_12, i712 %zext_ln122_10

]]></Node>
<StgValue><ssdm name="shl_ln122_5"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="713" op_0_bw="713" op_1_bw="713">
<![CDATA[
entry:582 %xor_ln122_5 = xor i713 %zext_ln122_11, i713 43091033305484275771318189120554014028188383664727440257009917157939053808001686094755156265186004592451444480869811959505055188993505721246743058601180207922833192313884218148386109504588371699886434318219521032191

]]></Node>
<StgValue><ssdm name="xor_ln122_5"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:594 %add_ln122_3 = add i10 %k_idx_read, i10 200

]]></Node>
<StgValue><ssdm name="add_ln122_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="617" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:568 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_1, i32 704, i32 711

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="768" op_0_bw="713">
<![CDATA[
entry:583 %sext_ln122_2 = sext i713 %xor_ln122_5

]]></Node>
<StgValue><ssdm name="sext_ln122_2"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="712" op_0_bw="713">
<![CDATA[
entry:584 %trunc_ln122_8 = trunc i713 %xor_ln122_5

]]></Node>
<StgValue><ssdm name="trunc_ln122_8"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="712" op_0_bw="712" op_1_bw="8" op_2_bw="704">
<![CDATA[
entry:585 %tmp_71 = bitconcatenate i712 @_ssdm_op_BitConcatenate.i712.i8.i704, i8 %tmp_70, i704 %or_ln123

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:586 %and_ln122_3 = and i768 %or_ln123_1, i768 %sext_ln122_2

]]></Node>
<StgValue><ssdm name="and_ln122_3"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="712" op_0_bw="712" op_1_bw="712">
<![CDATA[
entry:587 %and_ln122_8 = and i712 %tmp_71, i712 %trunc_ln122_8

]]></Node>
<StgValue><ssdm name="and_ln122_8"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="712" op_0_bw="712" op_1_bw="712">
<![CDATA[
entry:588 %or_ln122_7 = or i712 %and_ln122_8, i712 %shl_ln122_5

]]></Node>
<StgValue><ssdm name="or_ln122_7"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="56" op_0_bw="56" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:589 %tmp_72 = partselect i56 @_ssdm_op_PartSelect.i56.i768.i32.i32, i768 %and_ln122_3, i32 712, i32 767

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:590 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_3, i32 712, i32 719

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="768" op_0_bw="768" op_1_bw="56" op_2_bw="712">
<![CDATA[
entry:591 %or_ln122_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i56.i712, i56 %tmp_72, i712 %or_ln122_7

]]></Node>
<StgValue><ssdm name="or_ln122_2"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:592 %lshr_ln122_6 = lshr i768 %or_ln122_2, i768 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="lshr_ln122_6"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="768">
<![CDATA[
entry:593 %trunc_ln122_9 = trunc i768 %lshr_ln122_6

]]></Node>
<StgValue><ssdm name="trunc_ln122_9"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="768" op_0_bw="10">
<![CDATA[
entry:595 %zext_ln122_6 = zext i10 %add_ln122_3

]]></Node>
<StgValue><ssdm name="zext_ln122_6"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="720" op_0_bw="10">
<![CDATA[
entry:596 %zext_ln122_13 = zext i10 %add_ln122_3

]]></Node>
<StgValue><ssdm name="zext_ln122_13"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:597 %lshr_ln122_7 = lshr i768 %or_ln122_2, i768 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="lshr_ln122_7"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="768">
<![CDATA[
entry:598 %trunc_ln122_10 = trunc i768 %lshr_ln122_7

]]></Node>
<StgValue><ssdm name="trunc_ln122_10"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:599 %xor_ln122_6 = xor i8 %trunc_ln122_10, i8 %trunc_ln122_9

]]></Node>
<StgValue><ssdm name="xor_ln122_6"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="720" op_0_bw="720" op_1_bw="720">
<![CDATA[
entry:600 %shl_ln122_6 = shl i720 255, i720 %zext_ln122_13

]]></Node>
<StgValue><ssdm name="shl_ln122_6"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="721" op_0_bw="720">
<![CDATA[
entry:601 %zext_ln122_14 = zext i720 %shl_ln122_6

]]></Node>
<StgValue><ssdm name="zext_ln122_14"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="720" op_0_bw="8">
<![CDATA[
entry:602 %zext_ln122_15 = zext i8 %xor_ln122_6

]]></Node>
<StgValue><ssdm name="zext_ln122_15"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="720" op_0_bw="720" op_1_bw="720">
<![CDATA[
entry:603 %shl_ln122_7 = shl i720 %zext_ln122_15, i720 %zext_ln122_13

]]></Node>
<StgValue><ssdm name="shl_ln122_7"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="721" op_0_bw="721" op_1_bw="721">
<![CDATA[
entry:604 %xor_ln122_7 = xor i721 %zext_ln122_14, i721 11031304526203974597457456414861827591216226218170224705794538792432397774848431640257320003887617175667569787102671861633294128382337464639166223001902133228245297232354359845986844033174623155170927185464197384241151

]]></Node>
<StgValue><ssdm name="xor_ln122_7"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="768" op_0_bw="721">
<![CDATA[
entry:605 %sext_ln122_3 = sext i721 %xor_ln122_7

]]></Node>
<StgValue><ssdm name="sext_ln122_3"/></StgValue>
</operation>

<operation id="640" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="720" op_0_bw="721">
<![CDATA[
entry:606 %trunc_ln122_11 = trunc i721 %xor_ln122_7

]]></Node>
<StgValue><ssdm name="trunc_ln122_11"/></StgValue>
</operation>

<operation id="641" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="720" op_0_bw="720" op_1_bw="8" op_2_bw="712">
<![CDATA[
entry:607 %tmp_74 = bitconcatenate i720 @_ssdm_op_BitConcatenate.i720.i8.i712, i8 %tmp_73, i712 %or_ln122_7

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="642" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:608 %and_ln122_4 = and i768 %or_ln122_2, i768 %sext_ln122_3

]]></Node>
<StgValue><ssdm name="and_ln122_4"/></StgValue>
</operation>

<operation id="643" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="720" op_0_bw="720" op_1_bw="720">
<![CDATA[
entry:609 %and_ln122_9 = and i720 %tmp_74, i720 %trunc_ln122_11

]]></Node>
<StgValue><ssdm name="and_ln122_9"/></StgValue>
</operation>

<operation id="644" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="720" op_0_bw="720" op_1_bw="720">
<![CDATA[
entry:610 %or_ln122_8 = or i720 %and_ln122_9, i720 %shl_ln122_7

]]></Node>
<StgValue><ssdm name="or_ln122_8"/></StgValue>
</operation>

<operation id="645" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="48" op_0_bw="48" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:611 %tmp_75 = partselect i48 @_ssdm_op_PartSelect.i48.i768.i32.i32, i768 %and_ln122_4, i32 720, i32 767

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="646" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="768" op_0_bw="768" op_1_bw="48" op_2_bw="720">
<![CDATA[
entry:613 %or_ln122_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i48.i720, i48 %tmp_75, i720 %or_ln122_8

]]></Node>
<StgValue><ssdm name="or_ln122_3"/></StgValue>
</operation>

<operation id="647" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:614 %lshr_ln123_4 = lshr i768 %or_ln122_3, i768 %zext_ln123

]]></Node>
<StgValue><ssdm name="lshr_ln123_4"/></StgValue>
</operation>

<operation id="648" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="768">
<![CDATA[
entry:615 %trunc_ln123_6 = trunc i768 %lshr_ln123_4

]]></Node>
<StgValue><ssdm name="trunc_ln123_6"/></StgValue>
</operation>

<operation id="649" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:616 %add_ln123_2 = add i10 %k_idx_read, i10 208

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="650" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="768" op_0_bw="10">
<![CDATA[
entry:617 %zext_ln123_4 = zext i10 %add_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123_4"/></StgValue>
</operation>

<operation id="651" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="728" op_0_bw="10">
<![CDATA[
entry:618 %zext_ln123_11 = zext i10 %add_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123_11"/></StgValue>
</operation>

<operation id="652" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:619 %lshr_ln123_5 = lshr i768 %or_ln122_3, i768 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="lshr_ln123_5"/></StgValue>
</operation>

<operation id="653" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="768">
<![CDATA[
entry:620 %trunc_ln123_7 = trunc i768 %lshr_ln123_5

]]></Node>
<StgValue><ssdm name="trunc_ln123_7"/></StgValue>
</operation>

<operation id="654" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:621 %xor_ln123_4 = xor i8 %trunc_ln123_7, i8 %trunc_ln123_6

]]></Node>
<StgValue><ssdm name="xor_ln123_4"/></StgValue>
</operation>

<operation id="655" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="728" op_0_bw="728" op_1_bw="728">
<![CDATA[
entry:622 %shl_ln123_4 = shl i728 255, i728 %zext_ln123_11

]]></Node>
<StgValue><ssdm name="shl_ln123_4"/></StgValue>
</operation>

<operation id="656" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="729" op_0_bw="728">
<![CDATA[
entry:623 %zext_ln123_12 = zext i728 %shl_ln123_4

]]></Node>
<StgValue><ssdm name="zext_ln123_12"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="728" op_0_bw="8">
<![CDATA[
entry:624 %zext_ln123_13 = zext i8 %xor_ln123_4

]]></Node>
<StgValue><ssdm name="zext_ln123_13"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="728" op_0_bw="728" op_1_bw="728">
<![CDATA[
entry:625 %shl_ln123_5 = shl i728 %zext_ln123_13, i728 %zext_ln123_11

]]></Node>
<StgValue><ssdm name="shl_ln123_5"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="729" op_0_bw="729" op_1_bw="729">
<![CDATA[
entry:626 %xor_ln123_5 = xor i729 %zext_ln123_12, i729 2824013958708217496949108842204627863351353911851577524683401930862693830361198499905873920995229996970897865498283996578123296865878390947626553088486946106430796091482716120572632072492703527723757359478834530365734911

]]></Node>
<StgValue><ssdm name="xor_ln123_5"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:638 %add_ln123_3 = add i10 %k_idx_read, i10 216

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="661" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="744" op_0_bw="10">
<![CDATA[
entry:88 %zext_ln112_3 = zext i10 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112_3"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:612 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_4, i32 720, i32 727

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="768" op_0_bw="729">
<![CDATA[
entry:627 %sext_ln123_2 = sext i729 %xor_ln123_5

]]></Node>
<StgValue><ssdm name="sext_ln123_2"/></StgValue>
</operation>

<operation id="664" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="728" op_0_bw="729">
<![CDATA[
entry:628 %trunc_ln123_8 = trunc i729 %xor_ln123_5

]]></Node>
<StgValue><ssdm name="trunc_ln123_8"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="728" op_0_bw="728" op_1_bw="8" op_2_bw="720">
<![CDATA[
entry:629 %tmp_77 = bitconcatenate i728 @_ssdm_op_BitConcatenate.i728.i8.i720, i8 %tmp_76, i720 %or_ln122_8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:630 %and_ln123_3 = and i768 %or_ln122_3, i768 %sext_ln123_2

]]></Node>
<StgValue><ssdm name="and_ln123_3"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="728" op_0_bw="728" op_1_bw="728">
<![CDATA[
entry:631 %and_ln123_8 = and i728 %tmp_77, i728 %trunc_ln123_8

]]></Node>
<StgValue><ssdm name="and_ln123_8"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="728" op_0_bw="728" op_1_bw="728">
<![CDATA[
entry:632 %or_ln123_7 = or i728 %and_ln123_8, i728 %shl_ln123_5

]]></Node>
<StgValue><ssdm name="or_ln123_7"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="40" op_0_bw="40" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:633 %tmp_78 = partselect i40 @_ssdm_op_PartSelect.i40.i768.i32.i32, i768 %and_ln123_3, i32 728, i32 767

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:634 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_3, i32 728, i32 735

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="768" op_0_bw="768" op_1_bw="40" op_2_bw="728">
<![CDATA[
entry:635 %or_ln123_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i40.i728, i40 %tmp_78, i728 %or_ln123_7

]]></Node>
<StgValue><ssdm name="or_ln123_2"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:636 %lshr_ln123_6 = lshr i768 %or_ln123_2, i768 %zext_ln123_2

]]></Node>
<StgValue><ssdm name="lshr_ln123_6"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="768">
<![CDATA[
entry:637 %trunc_ln123_9 = trunc i768 %lshr_ln123_6

]]></Node>
<StgValue><ssdm name="trunc_ln123_9"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="768" op_0_bw="10">
<![CDATA[
entry:639 %zext_ln123_6 = zext i10 %add_ln123_3

]]></Node>
<StgValue><ssdm name="zext_ln123_6"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="736" op_0_bw="10">
<![CDATA[
entry:640 %zext_ln123_14 = zext i10 %add_ln123_3

]]></Node>
<StgValue><ssdm name="zext_ln123_14"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:641 %lshr_ln123_7 = lshr i768 %or_ln123_2, i768 %zext_ln123_6

]]></Node>
<StgValue><ssdm name="lshr_ln123_7"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="768">
<![CDATA[
entry:642 %trunc_ln123_10 = trunc i768 %lshr_ln123_7

]]></Node>
<StgValue><ssdm name="trunc_ln123_10"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:643 %xor_ln123_6 = xor i8 %trunc_ln123_10, i8 %trunc_ln123_9

]]></Node>
<StgValue><ssdm name="xor_ln123_6"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
entry:644 %shl_ln123_6 = shl i736 255, i736 %zext_ln123_14

]]></Node>
<StgValue><ssdm name="shl_ln123_6"/></StgValue>
</operation>

<operation id="680" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="737" op_0_bw="736">
<![CDATA[
entry:645 %zext_ln123_15 = zext i736 %shl_ln123_6

]]></Node>
<StgValue><ssdm name="zext_ln123_15"/></StgValue>
</operation>

<operation id="681" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="736" op_0_bw="8">
<![CDATA[
entry:646 %zext_ln123_16 = zext i8 %xor_ln123_6

]]></Node>
<StgValue><ssdm name="zext_ln123_16"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
entry:647 %shl_ln123_7 = shl i736 %zext_ln123_16, i736 %zext_ln123_14

]]></Node>
<StgValue><ssdm name="shl_ln123_7"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="737" op_0_bw="737" op_1_bw="737">
<![CDATA[
entry:648 %xor_ln123_7 = xor i737 %zext_ln123_15, i737 722947573429303679218971863604384733017946601434003846318950894300849620572466815975903723774778879224549853567560703123999563997664868082592397590652658203246283799419575326866593810558132103097281884026581639773628137471

]]></Node>
<StgValue><ssdm name="xor_ln123_7"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="768" op_0_bw="737">
<![CDATA[
entry:649 %sext_ln123_3 = sext i737 %xor_ln123_7

]]></Node>
<StgValue><ssdm name="sext_ln123_3"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="736" op_0_bw="737">
<![CDATA[
entry:650 %trunc_ln123_11 = trunc i737 %xor_ln123_7

]]></Node>
<StgValue><ssdm name="trunc_ln123_11"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="736" op_0_bw="736" op_1_bw="8" op_2_bw="728">
<![CDATA[
entry:651 %tmp_80 = bitconcatenate i736 @_ssdm_op_BitConcatenate.i736.i8.i728, i8 %tmp_79, i728 %or_ln123_7

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:652 %and_ln123_4 = and i768 %or_ln123_2, i768 %sext_ln123_3

]]></Node>
<StgValue><ssdm name="and_ln123_4"/></StgValue>
</operation>

<operation id="688" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
entry:653 %and_ln123_9 = and i736 %tmp_80, i736 %trunc_ln123_11

]]></Node>
<StgValue><ssdm name="and_ln123_9"/></StgValue>
</operation>

<operation id="689" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
entry:654 %or_ln123_8 = or i736 %and_ln123_9, i736 %shl_ln123_7

]]></Node>
<StgValue><ssdm name="or_ln123_8"/></StgValue>
</operation>

<operation id="690" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:655 %tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %and_ln123_4, i32 736, i32 767

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="691" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="768" op_0_bw="768" op_1_bw="32" op_2_bw="736">
<![CDATA[
entry:657 %or_ln123_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i736, i32 %tmp_81, i736 %or_ln123_8

]]></Node>
<StgValue><ssdm name="or_ln123_3"/></StgValue>
</operation>

<operation id="692" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:658 %lshr_ln122_8 = lshr i768 %or_ln123_3, i768 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="lshr_ln122_8"/></StgValue>
</operation>

<operation id="693" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="768">
<![CDATA[
entry:659 %trunc_ln122_12 = trunc i768 %lshr_ln122_8

]]></Node>
<StgValue><ssdm name="trunc_ln122_12"/></StgValue>
</operation>

<operation id="694" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:660 %lshr_ln122_9 = lshr i768 %or_ln123_3, i768 %zext_ln112

]]></Node>
<StgValue><ssdm name="lshr_ln122_9"/></StgValue>
</operation>

<operation id="695" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="768">
<![CDATA[
entry:661 %trunc_ln122_13 = trunc i768 %lshr_ln122_9

]]></Node>
<StgValue><ssdm name="trunc_ln122_13"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:662 %xor_ln122_8 = xor i8 %trunc_ln122_12, i8 %trunc_ln122_13

]]></Node>
<StgValue><ssdm name="xor_ln122_8"/></StgValue>
</operation>

<operation id="697" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="744" op_0_bw="744" op_1_bw="744">
<![CDATA[
entry:663 %shl_ln122_8 = shl i744 255, i744 %zext_ln112_3

]]></Node>
<StgValue><ssdm name="shl_ln122_8"/></StgValue>
</operation>

<operation id="698" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="745" op_0_bw="744">
<![CDATA[
entry:664 %zext_ln122_16 = zext i744 %shl_ln122_8

]]></Node>
<StgValue><ssdm name="zext_ln122_16"/></StgValue>
</operation>

<operation id="699" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="744" op_0_bw="8">
<![CDATA[
entry:665 %zext_ln122_17 = zext i8 %xor_ln122_8

]]></Node>
<StgValue><ssdm name="zext_ln122_17"/></StgValue>
</operation>

<operation id="700" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="744" op_0_bw="744" op_1_bw="744">
<![CDATA[
entry:666 %shl_ln122_9 = shl i744 %zext_ln122_17, i744 %zext_ln112_3

]]></Node>
<StgValue><ssdm name="shl_ln122_9"/></StgValue>
</operation>

<operation id="701" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="745" op_0_bw="745" op_1_bw="745">
<![CDATA[
entry:667 %xor_ln122_9 = xor i745 %zext_ln122_16, i745 185074578797901741880056797082722491652594329967104984657651428941017502866551504889831353286343393081484762513295539999743888383402206229143653783207080500031048652651411283677848015502881818392904162310804899782048803192831

]]></Node>
<StgValue><ssdm name="xor_ln122_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="702" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="752" op_0_bw="10">
<![CDATA[
entry:5 %zext_ln109_3 = zext i10 %add_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="760" op_0_bw="10">
<![CDATA[
entry:33 %zext_ln110_3 = zext i10 %add_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110_3"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:656 %tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_4, i32 736, i32 743

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="768" op_0_bw="745">
<![CDATA[
entry:668 %sext_ln122_4 = sext i745 %xor_ln122_9

]]></Node>
<StgValue><ssdm name="sext_ln122_4"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="744" op_0_bw="745">
<![CDATA[
entry:669 %trunc_ln122_14 = trunc i745 %xor_ln122_9

]]></Node>
<StgValue><ssdm name="trunc_ln122_14"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="744" op_0_bw="744" op_1_bw="8" op_2_bw="736">
<![CDATA[
entry:670 %tmp_83 = bitconcatenate i744 @_ssdm_op_BitConcatenate.i744.i8.i736, i8 %tmp_82, i736 %or_ln123_8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:671 %and_ln122_2 = and i768 %or_ln123_3, i768 %sext_ln122_4

]]></Node>
<StgValue><ssdm name="and_ln122_2"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="744" op_0_bw="744" op_1_bw="744">
<![CDATA[
entry:672 %and_ln122_10 = and i744 %tmp_83, i744 %trunc_ln122_14

]]></Node>
<StgValue><ssdm name="and_ln122_10"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="744" op_0_bw="744" op_1_bw="744">
<![CDATA[
entry:673 %or_ln122_9 = or i744 %and_ln122_10, i744 %shl_ln122_9

]]></Node>
<StgValue><ssdm name="or_ln122_9"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:674 %tmp_84 = partselect i24 @_ssdm_op_PartSelect.i24.i768.i32.i32, i768 %and_ln122_2, i32 744, i32 767

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:675 %tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_2, i32 744, i32 751

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="768" op_0_bw="768" op_1_bw="24" op_2_bw="744">
<![CDATA[
entry:676 %or_ln122_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i24.i744, i24 %tmp_84, i744 %or_ln122_9

]]></Node>
<StgValue><ssdm name="or_ln122_4"/></StgValue>
</operation>

<operation id="714" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:677 %lshr_ln122_10 = lshr i768 %or_ln122_4, i768 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="lshr_ln122_10"/></StgValue>
</operation>

<operation id="715" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="768">
<![CDATA[
entry:678 %trunc_ln122_15 = trunc i768 %lshr_ln122_10

]]></Node>
<StgValue><ssdm name="trunc_ln122_15"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:679 %lshr_ln122_11 = lshr i768 %or_ln122_4, i768 %zext_ln109

]]></Node>
<StgValue><ssdm name="lshr_ln122_11"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="768">
<![CDATA[
entry:680 %trunc_ln122_16 = trunc i768 %lshr_ln122_11

]]></Node>
<StgValue><ssdm name="trunc_ln122_16"/></StgValue>
</operation>

<operation id="718" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:681 %xor_ln122_10 = xor i8 %trunc_ln122_16, i8 %trunc_ln122_15

]]></Node>
<StgValue><ssdm name="xor_ln122_10"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="752" op_0_bw="752" op_1_bw="752">
<![CDATA[
entry:682 %shl_ln122_10 = shl i752 255, i752 %zext_ln109_3

]]></Node>
<StgValue><ssdm name="shl_ln122_10"/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="753" op_0_bw="752">
<![CDATA[
entry:683 %zext_ln122_18 = zext i752 %shl_ln122_10

]]></Node>
<StgValue><ssdm name="zext_ln122_18"/></StgValue>
</operation>

<operation id="721" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="752" op_0_bw="8">
<![CDATA[
entry:684 %zext_ln122_19 = zext i8 %xor_ln122_10

]]></Node>
<StgValue><ssdm name="zext_ln122_19"/></StgValue>
</operation>

<operation id="722" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="752" op_0_bw="752" op_1_bw="752">
<![CDATA[
entry:685 %shl_ln122_11 = shl i752 %zext_ln122_19, i752 %zext_ln109_3

]]></Node>
<StgValue><ssdm name="shl_ln122_11"/></StgValue>
</operation>

<operation id="723" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="753" op_0_bw="753" op_1_bw="753">
<![CDATA[
entry:686 %xor_ln122_11 = xor i753 %zext_ln122_18, i753 47379092172262845921294540053176957863064148471578876072358765808900480733837185251796826441303908628860099203403658239934435426150964794660775368501012608007948455078761288621529091968737745508583465551566054344204493617364991

]]></Node>
<StgValue><ssdm name="xor_ln122_11"/></StgValue>
</operation>

<operation id="724" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="768" op_0_bw="753">
<![CDATA[
entry:687 %sext_ln122_5 = sext i753 %xor_ln122_11

]]></Node>
<StgValue><ssdm name="sext_ln122_5"/></StgValue>
</operation>

<operation id="725" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="752" op_0_bw="753">
<![CDATA[
entry:688 %trunc_ln122_17 = trunc i753 %xor_ln122_11

]]></Node>
<StgValue><ssdm name="trunc_ln122_17"/></StgValue>
</operation>

<operation id="726" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="752" op_0_bw="752" op_1_bw="8" op_2_bw="744">
<![CDATA[
entry:689 %tmp_86 = bitconcatenate i752 @_ssdm_op_BitConcatenate.i752.i8.i744, i8 %tmp_85, i744 %or_ln122_9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="727" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:690 %and_ln122_5 = and i768 %or_ln122_4, i768 %sext_ln122_5

]]></Node>
<StgValue><ssdm name="and_ln122_5"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="752" op_0_bw="752" op_1_bw="752">
<![CDATA[
entry:691 %and_ln122_11 = and i752 %tmp_86, i752 %trunc_ln122_17

]]></Node>
<StgValue><ssdm name="and_ln122_11"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="752" op_0_bw="752" op_1_bw="752">
<![CDATA[
entry:692 %or_ln122_10 = or i752 %and_ln122_11, i752 %shl_ln122_11

]]></Node>
<StgValue><ssdm name="or_ln122_10"/></StgValue>
</operation>

<operation id="730" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:693 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i768.i32.i32, i768 %and_ln122_5, i32 752, i32 767

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="768" op_0_bw="768" op_1_bw="16" op_2_bw="752">
<![CDATA[
entry:695 %or_ln122_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i16.i752, i16 %tmp_87, i752 %or_ln122_10

]]></Node>
<StgValue><ssdm name="or_ln122_5"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:696 %lshr_ln123_8 = lshr i768 %or_ln122_5, i768 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="lshr_ln123_8"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="768">
<![CDATA[
entry:697 %trunc_ln123_12 = trunc i768 %lshr_ln123_8

]]></Node>
<StgValue><ssdm name="trunc_ln123_12"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:698 %lshr_ln123_9 = lshr i768 %or_ln122_5, i768 %zext_ln110

]]></Node>
<StgValue><ssdm name="lshr_ln123_9"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="768">
<![CDATA[
entry:699 %trunc_ln123_13 = trunc i768 %lshr_ln123_9

]]></Node>
<StgValue><ssdm name="trunc_ln123_13"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:700 %xor_ln123_8 = xor i8 %trunc_ln123_13, i8 %trunc_ln123_12

]]></Node>
<StgValue><ssdm name="xor_ln123_8"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="760" op_0_bw="8">
<![CDATA[
entry:703 %zext_ln123_18 = zext i8 %xor_ln123_8

]]></Node>
<StgValue><ssdm name="zext_ln123_18"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="760" op_0_bw="760" op_1_bw="760">
<![CDATA[
entry:704 %shl_ln123_9 = shl i760 %zext_ln123_18, i760 %zext_ln110_3

]]></Node>
<StgValue><ssdm name="shl_ln123_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="739" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:694 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln122_5, i32 752, i32 759

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="740" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="760" op_0_bw="760" op_1_bw="760">
<![CDATA[
entry:701 %shl_ln123_8 = shl i760 255, i760 %zext_ln110_3

]]></Node>
<StgValue><ssdm name="shl_ln123_8"/></StgValue>
</operation>

<operation id="741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="761" op_0_bw="760">
<![CDATA[
entry:702 %zext_ln123_17 = zext i760 %shl_ln123_8

]]></Node>
<StgValue><ssdm name="zext_ln123_17"/></StgValue>
</operation>

<operation id="742" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="761" op_0_bw="761" op_1_bw="761">
<![CDATA[
entry:705 %xor_ln123_9 = xor i761 %zext_ln123_17, i761 12129047596099288555851402253613301212944422008724192274523844047078523067862319424459987568973800608988185396071336509423215469094646987433158494336259227650034804500162889887111447543996862850197367181200909912116350366045437951

]]></Node>
<StgValue><ssdm name="xor_ln123_9"/></StgValue>
</operation>

<operation id="743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="768" op_0_bw="761">
<![CDATA[
entry:706 %sext_ln123_4 = sext i761 %xor_ln123_9

]]></Node>
<StgValue><ssdm name="sext_ln123_4"/></StgValue>
</operation>

<operation id="744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="760" op_0_bw="761">
<![CDATA[
entry:707 %trunc_ln123_14 = trunc i761 %xor_ln123_9

]]></Node>
<StgValue><ssdm name="trunc_ln123_14"/></StgValue>
</operation>

<operation id="745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="760" op_0_bw="760" op_1_bw="8" op_2_bw="752">
<![CDATA[
entry:708 %tmp_89 = bitconcatenate i760 @_ssdm_op_BitConcatenate.i760.i8.i752, i8 %tmp_88, i752 %or_ln122_10

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="746" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:709 %and_ln123_2 = and i768 %or_ln122_5, i768 %sext_ln123_4

]]></Node>
<StgValue><ssdm name="and_ln123_2"/></StgValue>
</operation>

<operation id="747" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="760" op_0_bw="760" op_1_bw="760">
<![CDATA[
entry:710 %and_ln123_10 = and i760 %tmp_89, i760 %trunc_ln123_14

]]></Node>
<StgValue><ssdm name="and_ln123_10"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="760" op_0_bw="760" op_1_bw="760">
<![CDATA[
entry:711 %or_ln123_9 = or i760 %and_ln123_10, i760 %shl_ln123_9

]]></Node>
<StgValue><ssdm name="or_ln123_9"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:712 %tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln123_2, i32 760, i32 767

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="768" op_0_bw="768" op_1_bw="8" op_2_bw="760">
<![CDATA[
entry:713 %or_ln123_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i8.i760, i8 %tmp_90, i760 %or_ln123_9

]]></Node>
<StgValue><ssdm name="or_ln123_4"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:714 %lshr_ln123_10 = lshr i768 %or_ln123_4, i768 %zext_ln123_6

]]></Node>
<StgValue><ssdm name="lshr_ln123_10"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="768">
<![CDATA[
entry:715 %trunc_ln123_15 = trunc i768 %lshr_ln123_10

]]></Node>
<StgValue><ssdm name="trunc_ln123_15"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:716 %lshr_ln123_11 = lshr i768 %or_ln123_4, i768 %zext_ln111

]]></Node>
<StgValue><ssdm name="lshr_ln123_11"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="768">
<![CDATA[
entry:717 %trunc_ln123_16 = trunc i768 %lshr_ln123_11

]]></Node>
<StgValue><ssdm name="trunc_ln123_16"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:718 %xor_ln123_10 = xor i8 %trunc_ln123_16, i8 %trunc_ln123_15

]]></Node>
<StgValue><ssdm name="xor_ln123_10"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:719 %shl_ln123_10 = shl i768 255, i768 %zext_ln111

]]></Node>
<StgValue><ssdm name="shl_ln123_10"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="768" op_0_bw="8">
<![CDATA[
entry:720 %zext_ln123_9 = zext i8 %xor_ln123_10

]]></Node>
<StgValue><ssdm name="zext_ln123_9"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:721 %shl_ln123_11 = shl i768 %zext_ln123_9, i768 %zext_ln111

]]></Node>
<StgValue><ssdm name="shl_ln123_11"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:722 %xor_ln123_11 = xor i768 %shl_ln123_10, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln123_11"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:723 %and_ln123_5 = and i768 %or_ln123_4, i768 %xor_ln123_11

]]></Node>
<StgValue><ssdm name="and_ln123_5"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:724 %or_ln123_5 = or i768 %shl_ln123_11, i768 %and_ln123_5

]]></Node>
<StgValue><ssdm name="or_ln123_5"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="776" op_0_bw="776" op_1_bw="768">
<![CDATA[
entry:725 %mrv = insertvalue i776 <undef>, i768 %or_ln123_5

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="776" op_0_bw="776" op_1_bw="8">
<![CDATA[
entry:726 %mrv_1 = insertvalue i776 %mrv, i8 %xor_ln113

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="776">
<![CDATA[
entry:727 %ret_ln125 = ret i776 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
