
PRACTICA7PWMADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000430  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005f4  080005f4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005f4  080005f4  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080005f4  080005f4  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080005f4  080005f4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005f4  080005f4  000015f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080005f8  080005f8  000015f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080005fc  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000600  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000600  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001e9a  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000006a0  00000000  00000000  00003ece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000220  00000000  00000000  00004570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000017c  00000000  00000000  00004790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f0c9  00000000  00000000  0000490c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001b81  00000000  00000000  000239d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c14be  00000000  00000000  00025556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6a14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000066c  00000000  00000000  000e6a58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e70c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080005dc 	.word	0x080005dc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	080005dc 	.word	0x080005dc

08000204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800020e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000212:	2b00      	cmp	r3, #0
 8000214:	db0b      	blt.n	800022e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f003 021f 	and.w	r2, r3, #31
 800021c:	4907      	ldr	r1, [pc, #28]	@ (800023c <__NVIC_EnableIRQ+0x38>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	095b      	lsrs	r3, r3, #5
 8000224:	2001      	movs	r0, #1
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800022e:	bf00      	nop
 8000230:	370c      	adds	r7, #12
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	e000e100 	.word	0xe000e100

08000240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	6039      	str	r1, [r7, #0]
 800024a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800024c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000250:	2b00      	cmp	r3, #0
 8000252:	db0a      	blt.n	800026a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	b2da      	uxtb	r2, r3
 8000258:	490c      	ldr	r1, [pc, #48]	@ (800028c <__NVIC_SetPriority+0x4c>)
 800025a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025e:	0112      	lsls	r2, r2, #4
 8000260:	b2d2      	uxtb	r2, r2
 8000262:	440b      	add	r3, r1
 8000264:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000268:	e00a      	b.n	8000280 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	b2da      	uxtb	r2, r3
 800026e:	4908      	ldr	r1, [pc, #32]	@ (8000290 <__NVIC_SetPriority+0x50>)
 8000270:	79fb      	ldrb	r3, [r7, #7]
 8000272:	f003 030f 	and.w	r3, r3, #15
 8000276:	3b04      	subs	r3, #4
 8000278:	0112      	lsls	r2, r2, #4
 800027a:	b2d2      	uxtb	r2, r2
 800027c:	440b      	add	r3, r1
 800027e:	761a      	strb	r2, [r3, #24]
}
 8000280:	bf00      	nop
 8000282:	370c      	adds	r7, #12
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	e000e100 	.word	0xe000e100
 8000290:	e000ed00 	.word	0xe000ed00

08000294 <confRCC>:
the ADC triggered by a timer at a sampling rate chosen according to the Nyquist criterion.  

*/


void confRCC(void){
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= (1 << 0) | (1 << 4); // A  E 
 8000298:	4b0c      	ldr	r3, [pc, #48]	@ (80002cc <confRCC+0x38>)
 800029a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800029c:	4a0b      	ldr	r2, [pc, #44]	@ (80002cc <confRCC+0x38>)
 800029e:	f043 0311 	orr.w	r3, r3, #17
 80002a2:	6313      	str	r3, [r2, #48]	@ 0x30

    RCC->APB1ENR |= (1 << 0); // TIM2 AD
 80002a4:	4b09      	ldr	r3, [pc, #36]	@ (80002cc <confRCC+0x38>)
 80002a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002a8:	4a08      	ldr	r2, [pc, #32]	@ (80002cc <confRCC+0x38>)
 80002aa:	f043 0301 	orr.w	r3, r3, #1
 80002ae:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->APB2ENR |= (1 << 0)  | (1<<8); // TIM1 ADC
 80002b0:	4b06      	ldr	r3, [pc, #24]	@ (80002cc <confRCC+0x38>)
 80002b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002b4:	4a05      	ldr	r2, [pc, #20]	@ (80002cc <confRCC+0x38>)
 80002b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002ba:	f043 0301 	orr.w	r3, r3, #1
 80002be:	6453      	str	r3, [r2, #68]	@ 0x44
    
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	40023800 	.word	0x40023800

080002d0 <confGPIO>:

void confGPIO(void){
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
	GPIOA->MODER |= (0xA<<2*7); // PWM Channels
 80002d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000310 <confGPIO+0x40>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000310 <confGPIO+0x40>)
 80002da:	f443 3320 	orr.w	r3, r3, #163840	@ 0x28000
 80002de:	6013      	str	r3, [r2, #0]

    GPIOA->MODER |= (3<<0);//PA0 ANALOG
 80002e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000310 <confGPIO+0x40>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000310 <confGPIO+0x40>)
 80002e6:	f043 0303 	orr.w	r3, r3, #3
 80002ea:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0]|=(1<<28);
 80002ec:	4b08      	ldr	r3, [pc, #32]	@ (8000310 <confGPIO+0x40>)
 80002ee:	6a1b      	ldr	r3, [r3, #32]
 80002f0:	4a07      	ldr	r2, [pc, #28]	@ (8000310 <confGPIO+0x40>)
 80002f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002f6:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[1]|=(1<<0);
 80002f8:	4b05      	ldr	r3, [pc, #20]	@ (8000310 <confGPIO+0x40>)
 80002fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002fc:	4a04      	ldr	r2, [pc, #16]	@ (8000310 <confGPIO+0x40>)
 80002fe:	f043 0301 	orr.w	r3, r3, #1
 8000302:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	40020000 	.word	0x40020000

08000314 <confTIMER>:

void confTIMER(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
    //------- TIM1 -------
    TIM1->PSC = 1; // F_PWM = 1 Sec,
 8000318:	4b27      	ldr	r3, [pc, #156]	@ (80003b8 <confTIMER+0xa4>)
 800031a:	2201      	movs	r2, #1
 800031c:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->CCMR1 |=(6<<4); // Enable PWM
 800031e:	4b26      	ldr	r3, [pc, #152]	@ (80003b8 <confTIMER+0xa4>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	4a25      	ldr	r2, [pc, #148]	@ (80003b8 <confTIMER+0xa4>)
 8000324:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000328:	6193      	str	r3, [r2, #24]
    TIM1->CCER  |=(1<<0);//ACTIVAMOS CANAL1
 800032a:	4b23      	ldr	r3, [pc, #140]	@ (80003b8 <confTIMER+0xa4>)
 800032c:	6a1b      	ldr	r3, [r3, #32]
 800032e:	4a22      	ldr	r2, [pc, #136]	@ (80003b8 <confTIMER+0xa4>)
 8000330:	f043 0301 	orr.w	r3, r3, #1
 8000334:	6213      	str	r3, [r2, #32]
    TIM1->CCER  |=(1<<2);//ACTIVAMOS CANAL1
 8000336:	4b20      	ldr	r3, [pc, #128]	@ (80003b8 <confTIMER+0xa4>)
 8000338:	6a1b      	ldr	r3, [r3, #32]
 800033a:	4a1f      	ldr	r2, [pc, #124]	@ (80003b8 <confTIMER+0xa4>)
 800033c:	f043 0304 	orr.w	r3, r3, #4
 8000340:	6213      	str	r3, [r2, #32]
    TIM1->ARR  =80;// 16Mhz/(200kHz) F_PWM DE 200KHZ
 8000342:	4b1d      	ldr	r3, [pc, #116]	@ (80003b8 <confTIMER+0xa4>)
 8000344:	2250      	movs	r2, #80	@ 0x50
 8000346:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->BDTR|=(4<<0); //200 ns*1/62.5 ns
 8000348:	4b1b      	ldr	r3, [pc, #108]	@ (80003b8 <confTIMER+0xa4>)
 800034a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800034c:	4a1a      	ldr	r2, [pc, #104]	@ (80003b8 <confTIMER+0xa4>)
 800034e:	f043 0304 	orr.w	r3, r3, #4
 8000352:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM1->BDTR|=(1<<15);//activamos la salida del canal complementario
 8000354:	4b18      	ldr	r3, [pc, #96]	@ (80003b8 <confTIMER+0xa4>)
 8000356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000358:	4a17      	ldr	r2, [pc, #92]	@ (80003b8 <confTIMER+0xa4>)
 800035a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800035e:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM1->CR1|=(1<<0);//activamos cuenta
 8000360:	4b15      	ldr	r3, [pc, #84]	@ (80003b8 <confTIMER+0xa4>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4a14      	ldr	r2, [pc, #80]	@ (80003b8 <confTIMER+0xa4>)
 8000366:	f043 0301 	orr.w	r3, r3, #1
 800036a:	6013      	str	r3, [r2, #0]
    //------- TIM2 -------
    TIM2->PSC = 9;
 800036c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000370:	2209      	movs	r2, #9
 8000372:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR  =12;// 1.6M*(1/140K) FREC DE MUESTREO DE 140KHZ
 8000374:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000378:	220c      	movs	r2, #12
 800037a:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM2->CCER  |=(1<<0);//ACTIVAMOS CANAL1
 800037c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000380:	6a1b      	ldr	r3, [r3, #32]
 8000382:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000386:	f043 0301 	orr.w	r3, r3, #1
 800038a:	6213      	str	r3, [r2, #32]
    TIM2->CR1|=(1<<0);//activamos cuenta
 800038c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000396:	f043 0301 	orr.w	r3, r3, #1
 800039a:	6013      	str	r3, [r2, #0]
	TIM2->DIER |= TIM_DIER_UIE; //interrupcion por desbordamiento
 800039c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003a0:	68db      	ldr	r3, [r3, #12]
 80003a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003a6:	f043 0301 	orr.w	r3, r3, #1
 80003aa:	60d3      	str	r3, [r2, #12]
    
}
 80003ac:	bf00      	nop
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	40010000 	.word	0x40010000

080003bc <confADC>:



void confADC(void){
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
	/*EMPEZAMOS LA CONFIGURACIÓN DEL ADC1 CON LA CONVERSIÓN EN EL CANAL 13*/
	//ADC1->SQR3|=(13<<0);
	ADC1->CR2|=(3<<0);//ACTIVAMOS CONTINUOS CONV Y ADCON
 80003c0:	4b0e      	ldr	r3, [pc, #56]	@ (80003fc <confADC+0x40>)
 80003c2:	689b      	ldr	r3, [r3, #8]
 80003c4:	4a0d      	ldr	r2, [pc, #52]	@ (80003fc <confADC+0x40>)
 80003c6:	f043 0303 	orr.w	r3, r3, #3
 80003ca:	6093      	str	r3, [r2, #8]
    ADC1->CR2|=(1<<30);//INICIAMOS LA CONVERSIÓN
 80003cc:	4b0b      	ldr	r3, [pc, #44]	@ (80003fc <confADC+0x40>)
 80003ce:	689b      	ldr	r3, [r3, #8]
 80003d0:	4a0a      	ldr	r2, [pc, #40]	@ (80003fc <confADC+0x40>)
 80003d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80003d6:	6093      	str	r3, [r2, #8]
	ADC1->CR1|=(1<<8);//SACANMODE
 80003d8:	4b08      	ldr	r3, [pc, #32]	@ (80003fc <confADC+0x40>)
 80003da:	685b      	ldr	r3, [r3, #4]
 80003dc:	4a07      	ldr	r2, [pc, #28]	@ (80003fc <confADC+0x40>)
 80003de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003e2:	6053      	str	r3, [r2, #4]
	ADC1->SMPR2|=(2<<0); //ESTAMOS CONFIGURANDO 28 CICLOS DE MUESTREO
 80003e4:	4b05      	ldr	r3, [pc, #20]	@ (80003fc <confADC+0x40>)
 80003e6:	691b      	ldr	r3, [r3, #16]
 80003e8:	4a04      	ldr	r2, [pc, #16]	@ (80003fc <confADC+0x40>)
 80003ea:	f043 0302 	orr.w	r3, r3, #2
 80003ee:	6113      	str	r3, [r2, #16]
    
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	40012000 	.word	0x40012000

08000400 <confNVIC>:

void confNVIC(void){
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
	NVIC_EnableIRQ(TIM2_IRQn);
 8000404:	201c      	movs	r0, #28
 8000406:	f7ff fefd 	bl	8000204 <__NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 1);
 800040a:	2101      	movs	r1, #1
 800040c:	201c      	movs	r0, #28
 800040e:	f7ff ff17 	bl	8000240 <__NVIC_SetPriority>

}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}

08000416 <config>:

void config(void){
 8000416:	b580      	push	{r7, lr}
 8000418:	af00      	add	r7, sp, #0
    confRCC();
 800041a:	f7ff ff3b 	bl	8000294 <confRCC>
    confADC();
 800041e:	f7ff ffcd 	bl	80003bc <confADC>
    confGPIO();
 8000422:	f7ff ff55 	bl	80002d0 <confGPIO>
    confTIMER();
 8000426:	f7ff ff75 	bl	8000314 <confTIMER>
    confNVIC();
 800042a:	f7ff ffe9 	bl	8000400 <confNVIC>
}
 800042e:	bf00      	nop
 8000430:	bd80      	pop	{r7, pc}

08000432 <main>:
void confGPIO(void);
// ---------- Class ----------
// -------- Variables --------
// ----------- Main -----------

int main(void){
 8000432:	b580      	push	{r7, lr}
 8000434:	b082      	sub	sp, #8
 8000436:	af00      	add	r7, sp, #0
	config();
 8000438:	f7ff ffed 	bl	8000416 <config>
	//TIM1->CCR1=40;
	while(1){
		uint8_t value=0;
 800043c:	2300      	movs	r3, #0
 800043e:	71fb      	strb	r3, [r7, #7]
	while(1){
 8000440:	bf00      	nop
 8000442:	e7fb      	b.n	800043c <main+0xa>

08000444 <TIM2_IRQHandler>:
}
	 
	


void TIM2_IRQHandler(void){
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
	if(TIM2->SR & TIM_SR_UIF)
 800044a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800044e:	691b      	ldr	r3, [r3, #16]
 8000450:	f003 0301 	and.w	r3, r3, #1
 8000454:	2b00      	cmp	r3, #0
 8000456:	d012      	beq.n	800047e <TIM2_IRQHandler+0x3a>
	{
    //ADC1->CR2|=(1<<30);//
	//while(!(ADC1->SR & ADC_SR_EOC)); // Wait for conversion
	uint16_t value = ADC1->DR;
 8000458:	4b0c      	ldr	r3, [pc, #48]	@ (800048c <TIM2_IRQHandler+0x48>)
 800045a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800045c:	80fb      	strh	r3, [r7, #6]
	TIM1->CCR1 = (value * 80) >> 12; // Ajusta el ciclo de trabajo del PWM según el valor leído por el ADC
 800045e:	88fa      	ldrh	r2, [r7, #6]
 8000460:	4613      	mov	r3, r2
 8000462:	009b      	lsls	r3, r3, #2
 8000464:	4413      	add	r3, r2
 8000466:	011b      	lsls	r3, r3, #4
 8000468:	131a      	asrs	r2, r3, #12
 800046a:	4b09      	ldr	r3, [pc, #36]	@ (8000490 <TIM2_IRQHandler+0x4c>)
 800046c:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM2->SR &= ~TIM_SR_UIF;	
 800046e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000472:	691b      	ldr	r3, [r3, #16]
 8000474:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000478:	f023 0301 	bic.w	r3, r3, #1
 800047c:	6113      	str	r3, [r2, #16]
	}
}
 800047e:	bf00      	nop
 8000480:	370c      	adds	r7, #12
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	40012000 	.word	0x40012000
 8000490:	40010000 	.word	0x40010000

08000494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000498:	bf00      	nop
 800049a:	e7fd      	b.n	8000498 <NMI_Handler+0x4>

0800049c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a0:	bf00      	nop
 80004a2:	e7fd      	b.n	80004a0 <HardFault_Handler+0x4>

080004a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a8:	bf00      	nop
 80004aa:	e7fd      	b.n	80004a8 <MemManage_Handler+0x4>

080004ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <BusFault_Handler+0x4>

080004b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <UsageFault_Handler+0x4>

080004bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr

080004ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004ca:	b480      	push	{r7}
 80004cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004ce:	bf00      	nop
 80004d0:	46bd      	mov	sp, r7
 80004d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d6:	4770      	bx	lr

080004d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr

080004e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004e6:	b580      	push	{r7, lr}
 80004e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004ea:	f000 f83f 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
	...

080004f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004f8:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <SystemInit+0x20>)
 80004fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004fe:	4a05      	ldr	r2, [pc, #20]	@ (8000514 <SystemInit+0x20>)
 8000500:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000504:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000508:	bf00      	nop
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	e000ed00 	.word	0xe000ed00

08000518 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000518:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000550 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800051c:	f7ff ffea 	bl	80004f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000520:	480c      	ldr	r0, [pc, #48]	@ (8000554 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000522:	490d      	ldr	r1, [pc, #52]	@ (8000558 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000524:	4a0d      	ldr	r2, [pc, #52]	@ (800055c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000528:	e002      	b.n	8000530 <LoopCopyDataInit>

0800052a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800052c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800052e:	3304      	adds	r3, #4

08000530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000534:	d3f9      	bcc.n	800052a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000536:	4a0a      	ldr	r2, [pc, #40]	@ (8000560 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000538:	4c0a      	ldr	r4, [pc, #40]	@ (8000564 <LoopFillZerobss+0x22>)
  movs r3, #0
 800053a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800053c:	e001      	b.n	8000542 <LoopFillZerobss>

0800053e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800053e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000540:	3204      	adds	r2, #4

08000542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000544:	d3fb      	bcc.n	800053e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000546:	f000 f825 	bl	8000594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800054a:	f7ff ff72 	bl	8000432 <main>
  bx  lr    
 800054e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000550:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000558:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800055c:	080005fc 	.word	0x080005fc
  ldr r2, =_sbss
 8000560:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000564:	20000024 	.word	0x20000024

08000568 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000568:	e7fe      	b.n	8000568 <ADC_IRQHandler>
	...

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	@ (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	@ (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000000 	.word	0x20000000
 8000590:	20000020 	.word	0x20000020

08000594 <__libc_init_array>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	4d0d      	ldr	r5, [pc, #52]	@ (80005cc <__libc_init_array+0x38>)
 8000598:	4c0d      	ldr	r4, [pc, #52]	@ (80005d0 <__libc_init_array+0x3c>)
 800059a:	1b64      	subs	r4, r4, r5
 800059c:	10a4      	asrs	r4, r4, #2
 800059e:	2600      	movs	r6, #0
 80005a0:	42a6      	cmp	r6, r4
 80005a2:	d109      	bne.n	80005b8 <__libc_init_array+0x24>
 80005a4:	4d0b      	ldr	r5, [pc, #44]	@ (80005d4 <__libc_init_array+0x40>)
 80005a6:	4c0c      	ldr	r4, [pc, #48]	@ (80005d8 <__libc_init_array+0x44>)
 80005a8:	f000 f818 	bl	80005dc <_init>
 80005ac:	1b64      	subs	r4, r4, r5
 80005ae:	10a4      	asrs	r4, r4, #2
 80005b0:	2600      	movs	r6, #0
 80005b2:	42a6      	cmp	r6, r4
 80005b4:	d105      	bne.n	80005c2 <__libc_init_array+0x2e>
 80005b6:	bd70      	pop	{r4, r5, r6, pc}
 80005b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80005bc:	4798      	blx	r3
 80005be:	3601      	adds	r6, #1
 80005c0:	e7ee      	b.n	80005a0 <__libc_init_array+0xc>
 80005c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80005c6:	4798      	blx	r3
 80005c8:	3601      	adds	r6, #1
 80005ca:	e7f2      	b.n	80005b2 <__libc_init_array+0x1e>
 80005cc:	080005f4 	.word	0x080005f4
 80005d0:	080005f4 	.word	0x080005f4
 80005d4:	080005f4 	.word	0x080005f4
 80005d8:	080005f8 	.word	0x080005f8

080005dc <_init>:
 80005dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005de:	bf00      	nop
 80005e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005e2:	bc08      	pop	{r3}
 80005e4:	469e      	mov	lr, r3
 80005e6:	4770      	bx	lr

080005e8 <_fini>:
 80005e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ea:	bf00      	nop
 80005ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ee:	bc08      	pop	{r3}
 80005f0:	469e      	mov	lr, r3
 80005f2:	4770      	bx	lr
