<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_fe1433a7_A16</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A16'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_fe1433a7_A16')">rsnoc_z_H_R_U_P_B_fe1433a7_A16</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.89</td>
<td class="s10 cl rt"><a href="mod2521.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#Toggle" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182852"  onclick="showContent('inst_tag_182852')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182852_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182852_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182852_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182853"  onclick="showContent('inst_tag_182853')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182853_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182853_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182853_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182854"  onclick="showContent('inst_tag_182854')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182854_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182854_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182854_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182856"  onclick="showContent('inst_tag_182856')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182856_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182856_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182856_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182857"  onclick="showContent('inst_tag_182857')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182857_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182857_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182857_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182858"  onclick="showContent('inst_tag_182858')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182858_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182858_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182858_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182859"  onclick="showContent('inst_tag_182859')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182859_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182859_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182859_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2521.html#inst_tag_182855"  onclick="showContent('inst_tag_182855')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 98.89</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182855_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182855_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182855_Toggle" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_182852'>
<hr>
<a name="inst_tag_182852"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_182852" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182852_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182852_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182852_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93599" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_182853'>
<hr>
<a name="inst_tag_182853"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_182853" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182853_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182853_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182853_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93600" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_182854'>
<hr>
<a name="inst_tag_182854"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_182854" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182854_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182854_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182854_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93601" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_182856'>
<hr>
<a name="inst_tag_182856"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_182856" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182856_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182856_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182856_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93603" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_182857'>
<hr>
<a name="inst_tag_182857"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_182857" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182857_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182857_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182857_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93604" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_182858'>
<hr>
<a name="inst_tag_182858"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_182858" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182858_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182858_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182858_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93605" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_182859'>
<hr>
<a name="inst_tag_182859"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy21.html#tag_urg_inst_182859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182859_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182859_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182859_Toggle" > 91.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93606" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_182855'>
<hr>
<a name="inst_tag_182855"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_182855" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.89</td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182855_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182855_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2521.html#inst_tag_182855_Toggle" > 95.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2521.html#inst_tag_182855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.56</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1764.html#inst_tag_93602" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A16'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2521.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A16</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2521.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A16</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2521.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A16</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">86</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">86</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2521.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A16</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182852'>
<a name="inst_tag_182852_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182852" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182852_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182852" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182852_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182852" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182852_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182852" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182853'>
<a name="inst_tag_182853_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182853" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182853_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182853" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182853_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182853" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182853_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182853" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182854'>
<a name="inst_tag_182854_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182854" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182854_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182854" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182854_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182854" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182854_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182854" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182856'>
<a name="inst_tag_182856_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182856" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182856_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182856" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182856_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182856" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182856_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182856" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182857'>
<a name="inst_tag_182857_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182857" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182857_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182857" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182857_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182857" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182857_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182857" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182858'>
<a name="inst_tag_182858_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182858" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182858_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182858" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182858_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182858" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182858_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182858" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182859'>
<a name="inst_tag_182859_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182859_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182859_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">82</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182859_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182859" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_182855'>
<a name="inst_tag_182855_Line"></a>
<b>Line Coverage for Instance : <a href="mod2521.html#inst_tag_182855" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144934</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>144949</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
144933                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144934     1/1          		if ( ! Sys_Clk_RstN )
144935     1/1          			Full &lt;= #1.0 ( 1'b0 );
144936     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
144937                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
144938                  	assign Sys_Pwr_WakeUp = 1'b0;
144939                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
144940                  	assign Tx_0 = RxInt_0;
144941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
144942     1/1          		if ( ! Sys_Clk_RstN )
144943     1/1          			Reg_0 &lt;= #1.0 ( 16'b0 );
144944     1/1          		else if ( RxVld &amp; RxRdy )
144945     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
144946                  	// synopsys translate_off
144947                  	// synthesis translate_off
144948                  	always @( posedge Sys_Clk )
144949     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
144950     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
144951     <font color = "grey">unreachable  </font>				dontStop = 0;
144952     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
144953     <font color = "grey">unreachable  </font>				if (!dontStop) begin
144954     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
144955     <font color = "grey">unreachable  </font>					$stop;
144956                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
144957                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_182855_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2521.html#inst_tag_182855" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144939
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_182855_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2521.html#inst_tag_182855" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">86</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">86</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">43</td>
<td class="rt">95.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_182855_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2521.html#inst_tag_182855" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_128_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">144939</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144934</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">144942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144939     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144934     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144935     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
144936     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
144942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
144943     			Reg_0 <= #1.0 ( 16'b0 );
           <font color = "green">			==></font>
144944     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
144945     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_182852">
    <li>
      <a href="#inst_tag_182852_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182852_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182852_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182852_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_182853">
    <li>
      <a href="#inst_tag_182853_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182853_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182853_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182853_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_182854">
    <li>
      <a href="#inst_tag_182854_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182854_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182854_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182854_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_182855">
    <li>
      <a href="#inst_tag_182855_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182855_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182855_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182855_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_182856">
    <li>
      <a href="#inst_tag_182856_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182856_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182856_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182856_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_182857">
    <li>
      <a href="#inst_tag_182857_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182857_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182857_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182857_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_182858">
    <li>
      <a href="#inst_tag_182858_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182858_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182858_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182858_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_182859">
    <li>
      <a href="#inst_tag_182859_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_182859_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_182859_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_182859_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_fe1433a7_A16">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
