{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638830592604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638830592619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 17:43:12 2021 " "Processing started: Mon Dec 06 17:43:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638830592619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830592619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830592619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638830593167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/sei/sei.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/sei/sei.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sei-arch " "Found design unit 1: sei-arch" {  } { { "../sei/sei.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/sei/sei.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603603 ""} { "Info" "ISGN_ENTITY_NAME" "1 sei " "Found entity 1: sei" {  } { { "../sei/sei.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/sei/sei.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-arch " "Found design unit 1: RegisterFile-arch" {  } { { "../RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/RegisterFile/RegisterFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603606 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/RegisterFile/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/instructionmemory/instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/instructionmemory/instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "../InstructionMemory/InstructionMemory.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/InstructionMemory/InstructionMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603609 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../InstructionMemory/InstructionMemory.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/InstructionMemory/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/datamemory/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/datamemory/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../DataMemory/RAM.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/DataMemory/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603611 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../DataMemory/RAM.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/DataMemory/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch " "Found design unit 1: control-arch" {  } { { "../control/control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603614 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603617 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "../pc/pc.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/pc/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603619 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../pc/pc.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/pc/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603622 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638830603622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638830603672 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rt processor.vhd(31) " "VHDL Signal Declaration warning at processor.vhd(31): used implicit default value for signal \"rt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603679 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rs processor.vhd(32) " "VHDL Signal Declaration warning at processor.vhd(32): used implicit default value for signal \"rs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603679 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "shamt processor.vhd(33) " "VHDL Signal Declaration warning at processor.vhd(33): used implicit default value for signal \"shamt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603679 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memWrite processor.vhd(36) " "VHDL Signal Declaration warning at processor.vhd(36): used implicit default value for signal \"memWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603679 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUop processor.vhd(38) " "VHDL Signal Declaration warning at processor.vhd(38): used implicit default value for signal \"ALUop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603680 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readData1 processor.vhd(41) " "VHDL Signal Declaration warning at processor.vhd(41): used implicit default value for signal \"readData1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603680 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readData2 processor.vhd(41) " "VHDL Signal Declaration warning at processor.vhd(41): used implicit default value for signal \"readData2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603680 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataFromMemory processor.vhd(41) " "Verilog HDL or VHDL warning at processor.vhd(41): object \"dataFromMemory\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638830603680 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeData processor.vhd(41) " "VHDL Signal Declaration warning at processor.vhd(41): used implicit default value for signal \"writeData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603680 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeReg processor.vhd(43) " "VHDL Signal Declaration warning at processor.vhd(43): used implicit default value for signal \"writeReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638830603680 "|processor"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 6 processor.vhd(102) " "VHDL expression error at processor.vhd(102): expression has 32 elements, but must have 6 elements" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 102 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1638830603681 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address processor.vhd(101) " "VHDL error at processor.vhd(101): formal port or parameter \"address\" must have actual or default value" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 101 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1638830603681 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638830603682 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638830603777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 06 17:43:23 2021 " "Processing ended: Mon Dec 06 17:43:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638830603777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638830603777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638830603777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638830603777 ""}
