<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — ram stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="stt.html">stt</a></span> (16)
<br/><span class="tag"><a href="cach.html">cach</a></span> (13)
<br/><span class="tag"><a href="memori.html">memori</a></span> (12)
<br/><span class="tag"><a href="base.html">base</a></span> (8)
<br/><span class="tag"><a href="design.html">design</a></span> (7)
</div>
<h2><span class="ttl">Stem</span> ram$ (<a href="../words.html">all stems</a>)</h2>
<h3>67 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiCSHLWY.html">DAC-2015-LiCSHLWY</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A STT-RAM-based low-power hybrid register file for GPGPUs (<abbr title="Gushu Li">GL</abbr>, <abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Henry Hoffmann">HH</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Huazhong Yang">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2015-CanettiH0V.html">STOC-2015-CanettiH0V</a> <span class="tag"><a href="../tag/obfuscation.html" title="obfuscation">#obfuscation</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Succinct Garbling and Indistinguishability Obfuscation for RAM Programs (<abbr title="Ran Canetti">RC</abbr>, <abbr title="Justin Holmgren">JH</abbr>, <abbr title="Abhishek Jain">AJ</abbr>, <abbr title="Vinod Vaikuntanathan">VV</abbr>), pp. 429–437.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2015-GargLOS.html">STOC-2015-GargLOS</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Garbled RAM From One-Way Functions (<abbr title="Sanjam Garg">SG</abbr>, <abbr title="Steve Lu">SL</abbr>, <abbr title="Rafail Ostrovsky">RO</abbr>, <abbr title="Alessandra Scafuro">AS</abbr>), pp. 449–458.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2015-FletcherRKDD.html">ASPLOS-2015-FletcherRKDD</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Freecursive ORAM: [Nearly] Free Recursion and Integrity Verification for Position-based Oblivious RAM (<abbr title="Christopher W. Fletcher">CWF</abbr>, <abbr title="Ling Ren">LR</abbr>, <abbr title="Albert Kwon">AK</abbr>, <abbr title="Marten van Dijk">MvD</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 103–116.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2015-PallisterEH.html">CGO-2015-PallisterEH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing the flash-RAM energy trade-off in deeply embedded systems (<abbr title="James Pallister">JP</abbr>, <abbr title="Kerstin Eder">KE</abbr>, <abbr title="Simon J. Hollis">SJH</abbr>), pp. 115–124.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-EkenZWJLC.html">DAC-2014-EkenZWJLC</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability (<abbr title="Enes Eken">EE</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Wujie Wen">WW</abbr>, <abbr title="Rajiv V. Joshi">RVJ</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Yiran Chen">YC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-SamavatianAAS.html">DAC-2014-SamavatianAAS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient STT-RAM Last Level Cache Architecture for GPUs (<abbr title="Mohammad Hossein Samavatian">MHS</abbr>, <abbr title="Hamed Abbasitabar">HA</abbr>, <abbr title="Mohammad Arjomand">MA</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-WenZMC.html">DAC-2014-WenZMC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System (<abbr title="Wujie Wen">WW</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Mengjie Mao">MM</abbr>, <abbr title="Yiran Chen">YC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2014-AfshaniCT.html">ICALP-v1-2014-AfshaniCT</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Deterministic Rectangle Enclosure and Offline Dominance Reporting on the RAM (<abbr title="Peyman Afshani">PA</abbr>, <abbr title="Timothy M. Chan">TMC</abbr>, <abbr title="Konstantinos Tsakalidis">KT</abbr>), pp. 77–88.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-AhnYC.html">HPCA-2014-AhnYC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture (<abbr title="Junwhan Ahn">JA</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 25–36.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-FletcherRYDKD.html">HPCA-2014-FletcherRYDKD</a> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs (<abbr title="Christopher W. Fletcher">CWF</abbr>, <abbr title="Ling Ren">LR</abbr>, <abbr title="Xiangyao Yu">XY</abbr>, <abbr title="Marten van Dijk">MvD</abbr>, <abbr title="Omer Khan">OK</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 213–224.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-WangJXSX.html">HPCA-2014-WangJXSX</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Adaptive placement and migration policy for an STT-RAM-based hybrid cache (<abbr title="Zhe Wang">ZW</abbr>, <abbr title="Daniel A. Jiménez">DAJ</abbr>, <abbr title="Cong Xu">CX</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-XuNMJX.html">DAC-2013-XuNMJX</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Understanding the trade-offs in multi-level cell ReRAM memory design (<abbr title="Cong Xu">CX</abbr>, <abbr title="Dimin Niu">DN</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="Yuan Xie">YX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BiWL.html">DATE-2013-BiWL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>STT-RAM designs supporting dual-port accesses (<abbr title="Xiuyuan Bi">XB</abbr>, <abbr title="Mohamed Anis Weldon">MAW</abbr>, <abbr title="Hai Li">HL</abbr>), pp. 853–858.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LiSLXCX.html">DATE-2013-LiSLXCX</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Cache coherence enabled adaptive refresh for volatile STT-RAM (<abbr title="Jianhua Li">JL</abbr>, <abbr title="Liang Shi">LS</abbr>, <abbr title="Qing'an Li">QL</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Yinlong Xu">YX</abbr>), pp. 1247–1250.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LorenteVSPCLD.html">DATE-2013-LorenteVSPCLD</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Combining RAM technologies for hard-error recovery in L1 data caches working at very-low power modes (<abbr title="Vicente Lorente">VL</abbr>, <abbr title="Alejandro Valero">AV</abbr>, <abbr title="Julio Sahuquillo">JS</abbr>, <abbr title="Salvador Petit">SP</abbr>, <abbr title="Ramon Canal">RC</abbr>, <abbr title="Pedro López">PL</abbr>, <abbr title="José Duato">JD</abbr>), pp. 83–88.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangDX.html">DATE-2013-WangDX</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>OAP: an obstruction-aware cache management policy for STT-RAM last-level caches (<abbr title="Jue Wang">JW</abbr>, <abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 847–852.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangW.html">DATE-2013-WangW</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>TreeFTL: efficient RAM management for high performance of NAND flash-based storage systems (<abbr title="Chundong Wang">CW</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>), pp. 374–379.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-Ajtai.html">STOC-2013-Ajtai</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Lower bounds for RAMs and quantifier elimination (<abbr title="Miklós Ajtai">MA</abbr>), pp. 803–812.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-c2-2013-GolovinSMY.html">ICML-c2-2013-GolovinSMY</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Large-Scale Learning with Less RAM via Randomization (<abbr title="Daniel Golovin">DG</abbr>, <abbr title="D. Sculley">DS</abbr>, <abbr title="H. Brendan McMahan">HBM</abbr>, <abbr title="Michael Young">MY</abbr>), pp. 325–333.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-ChangRLJ.html">HPCA-2013-ChangRLJ</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM (<abbr title="Mu-Tien Chang">MTC</abbr>, <abbr title="Paul Rosenfeld">PR</abbr>, <abbr title="Shih-Lien Lu">SLL</abbr>, <abbr title="Bruce Jacob">BJ</abbr>), pp. 143–154.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-HuangCK.html">DAC-2012-HuangCK</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Joint management of RAM and flash memory with access pattern considerations (<abbr title="Po-Chun Huang">PCH</abbr>, <abbr title="Yuan-Hao Chang">YHC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 882–887.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JogMXXNID.html">DAC-2012-JogMXXNID</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs (<abbr title="Adwait Jog">AJ</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Cong Xu">CX</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="Ravishankar Iyer">RI</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 243–252.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KimYL.html">DAC-2012-KimYL</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Write performance improvement by hiding R drift latency in phase-change RAM (<abbr title="Youngsik Kim">YK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 897–906.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-WenZCWX.html">DAC-2012-WenZCWX</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method (<abbr title="Wujie Wen">WW</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 1191–1196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KwonKKYL.html">DATE-2012-KwonKKYL</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>A case study on the application of real phase-change RAM to main memory subsystem (<abbr title="Suknam Kwon">SK</abbr>, <abbr title="Dongki Kim">DK</abbr>, <abbr title="Youngsik Kim">YK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 264–267.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YunLY.html">DATE-2012-YunLY</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Bloom filter-based dynamic wear leveling for phase-change RAM (<abbr title="Joosung Yun">JY</abbr>, <abbr title="Sunggu Lee">SL</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>), pp. 1513–1518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ZhangWLJC.html">DATE-2012-ZhangWLJC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Asymmetry of MTJ switching and its implication to STT-RAM designs (<abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Xiaobin Wang">XW</abbr>, <abbr title="Yong Li">YL</abbr>, <abbr title="Alex K. Jones">AKJ</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 1313–1318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2012-KimPSLDC.html">SIGMOD-2012-KimPSLDC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>CloudRAMSort: fast and efficient large-scale distributed RAM sort on shared-nothing cluster (<abbr title="Changkyu Kim">CK</abbr>, <abbr title="Jongsoo Park">JP</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="Hongrae Lee">HL</abbr>, <abbr title="Pradeep Dubey">PD</abbr>, <abbr title="Jatin Chhugani">JC</abbr>), pp. 841–850.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sle.png" alt="SLE"/><a href="../SLE-2012-AbedBSYAK.html">SLE-2012-AbedBSYAK</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TouchRAM: A Multitouch-Enabled Tool for Aspect-Oriented Software Design (<abbr title="Wisam Al Abed">WAA</abbr>, <abbr title="Valentin Bonnet">VB</abbr>, <abbr title="Matthias Schöttle">MS</abbr>, <abbr title="Engin Yildirim">EY</abbr>, <abbr title="Omar Alam">OA</abbr>, <abbr title="Jörg Kienzle">JK</abbr>), pp. 275–285.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-LiZXH.html">LCTES-2012-LiZXH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache (<abbr title="Qing'an Li">QL</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Yanxiang He">YH</abbr>), pp. 109–118.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenLCP.html">DATE-2011-ChenLCP</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>3D-ICML: A 3D bipolar ReRAM design with interleaved complementary memory layers (<abbr title="Yi-Chung Chen">YCC</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Robinson E. Pino">REP</abbr>), pp. 583–586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2011-DebnathSL.html">SIGMOD-2011-DebnathSL</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>SkimpyStash: RAM space skimpy key-value store on flash-based storage (<abbr title="Biplob K. Debnath">BKD</abbr>, <abbr title="Sudipta Sengupta">SS</abbr>, <abbr title="Jin Li">JL</abbr>), pp. 25–36.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2011-GoodrichM.html">ICALP-v2-2011-GoodrichM</a> <span class="tag"><a href="../tag/outsourcing.html" title="outsourcing">#outsourcing</a></span> <span class="tag"><a href="../tag/privacy.html" title="privacy">#privacy</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Privacy-Preserving Access of Outsourced Data via Oblivious RAM Simulation (<abbr title="Michael T. Goodrich">MTG</abbr>, <abbr title="Michael Mitzenmacher">MM</abbr>), pp. 576–587.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-SmullenMNGS.html">HPCA-2011-SmullenMNGS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Relaxing non-volatility for fast and energy-efficient STT-RAM caches (<abbr title="Clinton Wills Smullen IV">CWSI</abbr>, <abbr title="Vidyabhushan Mohan">VM</abbr>, <abbr title="Anurag Nigam">AN</abbr>, <abbr title="Sudhanva Gurumurthi">SG</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>), pp. 50–61.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2011-OngaroRSOR.html">SOSP-2011-OngaroRSOR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast crash recovery in RAMCloud (<abbr title="Diego Ongaro">DO</abbr>, <abbr title="Stephen M. Rumble">SMR</abbr>, <abbr title="Ryan Stutsman">RS</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>), pp. 29–41.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLWZXZ.html">DATE-2010-ChenLWZXZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM) (<abbr title="Yiran Chen">YC</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Xiaobin Wang">XW</abbr>, <abbr title="Wenzhong Zhu">WZ</abbr>, <abbr title="Wei Xu">WX</abbr>, <abbr title="Tong Zhang">TZ</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-Ajtai.html">STOC-2010-Ajtai</a></dt><dd>Oblivious RAMs without cryptogrpahic assumptions (<abbr title="Miklós Ajtai">MA</abbr>), pp. 181–190.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-YangCR.html">LCTES-2009-YangCR</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>Eliminating the call stack to save RAM (<abbr title="Xuejun Yang">XY</abbr>, <abbr title="Nathan Cooprider">NC</abbr>, <abbr title="John Regehr">JR</abbr>), pp. 60–69.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DongWSXLC.html">DAC-2008-DongWSXLC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement (<abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Xiaoxia Wu">XW</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Hai Helen Li">HHL</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-ParkLLP.html">SAC-2008-ParkLLP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/file%20system.html" title="file system">#file system</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>PFFS: a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash (<abbr title="Youngwoo Park">YP</abbr>, <abbr title="Seung-Ho Lim">SHL</abbr>, <abbr title="Chul Lee">CL</abbr>, <abbr title="Kyu Ho Park">KHP</abbr>), pp. 1498–1503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2007-CoopriderR.html">PLDI-2007-CoopriderR</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Offline compression for on-chip ram (<abbr title="Nathan Cooprider">NC</abbr>, <abbr title="John Regehr">JR</abbr>), pp. 363–372.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PanCHCLCLLHWLLTYMCCPHCH.html">DAC-2006-PanCHCLCLLHWLLTYMCCPHCH</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications (<abbr title="Jyh-Shin Pan">JSP</abbr>, <abbr title="Hao-Cheng Chen">HCC</abbr>, <abbr title="Bing-Yu Hsieh">BYH</abbr>, <abbr title="Hong-Ching Chen">HCC</abbr>, <abbr title="Roger Lee">RL</abbr>, <abbr title="Ching-Ho Chu">CHC</abbr>, <abbr title="Yuan-Chin Liu">YCL</abbr>, <abbr title="Chuan Liu">CL</abbr>, <abbr title="Lily Huang">LH</abbr>, <abbr title="Chang-Long Wu">CLW</abbr>, <abbr title="Meng-Hsueh Lin">MHL</abbr>, <abbr title="Chun-Yiu Lin">CYL</abbr>, <abbr title="Shang-Nien Tsai">SNT</abbr>, <abbr title="Jenn-Ning Yang">JNY</abbr>, <abbr title="Chang-Po Ma">CPM</abbr>, <abbr title="Yung Cheng">YC</abbr>, <abbr title="Shu-Hung Chou">SHC</abbr>, <abbr title="Hsiu-Chen Peng">HCP</abbr>, <abbr title="Peng-Chuan Huang">PCH</abbr>, <abbr title="Benjamin Chiu">BC</abbr>, <abbr title="Alex Ho">AH</abbr>), pp. 290–291.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-TsengLC.html">DATE-2006-TsengLC</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap (<abbr title="Tsu-Wei Tseng">TWT</abbr>, <abbr title="Jin-Fu Li">JFL</abbr>, <abbr title="Da-Ming Chang">DMC</abbr>), pp. 53–58.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BodeanBL.html">DATE-2005-BodeanBL</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>New Schemes for Self-Testing RAM (<abbr title="Ghenadie Bodean">GB</abbr>, <abbr title="Diana Bodean">DB</abbr>, <abbr title="A. Labunetz">AL</abbr>), pp. 858–859.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SchanstraG.html">DATE-2003-SchanstraG</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/test%20coverage.html" title="test coverage">#test coverage</a></span></dt><dd>Consequences of RAM Bitline Twisting for Test Coverage (<abbr title="Ivo Schanstra">IS</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 11176–11177.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2003-FraguelaRFPT.html">PPoPP-2003-FraguelaRFPT</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming the FlexRAM parallel intelligent memory system (<abbr title="Basilio B. Fraguela">BBF</abbr>, <abbr title="Jose Renau">JR</abbr>, <abbr title="Paul Feautrier">PF</abbr>, <abbr title="David A. Padua">DAP</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 49–60.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2000-Hagerup.html">ICALP-2000-Hagerup</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Improved Shortest Paths on the Word RAM (<abbr title="Torben Hagerup">TH</abbr>), pp. 61–72.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2000-XiaoZK.html">HPDC-2000-XiaoZK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Incorporating Job Migration and Network RAM to Share Cluster Memory Resources (<abbr title="Li Xiao">LX</abbr>, <abbr title="Xiaodong Zhang">XZ</abbr>, <abbr title="Stefan A. Kubricht">SAK</abbr>), pp. 71–78.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ChakrabortyGBKM.html">DATE-1999-ChakrabortyGBKM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A Physical Design Tool for Built-in Self-Repairable Static RAMs (<abbr title="Kanad Chakraborty">KC</abbr>, <abbr title="Anurag Gupta">AG</abbr>, <abbr title="Mayukh Bhattacharya">MB</abbr>, <abbr title="Shriram Kulkarni">SK</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), p. 714–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-HellebrandWY.html">DATE-1999-HellebrandWY</a> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Symmetric Transparent BIST for RAMs (<abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Vyacheslav N. Yarmolik">VNY</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1999-Ajtai.html">STOC-1999-Ajtai</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Determinism versus Non-Determinism for Linear Time RAMs (Extended Abstract) (<abbr title="Miklós Ajtai">MA</abbr>), pp. 632–641.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RenovellPFZ.html">DATE-1998-RenovellPFZ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>RAM-Based FPGA’s: A Test Approach for the Configurable Logic (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Joan Figueras">JF</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 82–88.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-YarmolikHW.html">DATE-1998-YarmolikHW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs (<abbr title="Vyacheslav N. Yarmolik">VNY</abbr>, <abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 173–179.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1998-Hagerup.html">ICALP-1998-Hagerup</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Simpler and Faster Dictionaries on the AC0 RAM (<abbr title="Torben Hagerup">TH</abbr>), pp. 79–90.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ChakrabortyM.html">EDTC-1997-ChakrabortyM</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A programmable boundary scan technique for board-level, parallel functional duplex march testing of word-oriented multiport static RAMs (<abbr title="Kanad Chakraborty">KC</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 330–334.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1996-Miltersen.html">ICALP-1996-Miltersen</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Lower Bounds for Static Dictionaries on RAMs with Bit Operations But No Multiplication (<abbr title="Peter Bro Miltersen">PBM</abbr>), pp. 442–453.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-ChandnaKBRS.html">DAC-1995-ChandnaKBRS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>The Aurora RAM Compiler (<abbr title="Ajay Chandna">AC</abbr>, <abbr title="C. David Kibler">CDK</abbr>, <abbr title="Richard B. Brown">RBB</abbr>, <abbr title="Mark Roberts">MR</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 261–266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-SimonS.html">STOC-1992-SimonS</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>On the Complexity of RAM with Various Operation Sets (<abbr title="Janos Simon">JS</abbr>, <abbr title="Mario Szegedy">MS</abbr>), pp. 624–631.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-Ostrovsky.html">STOC-1990-Ostrovsky</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Computation on Oblivious RAMs (<abbr title="Rafail Ostrovsky">RO</abbr>), pp. 514–523.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1990-Wiedermann.html">ICALP-1990-Wiedermann</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/normalisation.html" title="normalisation">#normalisation</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Normalizing and Accelerating RAM Computations and the Problem of Reasonable Space Measures (<abbr title="Juraj Wiedermann">JW</abbr>), pp. 125–138.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-1990-GrandjeanR.html">CSL-1990-GrandjeanR</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>RAM with Compact Memory: A Realistic and Robust Model of Computation (<abbr title="Etienne Grandjean">EG</abbr>, <abbr title="J. M. Robson">JMR</abbr>), pp. 195–233.</dd> <div class="pagevis" style="width:38px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-HemmadyR.html">DAC-1989-HemmadyR</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Repair of Redundant RAMs (<abbr title="V. G. Hemmady">VGH</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 710–713.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1989-CopelandKKS.html">VLDB-1989-CopelandKKS</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>The Case For Safe RAM (<abbr title="George P. Copeland">GPC</abbr>, <abbr title="Tom W. Keller">TWK</abbr>, <abbr title="Ravi Krishnamurthy">RK</abbr>, <abbr title="Marc G. Smith">MGS</abbr>), pp. 327–335.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1987-Goldreich.html">STOC-1987-Goldreich</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a Theory of Software Protection and Simulation by Oblivious RAMs (<abbr title="Oded Goldreich">OG</abbr>), pp. 182–194.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1986-DymondR.html">ICALP-1986-DymondR</a> <span class="tag"><a href="../tag/context-free%20grammar.html" title="context-free grammar">#context-free grammar</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Parallel RAMs with Owned Global Memory and Deterministic Context-Free Language Recognition (Extended Abstract) (<abbr title="Patrick W. Dymond">PWD</abbr>, <abbr title="Walter L. Ruzzo">WLR</abbr>), pp. 95–104.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-CookD.html">STOC-1982-CookD</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Bounds on the Time for Parallel RAM’s to Compute Simple Functions (<abbr title="Stephen A. Cook">SAC</abbr>, <abbr title="Cynthia Dwork">CD</abbr>), pp. 231–233.</dd> <div class="pagevis" style="width:2px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>