
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036359                       # Number of seconds simulated
sim_ticks                                 36358649502                       # Number of ticks simulated
final_tick                               565923029439                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271504                       # Simulator instruction rate (inst/s)
host_op_rate                                   351625                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3055600                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913116                       # Number of bytes of host memory used
host_seconds                                 11899.02                       # Real time elapsed on the host
sim_insts                                  3230632182                       # Number of instructions simulated
sim_ops                                    4183988310                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2162048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1934848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       468224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4570496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1155840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1155840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16891                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3658                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35707                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9030                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9030                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59464475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53215618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        59848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12877926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               125705879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        59848                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             147860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31789960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31789960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31789960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59464475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53215618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        59848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12877926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              157495839                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87191007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30985821                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25413988                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013717                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13236059                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12094718                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87484                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32023693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170149136                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30985821                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15258167                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36581014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10806495                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7429894                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15669783                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84794537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.466199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48213523     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649367      4.30%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198520      3.77%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440351      4.06%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024702      3.57%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579475      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026584      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699025      3.18%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962990     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84794537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355379                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951453                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33688182                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7012013                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34797366                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543480                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8753487                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077539                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6633                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201820249                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51019                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8753487                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35351573                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3325759                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       989862                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33643336                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2730512                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195000027                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13167                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1701751                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752302                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           66                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270771476                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909311546                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909311546                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102512212                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34155                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18125                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7264866                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19247945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241103                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3319264                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183916307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147790453                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283859                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60982443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186404743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2091                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84794537                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906383                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30550061     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17826421     21.02%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12049068     14.21%     71.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7640753      9.01%     80.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7516232      8.86%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441484      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3374723      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743409      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652386      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84794537                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082073     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204901     13.24%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260109     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121583393     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015165      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15747909     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8427964      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147790453                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695019                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010468                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382206424                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244933937                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143647153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149337579                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264249                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7035816                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          433                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1076                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2290991                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8753487                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2548171                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161488                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183950442                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308933                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19247945                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032664                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18113                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6665                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1076                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358469                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145215206                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14805401                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575243                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22995562                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587795                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8190161                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665484                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143792800                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143647153                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93717266                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261661847                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647500                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358162                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61532121                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039357                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76041050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166367                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30723664     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454180     26.90%     67.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379522     11.02%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291265      5.64%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3686799      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811343      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2006460      2.64%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010306      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3677511      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76041050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3677511                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256317580                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376669836                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2396470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871910                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871910                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146907                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146907                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655669263                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197030261                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189275199                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87191007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30973902                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27084034                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1957489                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15532077                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14901713                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2223572                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61544                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36515178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172367431                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30973902                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17125285                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35482910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9614543                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4403910                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18000502                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       775750                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84047913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48565003     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1757190      2.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3219988      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3015488      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4977262      5.92%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5169757      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1222301      1.45%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          921626      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15199298     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84047913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355242                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.976895                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37668435                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4263847                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34337981                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137393                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7640256                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3365444                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5641                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192802054                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7640256                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39248876                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1613987                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       469677                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32880416                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2194700                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187733863                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        749736                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       887301                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249183974                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    854477058                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    854477058                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162386677                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86797278                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22072                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10812                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5874919                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28928123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6274319                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105221                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2184627                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177724181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21608                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150060908                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198146                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53164092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146097876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84047913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785421                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29147925     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15638020     18.61%     53.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13715266     16.32%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8356814      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8745960     10.41%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5160200      6.14%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2264407      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       603936      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       415385      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84047913                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         588762     66.34%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189375     21.34%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109386     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117679938     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1181229      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10798      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25863715     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5325228      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150060908                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721059                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             887523                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385255395                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230910367                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145191337                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150948431                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368129                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8234105                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          487                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1532167                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7640256                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         970907                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63737                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177745793                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28928123                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6274319                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10812                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          487                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1043320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2195341                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147274472                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24865623                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2786433                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30062358                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22268905                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5196735                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689102                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145352375                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145191337                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89199298                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217562679                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665210                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409994                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109129948                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123943567                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53802924                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1962677                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76407657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35191682     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16171057     21.16%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9050004     11.84%     79.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3064322      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2937626      3.84%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1228684      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3288133      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       952378      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4523771      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76407657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109129948                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123943567                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25436167                       # Number of memory references committed
system.switch_cpus1.commit.loads             20694015                       # Number of loads committed
system.switch_cpus1.commit.membars              10796                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19411788                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108188177                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1673261                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4523771                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249630377                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363139688                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3143094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109129948                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123943567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109129948                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.798965                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.798965                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.251619                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.251619                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681354735                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190259953                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198826585                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21592                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87191007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32710166                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26688585                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2184033                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13883777                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12890311                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3384949                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95982                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33908772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177722882                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32710166                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16275260                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38524459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11391965                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5278316                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16509703                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       843603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86901446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48376987     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3161755      3.64%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4720719      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3283593      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2294419      2.64%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2243296      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1366328      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2903971      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18550378     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86901446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375155                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038317                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34867154                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5518098                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36790490                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       536092                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9189606                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5508194                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     212878119                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9189606                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36818999                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507592                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2189341                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35335021                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2860882                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206557157                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1194454                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       972257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289757109                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961548093                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961548093                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178398290                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111358819                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37172                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17784                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8484766                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18940999                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9692757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115738                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3028231                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192499002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153794400                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305274                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64151984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196343991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86901446                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769757                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916022                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31212088     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17294759     19.90%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12612141     14.51%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8322978      9.58%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8363897      9.62%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4027120      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3580550      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       671367      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       816546      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86901446                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         838698     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166067     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173816     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128644042     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1941759      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17721      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15118344      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8072534      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153794400                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763879                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1178581                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    395974101                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    256686895                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149539178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154972981                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481977                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7348958                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6427                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2321376                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9189606                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         262230                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50312                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192534510                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       666407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18940999                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9692757                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17784                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1332731                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2519024                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150965727                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14125430                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2828673                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22001749                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21452839                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7876319                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731437                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149603692                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149539178                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96894760                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275309948                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715076                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103725442                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127856121                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64678635                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2201534                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77711840                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645259                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29854880     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22195220     28.56%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8389220     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4694057      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3980207      5.12%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779882      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1702545      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1161850      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3953979      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77711840                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103725442                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127856121                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18963422                       # Number of memory references committed
system.switch_cpus2.commit.loads             11592041                       # Number of loads committed
system.switch_cpus2.commit.membars              17722                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18550549                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115103377                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2644394                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3953979                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266292617                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          394264997                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 289561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103725442                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127856121                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103725442                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840594                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840594                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189635                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189635                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       678024813                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208036277                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195646800                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35444                       # number of misc regfile writes
system.l20.replacements                         16901                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676922                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27141                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.940938                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.957458                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.781269                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5813.317371                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4408.943902                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001363                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000369                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567707                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430561                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78979                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78979                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17790                       # number of Writeback hits
system.l20.Writeback_hits::total                17790                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78979                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78979                       # number of overall hits
system.l20.overall_hits::total                  78979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16891                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16901                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16891                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16901                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16891                       # number of overall misses
system.l20.overall_misses::total                16901                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2192684059                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2193889254                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2192684059                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2193889254                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2192684059                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2193889254                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95870                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95880                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17790                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17790                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95880                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95880                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176187                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176272                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176187                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176272                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176187                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176272                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129813.750459                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129808.251228                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129813.750459                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129808.251228                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129813.750459                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129808.251228                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4209                       # number of writebacks
system.l20.writebacks::total                     4209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16891                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16901                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16891                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16901                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16891                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16901                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2033690140                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2034801431                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2033690140                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2034801431                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2033690140                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2034801431                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176187                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176272                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176187                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176272                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176187                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176272                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120400.813451                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120395.327555                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120400.813451                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120395.327555                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120400.813451                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120395.327555                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15131                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          193380                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25371                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.622088                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          234.751686                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.671625                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5735.592823                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4262.983866                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022925                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000652                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.560116                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.416307                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38765                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38765                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10519                       # number of Writeback hits
system.l21.Writeback_hits::total                10519                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38765                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38765                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38765                       # number of overall hits
system.l21.overall_hits::total                  38765                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15116                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15131                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15116                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15131                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15116                       # number of overall misses
system.l21.overall_misses::total                15131                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1923481                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1843374321                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1845297802                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1923481                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1843374321                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1845297802                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1923481                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1843374321                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1845297802                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53881                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53896                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10519                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10519                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53881                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53896                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53881                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53896                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280544                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280744                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280544                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280744                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280544                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280744                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 121948.552593                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 121954.781706                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 121948.552593                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 121954.781706                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128232.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 121948.552593                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 121954.781706                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2387                       # number of writebacks
system.l21.writebacks::total                     2387                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15116                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15131                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15116                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15131                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15116                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15131                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1700822027                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1702604622                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1700822027                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1702604622                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1782595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1700822027                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1702604622                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280544                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280744                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280544                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280744                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280544                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280744                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112517.995965                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 112524.262904                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 112517.995965                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 112524.262904                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118839.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 112517.995965                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 112524.262904                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3675                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          336515                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15963                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.080937                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          691.719420                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.031229                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1749.885628                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.464882                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9825.898841                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056292                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001305                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142406                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000363                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799634                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30551                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30551                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10038                       # number of Writeback hits
system.l22.Writeback_hits::total                10038                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30551                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30551                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30551                       # number of overall hits
system.l22.overall_hits::total                  30551                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3658                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3675                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3658                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3675                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3658                       # number of overall misses
system.l22.overall_misses::total                 3675                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2507621                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    470076091                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      472583712                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2507621                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    470076091                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       472583712                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2507621                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    470076091                       # number of overall miss cycles
system.l22.overall_miss_latency::total      472583712                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34209                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34226                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10038                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10038                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34209                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34226                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34209                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34226                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.106931                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.107375                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.106931                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.107375                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.106931                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.107375                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 147507.117647                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128506.312466                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128594.207347                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 147507.117647                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128506.312466                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128594.207347                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 147507.117647                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128506.312466                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128594.207347                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2434                       # number of writebacks
system.l22.writebacks::total                     2434                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3658                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3675                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3658                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3675                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3658                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3675                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2346883                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    435606130                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    437953013                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2346883                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    435606130                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    437953013                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2346883                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    435606130                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    437953013                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106931                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.107375                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.106931                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.107375                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.106931                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.107375                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 138051.941176                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119083.141061                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119170.887891                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 138051.941176                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119083.141061                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119170.887891                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 138051.941176                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119083.141061                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119170.887891                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015677433                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846686.241818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15669772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15669772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15669772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15669772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15669772                       # number of overall hits
system.cpu0.icache.overall_hits::total       15669772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15669783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15669783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15669783                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15669783                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15669783                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15669783                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191903575                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.375330                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496019                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503981                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11639066                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11639066                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17225                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17225                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19348506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19348506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19348506                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19348506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357610                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357695                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357695                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357695                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357695                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14674664464                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14674664464                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6153985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6153985                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14680818449                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14680818449                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14680818449                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14680818449                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11996676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11996676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706201                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706201                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706201                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706201                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029809                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029809                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018151                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018151                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018151                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018151                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41035.386214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41035.386214                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72399.823529                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72399.823529                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41042.839427                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41042.839427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41042.839427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41042.839427                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17790                       # number of writebacks
system.cpu0.dcache.writebacks::total            17790                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261740                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261740                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261825                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261825                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95870                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2859972921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2859972921                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2859972921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2859972921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2859972921                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2859972921                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29831.781798                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29831.781798                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29831.781798                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29831.781798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29831.781798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29831.781798                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993791                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929466476                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714882.797048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993791                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18000486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18000486                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18000486                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18000486                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18000486                       # number of overall hits
system.cpu1.icache.overall_hits::total       18000486                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2040332                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2040332                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2040332                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2040332                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2040332                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2040332                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18000502                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18000502                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18000502                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18000502                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18000502                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18000502                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 127520.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 127520.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 127520.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 127520.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1938825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1938825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1938825                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1938825                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       129255                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       129255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       129255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       129255                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53881                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232291800                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54137                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4290.814046                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.964647                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.035353                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827987                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172013                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22580449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22580449                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4720540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4720540                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10811                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10796                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10796                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27300989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27300989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27300989                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27300989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171174                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171174                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171174                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171174                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171174                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12924214596                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12924214596                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12924214596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12924214596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12924214596                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12924214596                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22751623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22751623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4720540                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4720540                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27472163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27472163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27472163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27472163                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007524                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007524                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006231                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75503.374321                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75503.374321                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75503.374321                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75503.374321                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75503.374321                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75503.374321                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10519                       # number of writebacks
system.cpu1.dcache.writebacks::total            10519                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       117293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       117293                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       117293                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       117293                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       117293                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       117293                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53881                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53881                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53881                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53881                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2125029880                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2125029880                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2125029880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2125029880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2125029880                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2125029880                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39439.317756                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39439.317756                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39439.317756                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39439.317756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39439.317756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39439.317756                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.031224                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022860249                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209201.401728                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.031224                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025691                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740435                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16509684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16509684                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16509684                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16509684                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16509684                       # number of overall hits
system.cpu2.icache.overall_hits::total       16509684                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2854455                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2854455                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2854455                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2854455                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2854455                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2854455                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16509703                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16509703                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16509703                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16509703                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16509703                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16509703                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150234.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150234.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150234.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150234.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150234.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150234.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2524942                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2524942                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2524942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2524942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2524942                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2524942                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       148526                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       148526                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       148526                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       148526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       148526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       148526                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34209                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165264554                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34465                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4795.141564                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.047621                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.952379                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902530                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097470                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10752440                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10752440                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7335938                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7335938                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17752                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17752                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17722                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17722                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18088378                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18088378                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18088378                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18088378                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68846                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68846                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68846                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68846                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68846                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2229838295                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2229838295                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2229838295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2229838295                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2229838295                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2229838295                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10821286                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10821286                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7335938                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7335938                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17722                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17722                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18157224                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18157224                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18157224                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18157224                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32388.785042                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32388.785042                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32388.785042                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32388.785042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32388.785042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32388.785042                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10038                       # number of writebacks
system.cpu2.dcache.writebacks::total            10038                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34637                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34637                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34637                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34637                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34637                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34637                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34209                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34209                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34209                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34209                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34209                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34209                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    710785752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    710785752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    710785752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    710785752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    710785752                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    710785752                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20777.741296                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20777.741296                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20777.741296                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20777.741296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20777.741296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20777.741296                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
