# Cache
------------------------------------------------------------------------------------------------------------------------
 PROJECT HIGHLIGHTS
------------------------------------------------------------------------------------------------------------------------
  1) Developed a Python-based simulator to analyze cache hit and miss rates under varying configurations (cache size, block size,       associativity).
  
  2) Implemented LRU replacement policy and visualized results using matplotlib to interpret cache efficiency trends.

  3) Handled input trace files to simulate memory address access patterns and generated reports on performance metrics
--------------------------------------------------------------------------------------------------------------------------
 Potential Enhancement:
-------------------------------------------------------------------------------------------------------------------------- 
 1) implement mutilevel caches
 2) Performance Metrics: Measure and report execution times of the simulator to discuss scalability.
 
