<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element alt_xcvr_reconfig_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element alt_xcvr_reconfig_0.reconfig_mgmt
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element ctl_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element ctl_0.modular_sgdma_dispatcher_0_csr
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element ctl_0.modular_sgdma_dispatcher_0_descriptor_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element master_read
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element master_write
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element onchip_memory2_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element onchip_memory2_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "117440512";
         type = "String";
      }
   }
   element pcie_cv_hip_avmm_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pcie_cv_hip_avmm_0.Cra
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element pcie_cv_hip_avmm_0.Txs
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element pio_coder_rst
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element pio_coder_rst.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "67108896";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="FIFO" />
 <parameter name="device" value="5CGXFC9D6F27C7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="4" />
 <parameter name="projectName">PCIe_Fundamental.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="alt_xcvr_reconfig_0_mgmt_clk_clk"
   internal="alt_xcvr_reconfig_0.mgmt_clk_clk"
   type="clock"
   dir="end" />
 <interface
   name="alt_xcvr_reconfig_0_mgmt_rst_reset"
   internal="alt_xcvr_reconfig_0.mgmt_rst_reset"
   type="reset"
   dir="end" />
 <interface
   name="alt_xcvr_reconfig_0_reconfig_mgmt"
   internal="alt_xcvr_reconfig_0.reconfig_mgmt"
   type="avalon"
   dir="end" />
 <interface name="clk_0_clk" internal="clk_0.clk" type="clock" dir="start" />
 <interface
   name="clk_0_clk_reset"
   internal="clk_0.clk_reset"
   type="reset"
   dir="start" />
 <interface
   name="master_read_control"
   internal="master_read.control"
   type="conduit"
   dir="end" />
 <interface
   name="master_read_user"
   internal="master_read.user"
   type="conduit"
   dir="end" />
 <interface
   name="master_write_control"
   internal="master_write.control"
   type="conduit"
   dir="end" />
 <interface
   name="master_write_user"
   internal="master_write.user"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_cv_hip_avmm_0_hip_ctrl"
   internal="pcie_cv_hip_avmm_0.hip_ctrl"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_cv_hip_avmm_0_hip_pipe"
   internal="pcie_cv_hip_avmm_0.hip_pipe"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_cv_hip_avmm_0_hip_serial"
   internal="pcie_cv_hip_avmm_0.hip_serial"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_cv_hip_avmm_0_npor"
   internal="pcie_cv_hip_avmm_0.npor"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_cv_hip_avmm_0_reconfig_clk_locked"
   internal="pcie_cv_hip_avmm_0.reconfig_clk_locked"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_cv_hip_avmm_0_refclk"
   internal="pcie_cv_hip_avmm_0.refclk"
   type="clock"
   dir="end" />
 <interface
   name="pio_coder_rst_external_connection"
   internal="pio_coder_rst.external_connection"
   type="conduit"
   dir="end" />
 <module
   name="alt_xcvr_reconfig_0"
   kind="alt_xcvr_reconfig"
   version="18.1"
   enabled="1">
  <parameter name="ber_en" value="0" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="enable_adce" value="0" />
  <parameter name="enable_analog" value="1" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="5" />
 </module>
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="125000000" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="ctl_0" kind="msgdma_ctl" version="1.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_DEVICE" value="5CGXFC9D6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="AUTO_DMA_READ_MASTER_0_DATA_READ_MASTER_ADDRESS_MAP"><![CDATA[<address-map><slave name='pcie_cv_hip_avmm_0.Txs' start='0x0' end='0x2000000' /><slave name='onchip_memory2_0.s1' start='0x7000000' end='0x7000800' /></address-map>]]></parameter>
  <parameter
     name="AUTO_DMA_READ_MASTER_0_DATA_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = 27" />
  <parameter name="AUTO_DMA_WRITE_MASTER_0_DATA_WRITE_MASTER_ADDRESS_MAP"><![CDATA[<address-map><slave name='pcie_cv_hip_avmm_0.Txs' start='0x0' end='0x2000000' /><slave name='onchip_memory2_0.s1' start='0x7000000' end='0x7000800' /></address-map>]]></parameter>
  <parameter
     name="AUTO_DMA_WRITE_MASTER_0_DATA_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = 27" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_ctl_0" />
 </module>
 <module name="master_read" kind="master_template" version="1.0" enabled="1">
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="BURST_CAPABLE" value="0" />
  <parameter name="BURST_COUNT_WIDTH" value="2" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="FIFO_DEPTH_LOG2" value="8" />
  <parameter name="MASTER_DIRECTION" value="0" />
  <parameter name="MAXIMUM_BURST_COUNT" value="2" />
  <parameter name="MEMORY_BASED_FIFO" value="1" />
 </module>
 <module name="master_write" kind="master_template" version="1.0" enabled="1">
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="BURST_CAPABLE" value="0" />
  <parameter name="BURST_COUNT_WIDTH" value="2" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="FIFO_DEPTH" value="256" />
  <parameter name="FIFO_DEPTH_LOG2" value="8" />
  <parameter name="MASTER_DIRECTION" value="1" />
  <parameter name="MAXIMUM_BURST_COUNT" value="2" />
  <parameter name="MEMORY_BASED_FIFO" value="1" />
 </module>
 <module
   name="onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="true" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory2_0</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="initializationFileName">/home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/packets_in.hex</parameter>
  <parameter name="instanceID" value="1234" />
  <parameter name="memorySize" value="2048" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module
   name="pcie_cv_hip_avmm_0"
   kind="altera_pcie_cv_hip_avmm"
   version="18.1"
   enabled="1">
  <parameter name="AST_LITE" value="0" />
  <parameter name="AVALON_ADDR_WIDTH" value="32" />
  <parameter name="AddressPage">0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15</parameter>
  <parameter name="BYPASSS_A2P_TRANSLATION" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="2" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="24" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CB_RP_S_ADDR_WIDTH" value="32" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="1" />
  <parameter name="CG_ENABLE_ADVANCED_INTERRUPT" value="1" />
  <parameter name="CG_ENABLE_HIP_STATUS" value="1" />
  <parameter name="CG_ENABLE_HIP_STATUS_EXTENSION" value="1" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="PCIeAddress31_0">0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000</parameter>
  <parameter name="PCIeAddress63_32">0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000</parameter>
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="27" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="27" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="27" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="TX_S_ADDR_WIDTH" value="32" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="altpcie_avmm_hwtcl" value="1" />
  <parameter name="atomic_malformed_hwtcl" value="true" />
  <parameter name="atomic_op_completer_32bit_hwtcl" value="false" />
  <parameter name="atomic_op_completer_64bit_hwtcl" value="false" />
  <parameter name="atomic_op_routing_hwtcl" value="false" />
  <parameter name="avmm_width_hwtcl" value="64" />
  <parameter name="bar0_type_hwtcl" value="2" />
  <parameter name="bar1_type_hwtcl" value="0" />
  <parameter name="bar2_type_hwtcl" value="2" />
  <parameter name="bar3_type_hwtcl" value="0" />
  <parameter name="bar4_type_hwtcl" value="2" />
  <parameter name="bar5_type_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_hwtcl" value="false" />
  <parameter name="bridge_port_vga_enable_hwtcl" value="false" />
  <parameter name="bypass_cdc_hwtcl" value="false" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="cas_completer_128bit_hwtcl" value="false" />
  <parameter name="cdc_dummy_insert_limit_advanced_default_hwtcl" value="11" />
  <parameter name="class_code_hwtcl" value="16711680" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="coreclkout_hip_phaseshift_hwtcl" value="0 ps" />
  <parameter name="d0_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d1_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d1_support_advanced_default_hwtcl" value="false" />
  <parameter name="d2_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d2_support_advanced_default_hwtcl" value="false" />
  <parameter name="d3_cold_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d3_hot_pme_advanced_default_hwtcl" value="false" />
  <parameter name="data_pack_rx_hwtcl" value="disable" />
  <parameter name="deemphasis_enable_advanced_default_hwtcl" value="false" />
  <parameter name="deskew_comma_hwtcl" value="skp_eieos_deskw" />
  <parameter name="device_id_hwtcl" value="57345" />
  <parameter name="device_number_advanced_default_hwtcl" value="0" />
  <parameter name="diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="disable_link_x2_support_advanced_default_hwtcl" value="false" />
  <parameter name="disable_snoop_packet_hwtcl" value="false" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="ei_delay_powerdown_count_advanced_default_hwtcl" value="10" />
  <parameter name="eie_before_nfts_count_advanced_default_hwtcl" value="4" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="enable_l0s_aspm_hwtcl" value="true" />
  <parameter name="enable_l1_aspm_advanced_default_hwtcl" value="false" />
  <parameter name="enable_rx_buffer_checking_advanced_default_hwtcl" value="false" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="extended_format_field_hwtcl" value="true" />
  <parameter name="extended_tag_reset_hwtcl" value="false" />
  <parameter name="fc_init_timer_advanced_default_hwtcl" value="1024" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="flow_control_timeout_count_advanced_default_hwtcl" value="200" />
  <parameter name="flow_control_update_count_advanced_default_hwtcl" value="30" />
  <parameter name="flr_capability_hwtcl" value="0" />
  <parameter name="force_hrc" value="0" />
  <parameter name="force_src" value="0" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="gen2_diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="gen2_sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="hot_plug_support_advanced_default_hwtcl" value="0" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="indicator_advanced_default_hwtcl" value="0" />
  <parameter name="interrupt_pin_hwtcl" value="inta" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="l01_entry_latency_advanced_default_hwtcl" value="31" />
  <parameter name="l0_exit_latency_diffclock_advanced_default_hwtcl" value="6" />
  <parameter name="l0_exit_latency_sameclock_advanced_default_hwtcl" value="6" />
  <parameter name="l1_exit_latency_diffclock_advanced_default_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_advanced_default_hwtcl" value="0" />
  <parameter name="l2_async_logic_advanced_default_hwtcl" value="disable" />
  <parameter name="lane_mask_hwtcl" value="x4" />
  <parameter name="low_priority_vc_advanced_default_hwtcl" value="single_vc" />
  <parameter name="ltr_mechanism_hwtcl" value="false" />
  <parameter name="ltssm_1ms_timeout_hwtcl" value="disable" />
  <parameter name="ltssm_freqlocked_check_hwtcl" value="disable" />
  <parameter name="max_payload_size_hwtcl" value="256" />
  <parameter name="maximum_current_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="no_command_completed_advanced_default_hwtcl" value="false" />
  <parameter name="no_soft_reset_advanced_default_hwtcl" value="false" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="pclk_out_sel_advanced_default_hwtcl" value="pclk" />
  <parameter name="pipex1_debug_sel_advanced_default_hwtcl" value="disable" />
  <parameter name="pldclk_hip_phase_shift_hwtcl" value="0 ps" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="register_pipe_signals_advanced_default_hwtcl" value="true" />
  <parameter name="reserved_debug_advanced_default_hwtcl" value="0" />
  <parameter
     name="retry_buffer_last_active_address_advanced_default_hwtcl"
     value="255" />
  <parameter name="revision_id_hwtcl" value="9" />
  <parameter name="rpre_emph_a_val_hwtcl" value="11" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="rpre_emph_c_val_hwtcl" value="22" />
  <parameter name="rpre_emph_d_val_hwtcl" value="12" />
  <parameter name="rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="rvod_sel_a_val_hwtcl" value="50" />
  <parameter name="rvod_sel_b_val_hwtcl" value="34" />
  <parameter name="rvod_sel_c_val_hwtcl" value="50" />
  <parameter name="rvod_sel_d_val_hwtcl" value="50" />
  <parameter name="rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="rx_cdc_almost_full_advanced_default_hwtcl" value="12" />
  <parameter name="rx_l0s_count_idl_advanced_default_hwtcl" value="0" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Minimum" />
  <parameter name="sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="serial_sim_hwtcl" value="0" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="skp_os_gen3_count_hwtcl" value="0" />
  <parameter name="skp_os_schedule_count_advanced_default_hwtcl" value="0" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="ssid_hwtcl" value="0" />
  <parameter name="ssvid_hwtcl" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="9348" />
  <parameter name="subsystem_vendor_id_hwtcl" value="41222" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="tph_completer_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_empty_advanced_default_hwtcl" value="5" />
  <parameter name="tx_cdc_almost_full_advanced_default_hwtcl" value="11" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="use_tl_cfg_sync_advanced_default_hwtcl" value="1" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="vc0_clk_enable_advanced_default_hwtcl" value="true" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="vsec_id_hwtcl" value="40960" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="wrong_device_id_hwtcl" value="disable" />
 </module>
 <module
   name="pio_coder_rst"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="pcie_cv_hip_avmm_0.Rxm_BAR0"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x07000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="pcie_cv_hip_avmm_0.Rxm_BAR2"
   end="pcie_cv_hip_avmm_0.Cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="pcie_cv_hip_avmm_0.Rxm_BAR2"
   end="ctl_0.modular_sgdma_dispatcher_0_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x06000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="pcie_cv_hip_avmm_0.Rxm_BAR2"
   end="ctl_0.modular_sgdma_dispatcher_0_descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x06000020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="pcie_cv_hip_avmm_0.Rxm_BAR4"
   end="pio_coder_rst.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04000020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="master_read.avalon_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x07000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="master_write.avalon_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x07000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ctl_0.dma_read_master_0_data_read_master"
   end="pcie_cv_hip_avmm_0.Txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ctl_0.dma_read_master_0_data_read_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x07000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ctl_0.dma_write_master_0_data_write_master"
   end="pcie_cv_hip_avmm_0.Txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ctl_0.dma_write_master_0_data_write_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x07000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="18.1"
   start="pcie_cv_hip_avmm_0.coreclkout"
   end="ctl_0.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="pcie_cv_hip_avmm_0.coreclkout"
   end="pio_coder_rst.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="pcie_cv_hip_avmm_0.coreclkout"
   end="onchip_memory2_0.clk1" />
 <connection
   kind="clock"
   version="18.1"
   start="pcie_cv_hip_avmm_0.coreclkout"
   end="clk_0.clk_in" />
 <connection
   kind="clock"
   version="18.1"
   start="pcie_cv_hip_avmm_0.coreclkout"
   end="master_read.clock_reset" />
 <connection
   kind="clock"
   version="18.1"
   start="pcie_cv_hip_avmm_0.coreclkout"
   end="master_write.clock_reset" />
 <connection
   kind="conduit"
   version="18.1"
   start="pcie_cv_hip_avmm_0.reconfig_busy"
   end="alt_xcvr_reconfig_0.reconfig_busy">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="pcie_cv_hip_avmm_0.reconfig_from_xcvr"
   end="alt_xcvr_reconfig_0.reconfig_from_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="pcie_cv_hip_avmm_0.reconfig_to_xcvr"
   end="alt_xcvr_reconfig_0.reconfig_to_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="18.1"
   start="pcie_cv_hip_avmm_0.nreset_status"
   end="clk_0.clk_in_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="pcie_cv_hip_avmm_0.nreset_status"
   end="master_read.clock_reset_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="pcie_cv_hip_avmm_0.nreset_status"
   end="master_write.clock_reset_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="pcie_cv_hip_avmm_0.nreset_status"
   end="ctl_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="pcie_cv_hip_avmm_0.nreset_status"
   end="pio_coder_rst.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="pcie_cv_hip_avmm_0.nreset_status"
   end="onchip_memory2_0.reset1" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="4" />
</system>
