

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'
================================================================
* Date:           Mon May  6 14:34:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  4.579 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65538|  13.474 ns|  0.442 ms|    2|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_774_2  |        0|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     581|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|      12|       1|    -|
|Multiplexer      |        -|     -|       -|     204|    -|
|Register         |        -|     -|     238|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     250|     786|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |whiYuv_2_U  |tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R  |        0|  12|   1|    0|     3|   12|     1|           36|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  12|   1|    0|     3|   12|     1|           36|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1912_fu_523_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1916_fu_547_p2              |         +|   0|  0|  23|          16|          16|
    |boxBottom_fu_634_p2               |         +|   0|  0|  23|          16|          16|
    |boxRight_fu_629_p2                |         +|   0|  0|  23|          16|          16|
    |x_2_fu_445_p2                     |         +|   0|  0|  23|          16|           1|
    |sub_ln1914_fu_518_p2              |         -|   0|  0|  23|          16|          16|
    |sub_ln1918_fu_542_p2              |         -|   0|  0|  23|          16|          16|
    |and_ln1942_1_fu_677_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_2_fu_671_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_fu_683_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1947_fu_689_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_227                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_350                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_354                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_372                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_414                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_677                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1884_fu_460_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1889_fu_470_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1894_fu_481_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1901_fu_496_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1906_fu_507_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_1_fu_650_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_fu_639_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_1_fu_666_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_fu_655_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1963_fu_576_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln774_fu_440_p2              |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1884_fu_455_p2               |        or|   0|  0|  16|          16|          16|
    |or_ln1963_fu_581_p2               |        or|   0|  0|   2|           1|           1|
    |boxHCoord                         |    select|   0|  0|  16|           1|          16|
    |boxVCoord                         |    select|   0|  0|  16|           1|          16|
    |empty_fu_739_p3                   |    select|   0|  0|  12|           1|          12|
    |pixOut_11_fu_704_p3               |    select|   0|  0|  12|           1|           1|
    |pixOut_12_fu_711_p3               |    select|   0|  0|  12|           1|           1|
    |pixOut_13_fu_718_p3               |    select|   0|  0|  12|           1|          12|
    |pixOut_14_fu_725_p3               |    select|   0|  0|  12|           1|          12|
    |pixOut_7_fu_693_p3                |    select|   0|  0|  12|           1|          12|
    |select_ln1975_fu_586_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln1991_fu_732_p3           |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1932_fu_644_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1937_fu_660_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 581|         330|         379|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_empty_91_phi_fu_326_p8        |  13|          3|    1|          3|
    |ap_phi_mux_empty_92_phi_fu_309_p8        |  13|          3|    1|          3|
    |ap_phi_mux_pix_3_phi_fu_372_p12          |   9|          2|   12|         24|
    |ap_phi_mux_pix_4_phi_fu_354_p12          |   9|          2|   12|         24|
    |ap_phi_mux_pix_phi_fu_392_p12            |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter2_phi_ln1975_reg_340  |  13|          3|    2|          6|
    |ap_phi_reg_pp0_iter2_pix_3_reg_368       |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter2_pix_4_reg_351       |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter2_pix_reg_388         |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter3_pix_3_reg_368       |  13|          3|   12|         36|
    |ap_phi_reg_pp0_iter3_pix_4_reg_351       |  13|          3|   12|         36|
    |ap_phi_reg_pp0_iter3_pix_reg_388         |  13|          3|   12|         36|
    |bckgndYUV_blk_n                          |   9|          2|    1|          2|
    |boxHCoord_loc_1_fu_144                   |   9|          2|   16|         32|
    |boxVCoord_loc_1_fu_140                   |   9|          2|   16|         32|
    |ovrlayYUV_blk_n                          |   9|          2|    1|          2|
    |x_fu_136                                 |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 204|         46|  165|        370|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln1975_reg_340  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_368       |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_351       |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_388         |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_phi_ln1975_reg_340  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_368       |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_351       |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_388         |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_pix_3_reg_368       |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_pix_4_reg_351       |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_pix_reg_388         |  12|   0|   12|          0|
    |boxHCoord_loc_1_fu_144                   |  16|   0|   16|          0|
    |boxHCoord_loc_1_load_reg_910             |  16|   0|   16|          0|
    |boxVCoord_loc_1_fu_140                   |  16|   0|   16|          0|
    |boxVCoord_loc_1_load_reg_905             |  16|   0|   16|          0|
    |hDir                                     |   1|   0|    1|          0|
    |icmp_ln774_reg_915                       |   1|   0|    1|          0|
    |icmp_ln774_reg_915_pp0_iter2_reg         |   1|   0|    1|          0|
    |or_ln1963_reg_952                        |   1|   0|    1|          0|
    |or_ln1963_reg_952_pp0_iter2_reg          |   1|   0|    1|          0|
    |trunc_ln774_reg_919                      |   1|   0|    1|          0|
    |vDir                                     |   1|   0|    1|          0|
    |x_1_reg_899                              |  16|   0|   16|          0|
    |x_fu_136                                 |  16|   0|   16|          0|
    |zext_ln1914_1_cast_reg_885               |   9|   0|   16|          7|
    |zext_ln1914_cast_reg_891                 |   8|   0|   16|          8|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 238|   0|  253|         15|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|bckgndYUV_dout              |   in|   36|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_num_data_valid    |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_fifo_cap          |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_empty_n           |   in|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_read              |  out|    1|     ap_fifo|                                bckgndYUV|       pointer|
|ovrlayYUV_din               |  out|   36|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid    |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap          |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n            |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write             |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|boxHCoord_loc_0             |   in|   16|     ap_none|                          boxHCoord_loc_0|        scalar|
|boxVCoord_loc_0             |   in|   16|     ap_none|                          boxVCoord_loc_0|        scalar|
|loopWidth                   |   in|   16|     ap_none|                                loopWidth|        scalar|
|boxColorB                   |   in|   12|     ap_none|                                boxColorB|        scalar|
|pixOut                      |   in|   12|     ap_none|                                   pixOut|        scalar|
|boxColorR                   |   in|   12|     ap_none|                                boxColorR|        scalar|
|and4_i                      |   in|    1|     ap_none|                                   and4_i|        scalar|
|and26_i                     |   in|    1|     ap_none|                                  and26_i|        scalar|
|tobool                      |   in|    1|     ap_none|                                   tobool|        scalar|
|and10_i                     |   in|    1|     ap_none|                                  and10_i|        scalar|
|patternId_val_load          |   in|    8|     ap_none|                       patternId_val_load|        scalar|
|boxSize                     |   in|   16|     ap_none|                                  boxSize|        scalar|
|y                           |   in|   16|     ap_none|                                        y|        scalar|
|zext_ln1914                 |   in|    8|     ap_none|                              zext_ln1914|        scalar|
|vMax                        |   in|   16|     ap_none|                                     vMax|        scalar|
|hMax                        |   in|   16|     ap_none|                                     hMax|        scalar|
|zext_ln1914_1               |   in|    9|     ap_none|                            zext_ln1914_1|        scalar|
|icmp                        |   in|    1|     ap_none|                                     icmp|        scalar|
|boxColorG                   |   in|   12|     ap_none|                                boxColorG|        scalar|
|crossHairX                  |   in|   16|     ap_none|                               crossHairX|        scalar|
|cmp2_i                      |   in|    1|     ap_none|                                   cmp2_i|        scalar|
|color                       |   in|    8|     ap_none|                                    color|        scalar|
|boxHCoord_loc_1_out         |  out|   16|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out         |  out|   16|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxHCoord                   |  out|   16|      ap_vld|                                boxHCoord|       pointer|
|boxHCoord_ap_vld            |  out|    1|      ap_vld|                                boxHCoord|       pointer|
|boxVCoord                   |  out|   16|      ap_vld|                                boxVCoord|       pointer|
|boxVCoord_ap_vld            |  out|    1|      ap_vld|                                boxVCoord|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1 = alloca i32 1"   --->   Operation 7 'alloca' 'boxVCoord_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1 = alloca i32 1"   --->   Operation 8 'alloca' 'boxHCoord_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 9 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 10 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crossHairX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX"   --->   Operation 11 'read' 'crossHairX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%boxColorG_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %boxColorG"   --->   Operation 12 'read' 'boxColorG_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp"   --->   Operation 13 'read' 'icmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1914_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1914_1"   --->   Operation 14 'read' 'zext_ln1914_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 15 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 16 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1914_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1914"   --->   Operation 17 'read' 'zext_ln1914_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 18 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%boxSize_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize"   --->   Operation 19 'read' 'boxSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%patternId_val_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val_load"   --->   Operation 20 'read' 'patternId_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i"   --->   Operation 21 'read' 'and10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 22 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i"   --->   Operation 23 'read' 'and26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i"   --->   Operation 24 'read' 'and4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%boxColorR_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %boxColorR"   --->   Operation 25 'read' 'boxColorR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixOut_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %pixOut"   --->   Operation 26 'read' 'pixOut_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%boxColorB_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %boxColorB"   --->   Operation 27 'read' 'boxColorB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 28 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0"   --->   Operation 29 'read' 'boxVCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0"   --->   Operation 30 'read' 'boxHCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1914_1_cast = zext i9 %zext_ln1914_1_read"   --->   Operation 31 'zext' 'zext_ln1914_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1914_cast = zext i8 %zext_ln1914_read"   --->   Operation 32 'zext' 'zext_ln1914_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %bckgndYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %ovrlayYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxHCoord_loc_1"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxVCoord_loc_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln1956 = store i16 0, i16 %x" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 37 'store' 'store_ln1956' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1_load = load i16 %boxVCoord_loc_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 40 'load' 'boxVCoord_loc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1_load = load i16 %boxHCoord_loc_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 41 'load' 'boxHCoord_loc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln774 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 42 'icmp' 'icmp_ln774' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "%x_2 = add i16 %x_1, i16 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 43 'add' 'x_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln774 = br i1 %icmp_ln774, void %for.body6.split, void %for.inc17.loopexit.exitStub" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 44 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln774 = trunc i16 %x_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 45 'trunc' 'trunc_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1884)   --->   "%or_ln1884 = or i16 %x_1, i16 %y_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 46 'or' 'or_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln1884 = icmp_eq  i16 %or_ln1884, i16 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 47 'icmp' 'icmp_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1884 = br i1 %icmp_ln1884, void %if.end64.i, void %if.then.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 48 'br' 'br_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 49 'load' 'hDir_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1887 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 50 'br' 'br_ln1887' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln1889 = icmp_ugt  i16 %boxHCoord_loc_1_load, i16 %hMax_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 51 'icmp' 'icmp_ln1889' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%br_ln1889 = br i1 %icmp_ln1889, void %if.end22.i, void %if.then16.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 52 'br' 'br_ln1889' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 0.84>
ST_2 : Operation 53 [1/1] (0.84ns)   --->   "%store_ln1890 = store i1 1, i1 %hDir" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 53 'store' 'store_ln1890' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 0.84>
ST_2 : Operation 54 [1/1] (0.84ns)   --->   "%br_ln1890 = br void %if.end22.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 54 'br' 'br_ln1890' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 0.84>
ST_2 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln1894 = icmp_ugt  i16 %zext_ln1914_1_cast, i16 %boxHCoord_loc_1_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 55 'icmp' 'icmp_ln1894' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.84ns)   --->   "%br_ln1894 = br i1 %icmp_ln1894, void %if.end22.i, void %if.then20.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 56 'br' 'br_ln1894' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 0.84>
ST_2 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln1895 = store i1 0, i1 %hDir" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 57 'store' 'store_ln1895' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 0.84>
ST_2 : Operation 58 [1/1] (0.84ns)   --->   "%br_ln1895 = br void %if.end22.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 58 'br' 'br_ln1895' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 0.84>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_92 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i"   --->   Operation 59 'phi' 'empty_92' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 60 'load' 'vDir_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1899 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 61 'br' 'br_ln1899' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln1901 = icmp_ugt  i16 %boxVCoord_loc_1_load, i16 %vMax_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 62 'icmp' 'icmp_ln1901' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.84ns)   --->   "%br_ln1901 = br i1 %icmp_ln1901, void %if.end38.i, void %if.then29.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 63 'br' 'br_ln1901' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 0.84>
ST_2 : Operation 64 [1/1] (0.84ns)   --->   "%store_ln1902 = store i1 1, i1 %vDir" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 64 'store' 'store_ln1902' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 0.84>
ST_2 : Operation 65 [1/1] (0.84ns)   --->   "%br_ln1902 = br void %if.end38.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 65 'br' 'br_ln1902' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 0.84>
ST_2 : Operation 66 [1/1] (1.30ns)   --->   "%icmp_ln1906 = icmp_ugt  i16 %zext_ln1914_1_cast, i16 %boxVCoord_loc_1_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 66 'icmp' 'icmp_ln1906' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.84ns)   --->   "%br_ln1906 = br i1 %icmp_ln1906, void %if.end38.i, void %if.then36.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 67 'br' 'br_ln1906' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 0.84>
ST_2 : Operation 68 [1/1] (0.84ns)   --->   "%store_ln1907 = store i1 0, i1 %vDir" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 68 'store' 'store_ln1907' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 0.84>
ST_2 : Operation 69 [1/1] (0.84ns)   --->   "%br_ln1907 = br void %if.end38.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 69 'br' 'br_ln1907' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 0.84>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln1915)   --->   "%empty_91 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i"   --->   Operation 70 'phi' 'empty_91' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.30ns)   --->   "%sub_ln1914 = sub i16 %boxHCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 71 'sub' 'sub_ln1914' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.30ns)   --->   "%add_ln1912 = add i16 %boxHCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 72 'add' 'add_ln1912' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.47ns)   --->   "%select_ln1911 = select i1 %empty_92, i16 %sub_ln1914, i16 %add_ln1912" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 73 'select' 'select_ln1911' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln1912 = store i16 %select_ln1911, i16 %boxHCoord" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 74 'store' 'store_ln1912' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.30ns)   --->   "%sub_ln1918 = sub i16 %boxVCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 75 'sub' 'sub_ln1918' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.30ns)   --->   "%add_ln1916 = add i16 %boxVCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 76 'add' 'add_ln1916' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln1915 = select i1 %empty_91, i16 %sub_ln1918, i16 %add_ln1916" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 77 'select' 'select_ln1915' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln1916 = store i16 %select_ln1915, i16 %boxVCoord" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 78 'store' 'store_ln1916' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.84ns)   --->   "%store_ln1911 = store i16 %select_ln1911, i16 %boxHCoord_loc_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 79 'store' 'store_ln1911' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.84>
ST_2 : Operation 80 [1/1] (0.84ns)   --->   "%store_ln1915 = store i16 %select_ln1915, i16 %boxVCoord_loc_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 80 'store' 'store_ln1915' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.84>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1922 = br void %if.end64.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1922->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 81 'br' 'br_ln1922' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.30ns)   --->   "%icmp_ln1963 = icmp_eq  i16 %x_1, i16 %crossHairX_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 82 'icmp' 'icmp_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.48ns)   --->   "%or_ln1963 = or i1 %cmp2_i_read, i1 %icmp_ln1963" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 83 'or' 'or_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.32ns)   --->   "%switch_ln1974 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 84 'switch' 'switch_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963)> <Delay = 1.32>
ST_2 : Operation 85 [1/1] (0.49ns)   --->   "%select_ln1975 = select i1 %trunc_ln774, i2 2, i2 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 85 'select' 'select_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.84ns)   --->   "%br_ln1975 = br void %cond.end.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 86 'br' 'br_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 0.84>
ST_2 : Operation 87 [1/1] (0.84ns)   --->   "%store_ln1956 = store i16 %x_2, i16 %x" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 87 'store' 'store_ln1956' <Predicate = (!icmp_ln774)> <Delay = 0.84>

State 3 <SV = 2> <Delay = 4.15>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln777 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:777]   --->   Operation 88 'specpipeline' 'specpipeline_ln777' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln763 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln763' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln774 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 90 'specloopname' 'specloopname_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.95ns)   --->   "%bckgndYUV_read = read i36 @_ssdm_op_Read.ap_fifo.volatile.i36P0A, i36 %bckgndYUV" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 91 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln774)> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%pixIn = trunc i36 %bckgndYUV_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 92 'trunc' 'pixIn' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%pixIn_5 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %bckgndYUV_read, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 93 'partselect' 'pixIn_5' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%pixIn_6 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %bckgndYUV_read, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 94 'partselect' 'pixIn_6' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.32ns)   --->   "%switch_ln780 = switch i8 %patternId_val_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:780]   --->   Operation 95 'switch' 'switch_ln780' <Predicate = (!icmp_ln774)> <Delay = 1.32>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%boxTop = load i16 %boxVCoord_loc_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 96 'load' 'boxTop' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%boxLeft = load i16 %boxHCoord_loc_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 97 'load' 'boxLeft' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.30ns)   --->   "%boxRight = add i16 %boxSize_read, i16 %boxLeft" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1926->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 98 'add' 'boxRight' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.30ns)   --->   "%boxBottom = add i16 %boxSize_read, i16 %boxTop" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 99 'add' 'boxBottom' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.30ns)   --->   "%icmp_ln1932 = icmp_ult  i16 %y_read, i16 %boxTop" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 100 'icmp' 'icmp_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1932 = xor i1 %icmp_ln1932, i1 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 101 'xor' 'xor_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln1932_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 102 'icmp' 'icmp_ln1932_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.30ns)   --->   "%icmp_ln1937 = icmp_ult  i16 %x_1, i16 %boxLeft" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 103 'icmp' 'icmp_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1937 = xor i1 %icmp_ln1937, i1 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 104 'xor' 'xor_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln1937_1 = icmp_ult  i16 %x_1, i16 %boxRight" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 105 'icmp' 'icmp_ln1937_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_2 = and i1 %icmp_ln1937_1, i1 %xor_ln1937" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 106 'and' 'and_ln1942_2' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_1 = and i1 %xor_ln1932, i1 %icmp_ln1932_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 107 'and' 'and_ln1942_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln1942 = and i1 %and_ln1942_1, i1 %and_ln1942_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 108 'and' 'and_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.87ns)   --->   "%br_ln1942 = br i1 %and_ln1942, void %sw.epilog_ifconv, void %if.then97.i" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 109 'br' 'br_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.87>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node pixOut_7)   --->   "%and_ln1947 = and i1 %icmp_read, i1 %trunc_ln774" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 110 'and' 'and_ln1947' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.60ns) (out node of the LUT)   --->   "%pixOut_7 = select i1 %and_ln1947, i12 %boxColorB_read, i12 %boxColorG_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 111 'select' 'pixOut_7' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.87ns)   --->   "%br_ln1951 = br void %sw.epilog_ifconv" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1951->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 112 'br' 'br_ln1951' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.87>
ST_3 : Operation 113 [1/1] (0.87ns)   --->   "%br_ln1963 = br i1 %or_ln1963, void %sw.epilog_ifconv, void %if.then.i133" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 113 'br' 'br_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 0.87>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%phi_ln1975 = phi i2 %select_ln1975, void %cond.false15.i, i2 1, void %if.then.i133" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 114 'phi' 'phi_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1975 = zext i2 %phi_ln1975" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 115 'zext' 'zext_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i12 %whiYuv_2, i64 0, i64 %zext_ln1975" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 116 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (1.14ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 117 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 3> <ROM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln1912 = store i16 %boxHCoord_loc_1_load, i16 %boxHCoord_loc_1_out" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 132 'store' 'store_ln1912' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln1916 = store i16 %boxVCoord_loc_1_load, i16 %boxVCoord_loc_1_out" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 133 'store' 'store_ln1916' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.57>
ST_4 : Operation 118 [1/2] (1.14ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 118 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 3> <ROM>
ST_4 : Operation 119 [1/1] (0.87ns)   --->   "%br_ln1974 = br void %sw.epilog_ifconv" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 119 'br' 'br_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.87>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%pix_4 = phi i12 %boxColorB_read, void %if.then97.i, i12 %pixOut_read, void %cond.end.i, i12 %pixIn_6, void %for.body6.split, i12 %pixIn_6, void %if.end64.i, i12 %pixIn_6, void %sw.bb10, i12 %pixOut_read, void %if.then.i133"   --->   Operation 120 'phi' 'pix_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%pix_3 = phi i12 %pixOut_7, void %if.then97.i, i12 %whiYuv_2_load, void %cond.end.i, i12 %pixIn_5, void %for.body6.split, i12 %pixIn_5, void %if.end64.i, i12 %pixIn_5, void %sw.bb10, i12 3840, void %if.then.i133"   --->   Operation 121 'phi' 'pix_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%pix = phi i12 %boxColorR_read, void %if.then97.i, i12 3840, void %cond.end.i, i12 %pixIn, void %for.body6.split, i12 %pixIn, void %if.end64.i, i12 %pixIn, void %sw.bb10, i12 3840, void %if.then.i133"   --->   Operation 122 'phi' 'pix' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node pixOut_14)   --->   "%pixOut_11 = select i1 %and4_i_read, i12 0, i12 %pix" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1989->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 123 'select' 'pixOut_11' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node pixOut_13)   --->   "%pixOut_12 = select i1 %and26_i_read, i12 0, i12 %pix_4" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1993->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 124 'select' 'pixOut_12' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.60ns) (out node of the LUT)   --->   "%pixOut_13 = select i1 %tobool_read, i12 %pix_4, i12 %pixOut_12" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 125 'select' 'pixOut_13' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.60ns) (out node of the LUT)   --->   "%pixOut_14 = select i1 %tobool_read, i12 %pix, i12 %pixOut_11" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 126 'select' 'pixOut_14' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln1991 = select i1 %and10_i_read, i12 0, i12 %pix_3" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1991->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 127 'select' 'select_ln1991' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.60ns) (out node of the LUT)   --->   "%empty = select i1 %tobool_read, i12 %pix_3, i12 %select_ln1991" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 128 'select' 'empty' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i12.i12.i12, i12 %pixOut_13, i12 %empty, i12 %pixOut_14" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 129 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.95ns)   --->   "%write_ln808 = write void @_ssdm_op_Write.ap_fifo.volatile.i36P0A, i36 %ovrlayYUV, i36 %p_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 130 'write' 'write_ln808' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln774 = br void %for.body6" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 131 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ boxHCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxVCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and4_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and26_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tobool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and10_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1914]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1914_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorG]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxHCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxHCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                       (alloca           ) [ 01100]
boxVCoord_loc_1         (alloca           ) [ 01110]
boxHCoord_loc_1         (alloca           ) [ 01110]
color_read              (read             ) [ 01111]
cmp2_i_read             (read             ) [ 01100]
crossHairX_read         (read             ) [ 01100]
boxColorG_read          (read             ) [ 01110]
icmp_read               (read             ) [ 01110]
zext_ln1914_1_read      (read             ) [ 00000]
hMax_read               (read             ) [ 01100]
vMax_read               (read             ) [ 01100]
zext_ln1914_read        (read             ) [ 00000]
y_read                  (read             ) [ 01110]
boxSize_read            (read             ) [ 01110]
patternId_val_load_read (read             ) [ 01111]
and10_i_read            (read             ) [ 01111]
tobool_read             (read             ) [ 01111]
and26_i_read            (read             ) [ 01111]
and4_i_read             (read             ) [ 01111]
boxColorR_read          (read             ) [ 01111]
pixOut_read             (read             ) [ 01111]
boxColorB_read          (read             ) [ 01111]
loopWidth_read          (read             ) [ 01100]
boxVCoord_loc_0_read    (read             ) [ 00000]
boxHCoord_loc_0_read    (read             ) [ 00000]
zext_ln1914_1_cast      (zext             ) [ 01100]
zext_ln1914_cast        (zext             ) [ 01100]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln1956            (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
x_1                     (load             ) [ 01010]
boxVCoord_loc_1_load    (load             ) [ 01010]
boxHCoord_loc_1_load    (load             ) [ 01010]
icmp_ln774              (icmp             ) [ 01111]
x_2                     (add              ) [ 00000]
br_ln774                (br               ) [ 00000]
trunc_ln774             (trunc            ) [ 01010]
or_ln1884               (or               ) [ 00000]
icmp_ln1884             (icmp             ) [ 01111]
br_ln1884               (br               ) [ 00000]
hDir_load               (load             ) [ 01111]
br_ln1887               (br               ) [ 00000]
icmp_ln1889             (icmp             ) [ 01111]
br_ln1889               (br               ) [ 00000]
store_ln1890            (store            ) [ 00000]
br_ln1890               (br               ) [ 00000]
icmp_ln1894             (icmp             ) [ 01111]
br_ln1894               (br               ) [ 00000]
store_ln1895            (store            ) [ 00000]
br_ln1895               (br               ) [ 00000]
empty_92                (phi              ) [ 00000]
vDir_load               (load             ) [ 01111]
br_ln1899               (br               ) [ 00000]
icmp_ln1901             (icmp             ) [ 01111]
br_ln1901               (br               ) [ 00000]
store_ln1902            (store            ) [ 00000]
br_ln1902               (br               ) [ 00000]
icmp_ln1906             (icmp             ) [ 01111]
br_ln1906               (br               ) [ 00000]
store_ln1907            (store            ) [ 00000]
br_ln1907               (br               ) [ 00000]
empty_91                (phi              ) [ 00000]
sub_ln1914              (sub              ) [ 00000]
add_ln1912              (add              ) [ 00000]
select_ln1911           (select           ) [ 00000]
store_ln1912            (store            ) [ 00000]
sub_ln1918              (sub              ) [ 00000]
add_ln1916              (add              ) [ 00000]
select_ln1915           (select           ) [ 00000]
store_ln1916            (store            ) [ 00000]
store_ln1911            (store            ) [ 00000]
store_ln1915            (store            ) [ 00000]
br_ln1922               (br               ) [ 00000]
icmp_ln1963             (icmp             ) [ 00000]
or_ln1963               (or               ) [ 01111]
switch_ln1974           (switch           ) [ 01111]
select_ln1975           (select           ) [ 01110]
br_ln1975               (br               ) [ 01110]
store_ln1956            (store            ) [ 00000]
specpipeline_ln777      (specpipeline     ) [ 00000]
speclooptripcount_ln763 (speclooptripcount) [ 00000]
specloopname_ln774      (specloopname     ) [ 00000]
bckgndYUV_read          (read             ) [ 00000]
pixIn                   (trunc            ) [ 01111]
pixIn_5                 (partselect       ) [ 01111]
pixIn_6                 (partselect       ) [ 01111]
switch_ln780            (switch           ) [ 01111]
boxTop                  (load             ) [ 00000]
boxLeft                 (load             ) [ 00000]
boxRight                (add              ) [ 00000]
boxBottom               (add              ) [ 00000]
icmp_ln1932             (icmp             ) [ 00000]
xor_ln1932              (xor              ) [ 00000]
icmp_ln1932_1           (icmp             ) [ 00000]
icmp_ln1937             (icmp             ) [ 00000]
xor_ln1937              (xor              ) [ 00000]
icmp_ln1937_1           (icmp             ) [ 00000]
and_ln1942_2            (and              ) [ 00000]
and_ln1942_1            (and              ) [ 00000]
and_ln1942              (and              ) [ 01011]
br_ln1942               (br               ) [ 01111]
and_ln1947              (and              ) [ 00000]
pixOut_7                (select           ) [ 01111]
br_ln1951               (br               ) [ 01111]
br_ln1963               (br               ) [ 01111]
phi_ln1975              (phi              ) [ 01010]
zext_ln1975             (zext             ) [ 00000]
whiYuv_2_addr           (getelementptr    ) [ 01001]
whiYuv_2_load           (load             ) [ 00000]
br_ln1974               (br               ) [ 00000]
pix_4                   (phi              ) [ 01001]
pix_3                   (phi              ) [ 01001]
pix                     (phi              ) [ 01001]
pixOut_11               (select           ) [ 00000]
pixOut_12               (select           ) [ 00000]
pixOut_13               (select           ) [ 00000]
pixOut_14               (select           ) [ 00000]
select_ln1991           (select           ) [ 00000]
empty                   (select           ) [ 00000]
p_0                     (bitconcatenate   ) [ 00000]
write_ln808             (write            ) [ 00000]
br_ln774                (br               ) [ 00000]
store_ln1912            (store            ) [ 00000]
store_ln1916            (store            ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="boxHCoord_loc_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boxVCoord_loc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loopWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="boxColorB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pixOut">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="boxColorR">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="and4_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and4_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="and26_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and26_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tobool">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tobool"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="and10_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and10_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bckgndYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="patternId_val_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="boxSize">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln1914">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1914"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vMax">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vMax"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hMax">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hMax"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="zext_ln1914_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1914_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="icmp">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="boxColorG">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crossHairX">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cmp2_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp2_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="color">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="boxHCoord_loc_1_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="boxVCoord_loc_1_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="boxHCoord">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="boxVCoord">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="vDir">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="hDir">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="whiYuv_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i36P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i12.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i36P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="x_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="boxVCoord_loc_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxVCoord_loc_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="boxHCoord_loc_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxHCoord_loc_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="color_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="cmp2_i_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp2_i_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="crossHairX_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="boxColorG_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1914_1_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="0"/>
<pin id="181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1914_1_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="hMax_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hMax_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="vMax_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vMax_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln1914_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1914_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="y_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="boxSize_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="patternId_val_load_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_load_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and10_i_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and10_i_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tobool_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tobool_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and26_i_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and26_i_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and4_i_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and4_i_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="boxColorR_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pixOut_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="12" slack="0"/>
<pin id="253" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="boxColorB_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="loopWidth_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="boxVCoord_loc_0_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxVCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="boxHCoord_loc_0_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxHCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="bckgndYUV_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="36" slack="0"/>
<pin id="282" dir="0" index="1" bw="36" slack="0"/>
<pin id="283" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndYUV_read/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln808_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="36" slack="0"/>
<pin id="289" dir="0" index="2" bw="36" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln808/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="whiYuv_2_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="2" slack="0"/>
<pin id="297" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_2_addr/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_2_load/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="empty_92_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_92 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_92_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="1" slack="0"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="1" slack="0"/>
<pin id="317" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_92/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="empty_91_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_91 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="empty_91_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="4" bw="1" slack="0"/>
<pin id="332" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="1" slack="0"/>
<pin id="334" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_91/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="phi_ln1975_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln1975 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="phi_ln1975_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1975/3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="pix_4_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="353" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_4 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="pix_4_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="3"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="12" slack="3"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="12" slack="1"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="12" slack="1"/>
<pin id="362" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="8" bw="12" slack="1"/>
<pin id="364" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="10" bw="12" slack="3"/>
<pin id="366" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="12" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_4/4 "/>
</bind>
</comp>

<comp id="368" class="1005" name="pix_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="2"/>
<pin id="370" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="pix_3 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="pix_3_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="12" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="4" bw="12" slack="1"/>
<pin id="378" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="12" slack="1"/>
<pin id="380" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="8" bw="12" slack="1"/>
<pin id="382" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="10" bw="9" slack="2"/>
<pin id="384" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="12" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_3/4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="pix_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="2"/>
<pin id="390" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="pix (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="pix_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="3"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="9" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="12" slack="1"/>
<pin id="398" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="6" bw="12" slack="1"/>
<pin id="400" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="8" bw="12" slack="1"/>
<pin id="402" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="10" bw="9" slack="2"/>
<pin id="404" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="12" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln1914_1_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1914_1_cast/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln1914_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1914_cast/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln0_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln0_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln1956_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1956/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="x_1_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="boxVCoord_loc_1_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_loc_1_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="boxHCoord_loc_1_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_loc_1_load/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln774_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="1"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln774/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="x_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln774_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln774/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln1884_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="16" slack="1"/>
<pin id="458" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1884/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln1884_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1884/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="hDir_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hDir_load/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln1889_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="1"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1889/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln1890_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1890/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln1894_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1894/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln1895_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1895/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="vDir_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vDir_load/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln1901_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="1"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1901/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln1902_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1902/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln1906_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1906/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln1907_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1907/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sub_ln1914_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="1"/>
<pin id="521" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1914/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln1912_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="1"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1912/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln1911_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="0" index="2" bw="16" slack="0"/>
<pin id="532" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1911/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln1912_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1912/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln1918_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="1"/>
<pin id="545" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1918/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln1916_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="1"/>
<pin id="550" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1916/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln1915_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="0" index="2" bw="16" slack="0"/>
<pin id="556" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1915/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln1916_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1916/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln1911_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="1"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1911/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln1915_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="1"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1915/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln1963_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="1"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1963/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln1963_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1963/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln1975_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="2" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1975/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln1956_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="1"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1956/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="pixIn_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="36" slack="0"/>
<pin id="601" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixIn/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="pixIn_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="0"/>
<pin id="605" dir="0" index="1" bw="36" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="0" index="3" bw="6" slack="0"/>
<pin id="608" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_5/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="pixIn_6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="0" index="1" bw="36" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="0" index="3" bw="7" slack="0"/>
<pin id="618" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_6/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="boxTop_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="2"/>
<pin id="625" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="boxLeft_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="2"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="boxRight_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="2"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxRight/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="boxBottom_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="2"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxBottom/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln1932_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="2"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1932/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln1932_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1932/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln1932_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="2"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1932_1/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln1937_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="1"/>
<pin id="657" dir="0" index="1" bw="16" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1937/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="xor_ln1937_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1937/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln1937_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="1"/>
<pin id="668" dir="0" index="1" bw="16" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1937_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="and_ln1942_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1942_2/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="and_ln1942_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1942_1/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="and_ln1942_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1942/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="and_ln1947_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="2"/>
<pin id="691" dir="0" index="1" bw="1" slack="1"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1947/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="pixOut_7_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="12" slack="2"/>
<pin id="696" dir="0" index="2" bw="12" slack="2"/>
<pin id="697" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_7/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln1975_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1975/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="pixOut_11_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="3"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="0" index="2" bw="12" slack="0"/>
<pin id="708" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_11/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="pixOut_12_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="3"/>
<pin id="713" dir="0" index="1" bw="12" slack="0"/>
<pin id="714" dir="0" index="2" bw="12" slack="0"/>
<pin id="715" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_12/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="pixOut_13_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="3"/>
<pin id="720" dir="0" index="1" bw="12" slack="0"/>
<pin id="721" dir="0" index="2" bw="12" slack="0"/>
<pin id="722" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_13/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="pixOut_14_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="3"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="0" index="2" bw="12" slack="0"/>
<pin id="729" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_14/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln1991_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="3"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="0" index="2" bw="12" slack="0"/>
<pin id="736" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1991/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="empty_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="3"/>
<pin id="741" dir="0" index="1" bw="12" slack="0"/>
<pin id="742" dir="0" index="2" bw="12" slack="0"/>
<pin id="743" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_0_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="36" slack="0"/>
<pin id="748" dir="0" index="1" bw="12" slack="0"/>
<pin id="749" dir="0" index="2" bw="12" slack="0"/>
<pin id="750" dir="0" index="3" bw="12" slack="0"/>
<pin id="751" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln1912_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="1"/>
<pin id="759" dir="0" index="1" bw="16" slack="0"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1912/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln1916_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="1"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1916/3 "/>
</bind>
</comp>

<comp id="767" class="1005" name="x_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="774" class="1005" name="boxVCoord_loc_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="boxHCoord_loc_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_1 "/>
</bind>
</comp>

<comp id="790" class="1005" name="color_read_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="color_read "/>
</bind>
</comp>

<comp id="794" class="1005" name="cmp2_i_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i_read "/>
</bind>
</comp>

<comp id="799" class="1005" name="crossHairX_read_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairX_read "/>
</bind>
</comp>

<comp id="804" class="1005" name="boxColorG_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="12" slack="2"/>
<pin id="806" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="boxColorG_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="icmp_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="2"/>
<pin id="811" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="hMax_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hMax_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="vMax_read_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="vMax_read "/>
</bind>
</comp>

<comp id="824" class="1005" name="y_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="boxSize_read_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="2"/>
<pin id="833" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxSize_read "/>
</bind>
</comp>

<comp id="837" class="1005" name="patternId_val_load_read_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="1"/>
<pin id="839" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="patternId_val_load_read "/>
</bind>
</comp>

<comp id="841" class="1005" name="and10_i_read_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="3"/>
<pin id="843" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and10_i_read "/>
</bind>
</comp>

<comp id="846" class="1005" name="tobool_read_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="3"/>
<pin id="848" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tobool_read "/>
</bind>
</comp>

<comp id="853" class="1005" name="and26_i_read_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="3"/>
<pin id="855" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and26_i_read "/>
</bind>
</comp>

<comp id="858" class="1005" name="and4_i_read_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="3"/>
<pin id="860" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and4_i_read "/>
</bind>
</comp>

<comp id="863" class="1005" name="boxColorR_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="12" slack="3"/>
<pin id="865" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="boxColorR_read "/>
</bind>
</comp>

<comp id="868" class="1005" name="pixOut_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="12" slack="3"/>
<pin id="870" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="pixOut_read "/>
</bind>
</comp>

<comp id="874" class="1005" name="boxColorB_read_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="2"/>
<pin id="876" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="boxColorB_read "/>
</bind>
</comp>

<comp id="880" class="1005" name="loopWidth_read_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="1"/>
<pin id="882" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth_read "/>
</bind>
</comp>

<comp id="885" class="1005" name="zext_ln1914_1_cast_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="1"/>
<pin id="887" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1914_1_cast "/>
</bind>
</comp>

<comp id="891" class="1005" name="zext_ln1914_cast_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="1"/>
<pin id="893" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1914_cast "/>
</bind>
</comp>

<comp id="899" class="1005" name="x_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="boxVCoord_loc_1_load_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="1"/>
<pin id="907" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_1_load "/>
</bind>
</comp>

<comp id="910" class="1005" name="boxHCoord_loc_1_load_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="1"/>
<pin id="912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_1_load "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln774_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln774 "/>
</bind>
</comp>

<comp id="919" class="1005" name="trunc_ln774_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln774 "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln1884_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1884 "/>
</bind>
</comp>

<comp id="928" class="1005" name="hDir_load_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hDir_load "/>
</bind>
</comp>

<comp id="932" class="1005" name="icmp_ln1889_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1889 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln1894_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1894 "/>
</bind>
</comp>

<comp id="940" class="1005" name="vDir_load_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vDir_load "/>
</bind>
</comp>

<comp id="944" class="1005" name="icmp_ln1901_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1901 "/>
</bind>
</comp>

<comp id="948" class="1005" name="icmp_ln1906_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1906 "/>
</bind>
</comp>

<comp id="952" class="1005" name="or_ln1963_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1963 "/>
</bind>
</comp>

<comp id="956" class="1005" name="select_ln1975_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="1"/>
<pin id="958" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1975 "/>
</bind>
</comp>

<comp id="961" class="1005" name="pixIn_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="1"/>
<pin id="963" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pixIn "/>
</bind>
</comp>

<comp id="968" class="1005" name="pixIn_5_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="12" slack="1"/>
<pin id="970" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pixIn_5 "/>
</bind>
</comp>

<comp id="975" class="1005" name="pixIn_6_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="12" slack="1"/>
<pin id="977" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pixIn_6 "/>
</bind>
</comp>

<comp id="982" class="1005" name="and_ln1942_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln1942 "/>
</bind>
</comp>

<comp id="986" class="1005" name="pixOut_7_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="12" slack="1"/>
<pin id="988" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pixOut_7 "/>
</bind>
</comp>

<comp id="991" class="1005" name="whiYuv_2_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="1"/>
<pin id="993" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="114" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="134" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="104" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="319"><net_src comp="90" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="88" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="90" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="309" pin=6"/></net>

<net id="336"><net_src comp="90" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="339"><net_src comp="88" pin="0"/><net_sink comp="326" pin=6"/></net>

<net id="343"><net_src comp="98" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="371"><net_src comp="128" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="386"><net_src comp="300" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="387"><net_src comp="368" pin="1"/><net_sink comp="372" pin=10"/></net>

<net id="391"><net_src comp="128" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="406"><net_src comp="128" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="407"><net_src comp="388" pin="1"/><net_sink comp="392" pin=10"/></net>

<net id="411"><net_src comp="178" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="196" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="274" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="268" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="84" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="444"><net_src comp="431" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="431" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="431" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="431" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="437" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="437" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="58" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="434" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="88" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="434" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="437" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="437" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="309" pin="8"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="518" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="52" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="434" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="434" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="326" pin="8"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="54" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="528" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="552" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="431" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="451" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="96" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="98" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="445" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="280" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="116" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="280" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="118" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="120" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="619"><net_src comp="116" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="280" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="122" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="124" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="623" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="623" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="88" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="634" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="626" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="88" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="629" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="660" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="644" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="650" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="671" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="344" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="709"><net_src comp="130" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="392" pin="12"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="130" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="717"><net_src comp="354" pin="12"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="354" pin="12"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="711" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="392" pin="12"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="704" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="130" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="372" pin="12"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="372" pin="12"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="732" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="132" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="718" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="739" pin="3"/><net_sink comp="746" pin=2"/></net>

<net id="755"><net_src comp="725" pin="3"/><net_sink comp="746" pin=3"/></net>

<net id="756"><net_src comp="746" pin="4"/><net_sink comp="286" pin=2"/></net>

<net id="761"><net_src comp="48" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="50" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="136" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="777"><net_src comp="140" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="785"><net_src comp="144" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="793"><net_src comp="148" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="154" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="802"><net_src comp="160" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="807"><net_src comp="166" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="812"><net_src comp="172" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="817"><net_src comp="184" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="822"><net_src comp="190" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="827"><net_src comp="202" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="834"><net_src comp="208" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="840"><net_src comp="214" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="220" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="849"><net_src comp="226" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="856"><net_src comp="232" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="861"><net_src comp="238" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="866"><net_src comp="244" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="871"><net_src comp="250" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="354" pin=10"/></net>

<net id="877"><net_src comp="256" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="883"><net_src comp="262" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="888"><net_src comp="408" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="894"><net_src comp="412" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="898"><net_src comp="891" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="902"><net_src comp="431" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="908"><net_src comp="434" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="913"><net_src comp="437" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="918"><net_src comp="440" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="451" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="927"><net_src comp="460" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="466" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="470" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="481" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="492" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="496" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="507" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="581" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="586" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="964"><net_src comp="599" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="392" pin=6"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="392" pin=8"/></net>

<net id="971"><net_src comp="603" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="372" pin=6"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="372" pin=8"/></net>

<net id="978"><net_src comp="613" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="354" pin=6"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="354" pin=8"/></net>

<net id="985"><net_src comp="683" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="693" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="994"><net_src comp="293" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {4 }
	Port: bckgndYUV | {}
	Port: boxHCoord_loc_1_out | {3 }
	Port: boxVCoord_loc_1_out | {3 }
	Port: boxHCoord | {2 }
	Port: boxVCoord | {2 }
	Port: vDir | {2 }
	Port: hDir | {2 }
	Port: whiYuv_2 | {}
 - Input state : 
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxHCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxVCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : loopWidth | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxColorB | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : pixOut | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxColorR | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : and4_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : and26_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : tobool | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : and10_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : ovrlayYUV | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : bckgndYUV | {3 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : patternId_val_load | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxSize | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : y | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : zext_ln1914 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : vMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : hMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : zext_ln1914_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : icmp | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxColorG | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : crossHairX | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : cmp2_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : color | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxHCoord | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxVCoord | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : vDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : hDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : whiYuv_2 | {3 4 }
  - Chain level:
	State 1
		store_ln1956 : 1
	State 2
		icmp_ln774 : 1
		x_2 : 1
		br_ln774 : 2
		trunc_ln774 : 1
		or_ln1884 : 1
		icmp_ln1884 : 1
		br_ln1884 : 2
		br_ln1887 : 1
		icmp_ln1889 : 1
		br_ln1889 : 2
		icmp_ln1894 : 1
		br_ln1894 : 2
		empty_92 : 3
		br_ln1899 : 1
		icmp_ln1901 : 1
		br_ln1901 : 2
		icmp_ln1906 : 1
		br_ln1906 : 2
		empty_91 : 3
		sub_ln1914 : 1
		add_ln1912 : 1
		select_ln1911 : 4
		store_ln1912 : 5
		sub_ln1918 : 1
		add_ln1916 : 1
		select_ln1915 : 4
		store_ln1916 : 5
		store_ln1911 : 5
		store_ln1915 : 5
		icmp_ln1963 : 1
		or_ln1963 : 2
		select_ln1975 : 2
		store_ln1956 : 2
	State 3
		boxRight : 1
		boxBottom : 1
		icmp_ln1932 : 1
		xor_ln1932 : 2
		icmp_ln1932_1 : 2
		icmp_ln1937 : 1
		xor_ln1937 : 2
		icmp_ln1937_1 : 2
		and_ln1942_2 : 2
		and_ln1942_1 : 2
		and_ln1942 : 2
		br_ln1942 : 2
		zext_ln1975 : 1
		whiYuv_2_addr : 2
		whiYuv_2_load : 3
	State 4
		pix_4 : 1
		pix_3 : 1
		pix : 1
		pixOut_11 : 2
		pixOut_12 : 2
		pixOut_13 : 3
		pixOut_14 : 3
		select_ln1991 : 2
		empty : 3
		p_0 : 4
		write_ln808 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln774_fu_440          |    0    |    23   |
|          |          icmp_ln1884_fu_460         |    0    |    23   |
|          |          icmp_ln1889_fu_470         |    0    |    23   |
|          |          icmp_ln1894_fu_481         |    0    |    23   |
|          |          icmp_ln1901_fu_496         |    0    |    23   |
|   icmp   |          icmp_ln1906_fu_507         |    0    |    23   |
|          |          icmp_ln1963_fu_576         |    0    |    23   |
|          |          icmp_ln1932_fu_639         |    0    |    23   |
|          |         icmp_ln1932_1_fu_650        |    0    |    23   |
|          |          icmp_ln1937_fu_655         |    0    |    23   |
|          |         icmp_ln1937_1_fu_666        |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|          |         select_ln1911_fu_528        |    0    |    16   |
|          |         select_ln1915_fu_552        |    0    |    16   |
|          |         select_ln1975_fu_586        |    0    |    2    |
|          |           pixOut_7_fu_693           |    0    |    12   |
|  select  |           pixOut_11_fu_704          |    0    |    12   |
|          |           pixOut_12_fu_711          |    0    |    12   |
|          |           pixOut_13_fu_718          |    0    |    12   |
|          |           pixOut_14_fu_725          |    0    |    12   |
|          |         select_ln1991_fu_732        |    0    |    12   |
|          |             empty_fu_739            |    0    |    12   |
|----------|-------------------------------------|---------|---------|
|          |              x_2_fu_445             |    0    |    23   |
|          |          add_ln1912_fu_523          |    0    |    23   |
|    add   |          add_ln1916_fu_547          |    0    |    23   |
|          |           boxRight_fu_629           |    0    |    23   |
|          |           boxBottom_fu_634          |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|    sub   |          sub_ln1914_fu_518          |    0    |    23   |
|          |          sub_ln1918_fu_542          |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|    or    |           or_ln1884_fu_455          |    0    |    16   |
|          |           or_ln1963_fu_581          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |         and_ln1942_2_fu_671         |    0    |    2    |
|    and   |         and_ln1942_1_fu_677         |    0    |    2    |
|          |          and_ln1942_fu_683          |    0    |    2    |
|          |          and_ln1947_fu_689          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |          xor_ln1932_fu_644          |    0    |    2    |
|          |          xor_ln1937_fu_660          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |        color_read_read_fu_148       |    0    |    0    |
|          |       cmp2_i_read_read_fu_154       |    0    |    0    |
|          |     crossHairX_read_read_fu_160     |    0    |    0    |
|          |      boxColorG_read_read_fu_166     |    0    |    0    |
|          |        icmp_read_read_fu_172        |    0    |    0    |
|          |    zext_ln1914_1_read_read_fu_178   |    0    |    0    |
|          |        hMax_read_read_fu_184        |    0    |    0    |
|          |        vMax_read_read_fu_190        |    0    |    0    |
|          |     zext_ln1914_read_read_fu_196    |    0    |    0    |
|          |          y_read_read_fu_202         |    0    |    0    |
|          |       boxSize_read_read_fu_208      |    0    |    0    |
|   read   | patternId_val_load_read_read_fu_214 |    0    |    0    |
|          |       and10_i_read_read_fu_220      |    0    |    0    |
|          |       tobool_read_read_fu_226       |    0    |    0    |
|          |       and26_i_read_read_fu_232      |    0    |    0    |
|          |       and4_i_read_read_fu_238       |    0    |    0    |
|          |      boxColorR_read_read_fu_244     |    0    |    0    |
|          |       pixOut_read_read_fu_250       |    0    |    0    |
|          |      boxColorB_read_read_fu_256     |    0    |    0    |
|          |      loopWidth_read_read_fu_262     |    0    |    0    |
|          |   boxVCoord_loc_0_read_read_fu_268  |    0    |    0    |
|          |   boxHCoord_loc_0_read_read_fu_274  |    0    |    0    |
|          |      bckgndYUV_read_read_fu_280     |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln808_write_fu_286      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |      zext_ln1914_1_cast_fu_408      |    0    |    0    |
|   zext   |       zext_ln1914_cast_fu_412       |    0    |    0    |
|          |          zext_ln1975_fu_699         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln774_fu_451         |    0    |    0    |
|          |             pixIn_fu_599            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|partselect|            pixIn_5_fu_603           |    0    |    0    |
|          |            pixIn_6_fu_613           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|              p_0_fu_746             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   562   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      and10_i_read_reg_841     |    1   |
|      and26_i_read_reg_853     |    1   |
|      and4_i_read_reg_858      |    1   |
|       and_ln1942_reg_982      |    1   |
|     boxColorB_read_reg_874    |   12   |
|     boxColorG_read_reg_804    |   12   |
|     boxColorR_read_reg_863    |   12   |
|  boxHCoord_loc_1_load_reg_910 |   16   |
|    boxHCoord_loc_1_reg_782    |   16   |
|      boxSize_read_reg_831     |   16   |
|  boxVCoord_loc_1_load_reg_905 |   16   |
|    boxVCoord_loc_1_reg_774    |   16   |
|      cmp2_i_read_reg_794      |    1   |
|       color_read_reg_790      |    8   |
|    crossHairX_read_reg_799    |   16   |
|        empty_91_reg_323       |    1   |
|        empty_92_reg_306       |    1   |
|       hDir_load_reg_928       |    1   |
|       hMax_read_reg_814       |   16   |
|      icmp_ln1884_reg_924      |    1   |
|      icmp_ln1889_reg_932      |    1   |
|      icmp_ln1894_reg_936      |    1   |
|      icmp_ln1901_reg_944      |    1   |
|      icmp_ln1906_reg_948      |    1   |
|       icmp_ln774_reg_915      |    1   |
|       icmp_read_reg_809       |    1   |
|     loopWidth_read_reg_880    |   16   |
|       or_ln1963_reg_952       |    1   |
|patternId_val_load_read_reg_837|    8   |
|       phi_ln1975_reg_340      |    2   |
|        pixIn_5_reg_968        |   12   |
|        pixIn_6_reg_975        |   12   |
|         pixIn_reg_961         |   12   |
|        pixOut_7_reg_986       |   12   |
|      pixOut_read_reg_868      |   12   |
|         pix_3_reg_368         |   12   |
|         pix_4_reg_351         |   12   |
|          pix_reg_388          |   12   |
|     select_ln1975_reg_956     |    2   |
|      tobool_read_reg_846      |    1   |
|      trunc_ln774_reg_919      |    1   |
|       vDir_load_reg_940       |    1   |
|       vMax_read_reg_819       |   16   |
|     whiYuv_2_addr_reg_991     |    2   |
|          x_1_reg_899          |   16   |
|           x_reg_767           |   16   |
|         y_read_reg_824        |   16   |
|   zext_ln1914_1_cast_reg_885  |   16   |
|    zext_ln1914_cast_reg_891   |   16   |
+-------------------------------+--------+
|             Total             |   397  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_300 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||  0.844  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   562  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   397  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   397  |   571  |
+-----------+--------+--------+--------+
