// Seed: 4164101344
module module_0 ();
  reg  id_1;
  wire id_2;
  reg  id_3 = id_1;
  initial id_3 = #1 id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always @(posedge 1 == 1) begin
    id_3 = 1 ? id_3 : id_2;
    case (1'b0)
      1 == id_2: {1'h0, 1'b0} = (id_3 && id_2 && id_1);
    endcase
    if (1) id_3 <= id_3;
  end
  module_0();
endmodule
