Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep  5 17:03:32 2023
| Host         : TXAVM001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Binary_to_BCD_Board_timing_summary_routed.rpt -pb Binary_to_BCD_Board_timing_summary_routed.pb -rpx Binary_to_BCD_Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Binary_to_BCD_Board
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[5]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.702ns  (logic 5.308ns (41.791%)  route 7.393ns (58.209%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  bin[5] (IN)
                         net (fo=0)                   0.000     0.000    bin[5]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bin_IBUF[5]_inst/O
                         net (fo=9, routed)           2.705     4.156    bin_IBUF[5]
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124     4.280 r  leds_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.756     5.036    bin2bcd/c4/data__19[2]
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  leds_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.689     5.849    leds_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I0_O)        0.124     5.973 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.243     9.216    leds_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.702 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.702    leds[2]
    G14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[7]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.483ns  (logic 5.410ns (43.338%)  route 7.073ns (56.662%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  bin[7] (IN)
                         net (fo=0)                   0.000     0.000    bin[7]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  bin_IBUF[7]_inst/O
                         net (fo=9, routed)           2.498     4.026    bin_IBUF[7]
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.150 r  leds_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.882     5.032    bin2bcd/c4/data__19[1]
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.156 r  leds_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.658     5.814    leds_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124     5.938 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.035     8.973    leds_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.483 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.483    leds[3]
    D18                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[7]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.255ns  (logic 5.431ns (48.257%)  route 5.824ns (51.743%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  bin[7] (IN)
                         net (fo=0)                   0.000     0.000    bin[7]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  bin_IBUF[7]_inst/O
                         net (fo=9, routed)           2.498     4.026    bin_IBUF[7]
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.150 r  leds_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.833     4.983    bin2bcd/c4/data__19[1]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.107 r  leds_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.689     5.796    leds_OBUF[0]_inst_i_2_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.124     5.920 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.804     7.724    leds_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.255 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.255    leds[0]
    M14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[7]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.241ns  (logic 5.439ns (48.388%)  route 5.802ns (51.612%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  bin[7] (IN)
                         net (fo=0)                   0.000     0.000    bin[7]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  bin_IBUF[7]_inst/O
                         net (fo=9, routed)           2.498     4.026    bin_IBUF[7]
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.150 r  leds_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.825     4.975    bin2bcd/c4/data__19[1]
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.099 r  leds_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.805     5.904    leds_OBUF[1]_inst_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.028 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.702    leds_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.241 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.241    leds[1]
    M15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.589ns (66.714%)  route 0.793ns (33.286%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    L14                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  bin_IBUF[2]_inst/O
                         net (fo=7, routed)           0.380     0.639    bin_IBUF[2]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.684 r  leds_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.089     0.773    bcd[5]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.818 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.142    leds_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.382 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.382    leds[1]
    M15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[0]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.551ns (64.508%)  route 0.853ns (35.492%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  bin[0] (IN)
                         net (fo=0)                   0.000     0.000    bin[0]
    K14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  bin_IBUF[0]_inst/O
                         net (fo=1, routed)           0.463     0.736    bin_IBUF[0]
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.781 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.172    leds_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.404 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.404    leds[0]
    M14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[2]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.536ns (50.709%)  route 1.493ns (49.291%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  bin[2] (IN)
                         net (fo=0)                   0.000     0.000    bin[2]
    L14                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  bin_IBUF[2]_inst/O
                         net (fo=7, routed)           0.442     0.701    bin_IBUF[2]
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.746 r  leds_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.798    bcd[6]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.843 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.000     1.843    leds_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.030 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.030    leds[2]
    G14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin[1]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.527ns (48.308%)  route 1.634ns (51.692%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  bin[1] (IN)
                         net (fo=0)                   0.000     0.000    bin[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  bin_IBUF[1]_inst/O
                         net (fo=4, routed)           0.491     0.717    bin_IBUF[1]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.762 r  leds_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.220     0.982    leds_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.027 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.923     1.950    leds_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.161 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.161    leds[3]
    D18                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------





