// Seed: 1001552035
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_2;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_2 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial if (-1) $display;
  wire id_8;
  assign id_2 = -1;
  assign id_2 = -1;
  assign id_4 = -1;
  wire id_9;
  always id_5 <= -1'b0;
  parameter id_10 = 1'b0;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_10
  );
  assign id_4 = 1;
endmodule
