// Seed: 2516133274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  inout wire id_15;
  inout wire _id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output uwire id_5;
  output wire id_4;
  inout supply0 id_3;
  output wire id_2;
  input wire id_1;
  logic id_16;
  wire  id_17;
  wire  id_18;
  assign id_3 = -1;
  assign id_5 = 1;
  wire [1 : !  id_14] id_19;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_2,
      id_15,
      id_15
  );
  initial begin : LABEL_0
    $signed(84);
    ;
    SystemTFIdentifier;
  end
endmodule
