//Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
//Date        : Wed Jul 17 14:13:33 2024
//Host        : G-P-SHAHAMZ-LW running 64-bit Ubuntu 20.04.6 LTS
//Command     : generate_target system.bd
//Design      : system
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module axi_ad9144_jesd_imp_1POUUDD
   (device_clk,
    irq,
    link_clk,
    s_axi_aclk,
    s_axi_araddr,
    s_axi_aresetn,
    s_axi_arprot,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    sync,
    sysref,
    tx_cfg_continuous_cgs,
    tx_cfg_continuous_ilas,
    tx_cfg_device_beats_per_multiframe,
    tx_cfg_device_lmfc_offset,
    tx_cfg_device_octets_per_frame,
    tx_cfg_device_octets_per_multiframe,
    tx_cfg_device_sysref_disable,
    tx_cfg_device_sysref_oneshot,
    tx_cfg_disable_char_replacement,
    tx_cfg_disable_scrambler,
    tx_cfg_lanes_disable,
    tx_cfg_links_disable,
    tx_cfg_mframes_per_ilas,
    tx_cfg_octets_per_frame,
    tx_cfg_octets_per_multiframe,
    tx_cfg_skip_ilas,
    tx_ctrl_manual_sync_request,
    tx_data_tdata,
    tx_data_tready,
    tx_data_tvalid,
    tx_event_sysref_alignment_error,
    tx_event_sysref_edge,
    tx_ilas_config_addr,
    tx_ilas_config_data,
    tx_ilas_config_rd,
    tx_phy0_txcharisk,
    tx_phy0_txdata,
    tx_phy0_txheader,
    tx_phy1_txcharisk,
    tx_phy1_txdata,
    tx_phy1_txheader,
    tx_phy2_txcharisk,
    tx_phy2_txdata,
    tx_phy2_txheader,
    tx_phy3_txcharisk,
    tx_phy3_txdata,
    tx_phy3_txheader,
    tx_status_state,
    tx_status_sync,
    tx_status_synth_params0,
    tx_status_synth_params1,
    tx_status_synth_params2);
  input device_clk;
  output irq;
  input link_clk;
  input s_axi_aclk;
  input [31:0]s_axi_araddr;
  input s_axi_aresetn;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  input [0:0]sync;
  input sysref;
  output tx_cfg_continuous_cgs;
  output tx_cfg_continuous_ilas;
  output [7:0]tx_cfg_device_beats_per_multiframe;
  output [7:0]tx_cfg_device_lmfc_offset;
  output [7:0]tx_cfg_device_octets_per_frame;
  output [9:0]tx_cfg_device_octets_per_multiframe;
  output tx_cfg_device_sysref_disable;
  output tx_cfg_device_sysref_oneshot;
  output tx_cfg_disable_char_replacement;
  output tx_cfg_disable_scrambler;
  output [3:0]tx_cfg_lanes_disable;
  output [0:0]tx_cfg_links_disable;
  output [7:0]tx_cfg_mframes_per_ilas;
  output [7:0]tx_cfg_octets_per_frame;
  output [9:0]tx_cfg_octets_per_multiframe;
  output tx_cfg_skip_ilas;
  output tx_ctrl_manual_sync_request;
  input [127:0]tx_data_tdata;
  output tx_data_tready;
  input tx_data_tvalid;
  output tx_event_sysref_alignment_error;
  output tx_event_sysref_edge;
  output [1:0]tx_ilas_config_addr;
  output [127:0]tx_ilas_config_data;
  output tx_ilas_config_rd;
  output [3:0]tx_phy0_txcharisk;
  output [31:0]tx_phy0_txdata;
  output [1:0]tx_phy0_txheader;
  output [3:0]tx_phy1_txcharisk;
  output [31:0]tx_phy1_txdata;
  output [1:0]tx_phy1_txheader;
  output [3:0]tx_phy2_txcharisk;
  output [31:0]tx_phy2_txdata;
  output [1:0]tx_phy2_txheader;
  output [3:0]tx_phy3_txcharisk;
  output [31:0]tx_phy3_txdata;
  output [1:0]tx_phy3_txheader;
  output [1:0]tx_status_state;
  output [0:0]tx_status_sync;
  output [31:0]tx_status_synth_params0;
  output [31:0]tx_status_synth_params1;
  output [31:0]tx_status_synth_params2;

  wire device_clk_1;
  wire link_clk_1;
  wire [31:0]s_axi_1_ARADDR;
  wire [2:0]s_axi_1_ARPROT;
  wire s_axi_1_ARREADY;
  wire s_axi_1_ARVALID;
  wire [31:0]s_axi_1_AWADDR;
  wire [2:0]s_axi_1_AWPROT;
  wire s_axi_1_AWREADY;
  wire s_axi_1_AWVALID;
  wire s_axi_1_BREADY;
  wire [1:0]s_axi_1_BRESP;
  wire s_axi_1_BVALID;
  wire [31:0]s_axi_1_RDATA;
  wire s_axi_1_RREADY;
  wire [1:0]s_axi_1_RRESP;
  wire s_axi_1_RVALID;
  wire [31:0]s_axi_1_WDATA;
  wire s_axi_1_WREADY;
  wire [3:0]s_axi_1_WSTRB;
  wire s_axi_1_WVALID;
  wire s_axi_aclk_1;
  wire s_axi_aresetn_1;
  wire [0:0]sync_1;
  wire sysref_1;
  wire tx_axi_core_reset;
  wire tx_axi_device_reset;
  wire tx_axi_irq;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_cfg_continuous_cgs;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_cfg_continuous_ilas;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [7:0]tx_axi_tx_cfg_device_beats_per_multiframe;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [7:0]tx_axi_tx_cfg_device_lmfc_offset;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [7:0]tx_axi_tx_cfg_device_octets_per_frame;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [9:0]tx_axi_tx_cfg_device_octets_per_multiframe;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_cfg_device_sysref_disable;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_cfg_device_sysref_oneshot;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_cfg_disable_char_replacement;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_cfg_disable_scrambler;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]tx_axi_tx_cfg_lanes_disable;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [0:0]tx_axi_tx_cfg_links_disable;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [7:0]tx_axi_tx_cfg_mframes_per_ilas;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [7:0]tx_axi_tx_cfg_octets_per_frame;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [9:0]tx_axi_tx_cfg_octets_per_multiframe;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_cfg_skip_ilas;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_axi_tx_ctrl_manual_sync_request;
  wire [127:0]tx_data_1_TDATA;
  wire tx_data_1_TREADY;
  wire tx_data_1_TVALID;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_tx_event_sysref_alignment_error;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_tx_event_sysref_edge;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]tx_tx_ilas_config_addr;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [127:0]tx_tx_ilas_config_data;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire tx_tx_ilas_config_rd;
  (* DEBUG = "true" *) wire [3:0]tx_tx_phy0_txcharisk;
  (* DEBUG = "true" *) wire [31:0]tx_tx_phy0_txdata;
  (* DEBUG = "true" *) wire [1:0]tx_tx_phy0_txheader;
  (* DEBUG = "true" *) wire [7:4]tx_tx_phy1_txcharisk;
  (* DEBUG = "true" *) wire [63:32]tx_tx_phy1_txdata;
  (* DEBUG = "true" *) wire [3:2]tx_tx_phy1_txheader;
  (* DEBUG = "true" *) wire [11:8]tx_tx_phy2_txcharisk;
  (* DEBUG = "true" *) wire [95:64]tx_tx_phy2_txdata;
  (* DEBUG = "true" *) wire [5:4]tx_tx_phy2_txheader;
  (* DEBUG = "true" *) wire [15:12]tx_tx_phy3_txcharisk;
  (* DEBUG = "true" *) wire [127:96]tx_tx_phy3_txdata;
  (* DEBUG = "true" *) wire [7:6]tx_tx_phy3_txheader;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]tx_tx_status_state;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [0:0]tx_tx_status_sync;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]tx_tx_status_synth_params0;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]tx_tx_status_synth_params1;
  (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]tx_tx_status_synth_params2;

  assign device_clk_1 = device_clk;
  assign irq = tx_axi_irq;
  assign link_clk_1 = link_clk;
  assign s_axi_1_ARADDR = s_axi_araddr[31:0];
  assign s_axi_1_ARPROT = s_axi_arprot[2:0];
  assign s_axi_1_ARVALID = s_axi_arvalid;
  assign s_axi_1_AWADDR = s_axi_awaddr[31:0];
  assign s_axi_1_AWPROT = s_axi_awprot[2:0];
  assign s_axi_1_AWVALID = s_axi_awvalid;
  assign s_axi_1_BREADY = s_axi_bready;
  assign s_axi_1_RREADY = s_axi_rready;
  assign s_axi_1_WDATA = s_axi_wdata[31:0];
  assign s_axi_1_WSTRB = s_axi_wstrb[3:0];
  assign s_axi_1_WVALID = s_axi_wvalid;
  assign s_axi_aclk_1 = s_axi_aclk;
  assign s_axi_aresetn_1 = s_axi_aresetn;
  assign s_axi_arready = s_axi_1_ARREADY;
  assign s_axi_awready = s_axi_1_AWREADY;
  assign s_axi_bresp[1:0] = s_axi_1_BRESP;
  assign s_axi_bvalid = s_axi_1_BVALID;
  assign s_axi_rdata[31:0] = s_axi_1_RDATA;
  assign s_axi_rresp[1:0] = s_axi_1_RRESP;
  assign s_axi_rvalid = s_axi_1_RVALID;
  assign s_axi_wready = s_axi_1_WREADY;
  assign sync_1 = sync[0];
  assign sysref_1 = sysref;
  assign tx_cfg_continuous_cgs = tx_axi_tx_cfg_continuous_cgs;
  assign tx_cfg_continuous_ilas = tx_axi_tx_cfg_continuous_ilas;
  assign tx_cfg_device_beats_per_multiframe[7:0] = tx_axi_tx_cfg_device_beats_per_multiframe;
  assign tx_cfg_device_lmfc_offset[7:0] = tx_axi_tx_cfg_device_lmfc_offset;
  assign tx_cfg_device_octets_per_frame[7:0] = tx_axi_tx_cfg_device_octets_per_frame;
  assign tx_cfg_device_octets_per_multiframe[9:0] = tx_axi_tx_cfg_device_octets_per_multiframe;
  assign tx_cfg_device_sysref_disable = tx_axi_tx_cfg_device_sysref_disable;
  assign tx_cfg_device_sysref_oneshot = tx_axi_tx_cfg_device_sysref_oneshot;
  assign tx_cfg_disable_char_replacement = tx_axi_tx_cfg_disable_char_replacement;
  assign tx_cfg_disable_scrambler = tx_axi_tx_cfg_disable_scrambler;
  assign tx_cfg_lanes_disable[3:0] = tx_axi_tx_cfg_lanes_disable;
  assign tx_cfg_links_disable[0] = tx_axi_tx_cfg_links_disable;
  assign tx_cfg_mframes_per_ilas[7:0] = tx_axi_tx_cfg_mframes_per_ilas;
  assign tx_cfg_octets_per_frame[7:0] = tx_axi_tx_cfg_octets_per_frame;
  assign tx_cfg_octets_per_multiframe[9:0] = tx_axi_tx_cfg_octets_per_multiframe;
  assign tx_cfg_skip_ilas = tx_axi_tx_cfg_skip_ilas;
  assign tx_ctrl_manual_sync_request = tx_axi_tx_ctrl_manual_sync_request;
  assign tx_data_1_TDATA = tx_data_tdata[127:0];
  assign tx_data_1_TVALID = tx_data_tvalid;
  assign tx_data_tready = tx_data_1_TREADY;
  assign tx_event_sysref_alignment_error = tx_tx_event_sysref_alignment_error;
  assign tx_event_sysref_edge = tx_tx_event_sysref_edge;
  assign tx_ilas_config_addr[1:0] = tx_tx_ilas_config_addr;
  assign tx_ilas_config_data[127:0] = tx_tx_ilas_config_data;
  assign tx_ilas_config_rd = tx_tx_ilas_config_rd;
  assign tx_phy0_txcharisk[3:0] = tx_tx_phy0_txcharisk;
  assign tx_phy0_txdata[31:0] = tx_tx_phy0_txdata;
  assign tx_phy0_txheader[1:0] = tx_tx_phy0_txheader;
  assign tx_phy1_txcharisk[3:0] = tx_tx_phy1_txcharisk;
  assign tx_phy1_txdata[31:0] = tx_tx_phy1_txdata;
  assign tx_phy1_txheader[1:0] = tx_tx_phy1_txheader;
  assign tx_phy2_txcharisk[3:0] = tx_tx_phy2_txcharisk;
  assign tx_phy2_txdata[31:0] = tx_tx_phy2_txdata;
  assign tx_phy2_txheader[1:0] = tx_tx_phy2_txheader;
  assign tx_phy3_txcharisk[3:0] = tx_tx_phy3_txcharisk;
  assign tx_phy3_txdata[31:0] = tx_tx_phy3_txdata;
  assign tx_phy3_txheader[1:0] = tx_tx_phy3_txheader;
  assign tx_status_state[1:0] = tx_tx_status_state;
  assign tx_status_sync[0] = tx_tx_status_sync;
  assign tx_status_synth_params0[31:0] = tx_tx_status_synth_params0;
  assign tx_status_synth_params1[31:0] = tx_tx_status_synth_params1;
  assign tx_status_synth_params2[31:0] = tx_tx_status_synth_params2;
  system_tx_0 tx
       (.cfg_continuous_cgs(tx_axi_tx_cfg_continuous_cgs),
        .cfg_continuous_ilas(tx_axi_tx_cfg_continuous_ilas),
        .cfg_disable_char_replacement(tx_axi_tx_cfg_disable_char_replacement),
        .cfg_disable_scrambler(tx_axi_tx_cfg_disable_scrambler),
        .cfg_lanes_disable(tx_axi_tx_cfg_lanes_disable),
        .cfg_links_disable(tx_axi_tx_cfg_links_disable),
        .cfg_mframes_per_ilas(tx_axi_tx_cfg_mframes_per_ilas),
        .cfg_octets_per_frame(tx_axi_tx_cfg_octets_per_frame),
        .cfg_octets_per_multiframe(tx_axi_tx_cfg_octets_per_multiframe),
        .cfg_skip_ilas(tx_axi_tx_cfg_skip_ilas),
        .clk(link_clk_1),
        .ctrl_manual_sync_request(tx_axi_tx_ctrl_manual_sync_request),
        .device_cfg_beats_per_multiframe(tx_axi_tx_cfg_device_beats_per_multiframe),
        .device_cfg_lmfc_offset(tx_axi_tx_cfg_device_lmfc_offset),
        .device_cfg_octets_per_frame(tx_axi_tx_cfg_device_octets_per_frame),
        .device_cfg_octets_per_multiframe(tx_axi_tx_cfg_device_octets_per_multiframe),
        .device_cfg_sysref_disable(tx_axi_tx_cfg_device_sysref_disable),
        .device_cfg_sysref_oneshot(tx_axi_tx_cfg_device_sysref_oneshot),
        .device_clk(device_clk_1),
        .device_event_sysref_alignment_error(tx_tx_event_sysref_alignment_error),
        .device_event_sysref_edge(tx_tx_event_sysref_edge),
        .device_reset(tx_axi_device_reset),
        .ilas_config_addr(tx_tx_ilas_config_addr),
        .ilas_config_data(tx_tx_ilas_config_data),
        .ilas_config_rd(tx_tx_ilas_config_rd),
        .phy_charisk({tx_tx_phy3_txcharisk,tx_tx_phy2_txcharisk,tx_tx_phy1_txcharisk,tx_tx_phy0_txcharisk}),
        .phy_data({tx_tx_phy3_txdata,tx_tx_phy2_txdata,tx_tx_phy1_txdata,tx_tx_phy0_txdata}),
        .phy_header({tx_tx_phy3_txheader,tx_tx_phy2_txheader,tx_tx_phy1_txheader,tx_tx_phy0_txheader}),
        .reset(tx_axi_core_reset),
        .status_state(tx_tx_status_state),
        .status_sync(tx_tx_status_sync),
        .status_synth_params0(tx_tx_status_synth_params0),
        .status_synth_params1(tx_tx_status_synth_params1),
        .status_synth_params2(tx_tx_status_synth_params2),
        .sync(sync_1),
        .sysref(sysref_1),
        .tx_data(tx_data_1_TDATA),
        .tx_ready(tx_data_1_TREADY),
        .tx_valid(tx_data_1_TVALID));
  system_tx_axi_0 tx_axi
       (.core_cfg_continuous_cgs(tx_axi_tx_cfg_continuous_cgs),
        .core_cfg_continuous_ilas(tx_axi_tx_cfg_continuous_ilas),
        .core_cfg_disable_char_replacement(tx_axi_tx_cfg_disable_char_replacement),
        .core_cfg_disable_scrambler(tx_axi_tx_cfg_disable_scrambler),
        .core_cfg_lanes_disable(tx_axi_tx_cfg_lanes_disable),
        .core_cfg_links_disable(tx_axi_tx_cfg_links_disable),
        .core_cfg_mframes_per_ilas(tx_axi_tx_cfg_mframes_per_ilas),
        .core_cfg_octets_per_frame(tx_axi_tx_cfg_octets_per_frame),
        .core_cfg_octets_per_multiframe(tx_axi_tx_cfg_octets_per_multiframe),
        .core_cfg_skip_ilas(tx_axi_tx_cfg_skip_ilas),
        .core_clk(link_clk_1),
        .core_ctrl_manual_sync_request(tx_axi_tx_ctrl_manual_sync_request),
        .core_ilas_config_addr(tx_tx_ilas_config_addr),
        .core_ilas_config_data(tx_tx_ilas_config_data),
        .core_ilas_config_rd(tx_tx_ilas_config_rd),
        .core_reset(tx_axi_core_reset),
        .core_reset_ext(1'b0),
        .core_status_state(tx_tx_status_state),
        .core_status_sync(tx_tx_status_sync),
        .device_cfg_beats_per_multiframe(tx_axi_tx_cfg_device_beats_per_multiframe),
        .device_cfg_lmfc_offset(tx_axi_tx_cfg_device_lmfc_offset),
        .device_cfg_octets_per_frame(tx_axi_tx_cfg_device_octets_per_frame),
        .device_cfg_octets_per_multiframe(tx_axi_tx_cfg_device_octets_per_multiframe),
        .device_cfg_sysref_disable(tx_axi_tx_cfg_device_sysref_disable),
        .device_cfg_sysref_oneshot(tx_axi_tx_cfg_device_sysref_oneshot),
        .device_clk(device_clk_1),
        .device_event_sysref_alignment_error(tx_tx_event_sysref_alignment_error),
        .device_event_sysref_edge(tx_tx_event_sysref_edge),
        .device_reset(tx_axi_device_reset),
        .irq(tx_axi_irq),
        .s_axi_aclk(s_axi_aclk_1),
        .s_axi_araddr(s_axi_1_ARADDR[13:0]),
        .s_axi_aresetn(s_axi_aresetn_1),
        .s_axi_arprot(s_axi_1_ARPROT),
        .s_axi_arready(s_axi_1_ARREADY),
        .s_axi_arvalid(s_axi_1_ARVALID),
        .s_axi_awaddr(s_axi_1_AWADDR[13:0]),
        .s_axi_awprot(s_axi_1_AWPROT),
        .s_axi_awready(s_axi_1_AWREADY),
        .s_axi_awvalid(s_axi_1_AWVALID),
        .s_axi_bready(s_axi_1_BREADY),
        .s_axi_bresp(s_axi_1_BRESP),
        .s_axi_bvalid(s_axi_1_BVALID),
        .s_axi_rdata(s_axi_1_RDATA),
        .s_axi_rready(s_axi_1_RREADY),
        .s_axi_rresp(s_axi_1_RRESP),
        .s_axi_rvalid(s_axi_1_RVALID),
        .s_axi_wdata(s_axi_1_WDATA),
        .s_axi_wready(s_axi_1_WREADY),
        .s_axi_wstrb(s_axi_1_WSTRB),
        .s_axi_wvalid(s_axi_1_WVALID),
        .status_synth_params0(tx_tx_status_synth_params0),
        .status_synth_params1(tx_tx_status_synth_params1),
        .status_synth_params2(tx_tx_status_synth_params2));
endmodule

module axi_ad9144_offload_imp_4S0I00
   (init_req,
    m_axis_aclk,
    m_axis_aresetn,
    m_axis_tdata,
    m_axis_tready,
    m_axis_tvalid,
    s_axi_aclk,
    s_axi_araddr,
    s_axi_aresetn,
    s_axi_arprot,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axis_aclk,
    s_axis_aresetn,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sync_ext);
  input init_req;
  input m_axis_aclk;
  input m_axis_aresetn;
  output [127:0]m_axis_tdata;
  input m_axis_tready;
  output m_axis_tvalid;
  input s_axi_aclk;
  input [31:0]s_axi_araddr;
  input s_axi_aresetn;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  input s_axis_aclk;
  input s_axis_aresetn;
  input [127:0]s_axis_tdata;
  input [15:0]s_axis_tkeep;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  input sync_ext;

  wire [127:0]i_data_offload_m_axis_TDATA;
  wire i_data_offload_m_axis_TREADY;
  wire i_data_offload_m_axis_TVALID;
  wire [127:0]i_data_offload_m_storage_axis_TDATA;
  wire [15:0]i_data_offload_m_storage_axis_TKEEP;
  wire i_data_offload_m_storage_axis_TLAST;
  wire i_data_offload_m_storage_axis_TREADY;
  wire i_data_offload_m_storage_axis_TVALID;
  wire i_data_offload_rd_ctrl_request_enable;
  wire [19:0]i_data_offload_rd_ctrl_request_length;
  wire i_data_offload_rd_ctrl_request_ready;
  wire i_data_offload_rd_ctrl_request_valid;
  wire i_data_offload_rd_ctrl_response_eot;
  wire i_data_offload_wr_ctrl_request_enable;
  wire [19:0]i_data_offload_wr_ctrl_request_length;
  wire i_data_offload_wr_ctrl_request_ready;
  wire i_data_offload_wr_ctrl_request_valid;
  wire i_data_offload_wr_ctrl_response_eot;
  wire [19:0]i_data_offload_wr_ctrl_response_measured_length;
  wire init_req_1;
  wire m_axis_aclk_1;
  wire m_axis_aresetn_1;
  wire [31:0]s_axi_1_ARADDR;
  wire [2:0]s_axi_1_ARPROT;
  wire s_axi_1_ARREADY;
  wire s_axi_1_ARVALID;
  wire [31:0]s_axi_1_AWADDR;
  wire [2:0]s_axi_1_AWPROT;
  wire s_axi_1_AWREADY;
  wire s_axi_1_AWVALID;
  wire s_axi_1_BREADY;
  wire [1:0]s_axi_1_BRESP;
  wire s_axi_1_BVALID;
  wire [31:0]s_axi_1_RDATA;
  wire s_axi_1_RREADY;
  wire [1:0]s_axi_1_RRESP;
  wire s_axi_1_RVALID;
  wire [31:0]s_axi_1_WDATA;
  wire s_axi_1_WREADY;
  wire [3:0]s_axi_1_WSTRB;
  wire s_axi_1_WVALID;
  wire s_axi_aclk_1;
  wire s_axi_aresetn_1;
  wire [127:0]s_axis_1_TDATA;
  wire [15:0]s_axis_1_TKEEP;
  wire s_axis_1_TLAST;
  wire s_axis_1_TREADY;
  wire s_axis_1_TVALID;
  wire s_axis_aclk_1;
  wire s_axis_aresetn_1;
  wire [127:0]storage_unit_m_axis_TDATA;
  wire [15:0]storage_unit_m_axis_TKEEP;
  wire storage_unit_m_axis_TLAST;
  wire storage_unit_m_axis_TREADY;
  wire storage_unit_m_axis_TVALID;
  wire sync_ext_1;

  assign i_data_offload_m_axis_TREADY = m_axis_tready;
  assign init_req_1 = init_req;
  assign m_axis_aclk_1 = m_axis_aclk;
  assign m_axis_aresetn_1 = m_axis_aresetn;
  assign m_axis_tdata[127:0] = i_data_offload_m_axis_TDATA;
  assign m_axis_tvalid = i_data_offload_m_axis_TVALID;
  assign s_axi_1_ARADDR = s_axi_araddr[31:0];
  assign s_axi_1_ARPROT = s_axi_arprot[2:0];
  assign s_axi_1_ARVALID = s_axi_arvalid;
  assign s_axi_1_AWADDR = s_axi_awaddr[31:0];
  assign s_axi_1_AWPROT = s_axi_awprot[2:0];
  assign s_axi_1_AWVALID = s_axi_awvalid;
  assign s_axi_1_BREADY = s_axi_bready;
  assign s_axi_1_RREADY = s_axi_rready;
  assign s_axi_1_WDATA = s_axi_wdata[31:0];
  assign s_axi_1_WSTRB = s_axi_wstrb[3:0];
  assign s_axi_1_WVALID = s_axi_wvalid;
  assign s_axi_aclk_1 = s_axi_aclk;
  assign s_axi_aresetn_1 = s_axi_aresetn;
  assign s_axi_arready = s_axi_1_ARREADY;
  assign s_axi_awready = s_axi_1_AWREADY;
  assign s_axi_bresp[1:0] = s_axi_1_BRESP;
  assign s_axi_bvalid = s_axi_1_BVALID;
  assign s_axi_rdata[31:0] = s_axi_1_RDATA;
  assign s_axi_rresp[1:0] = s_axi_1_RRESP;
  assign s_axi_rvalid = s_axi_1_RVALID;
  assign s_axi_wready = s_axi_1_WREADY;
  assign s_axis_1_TDATA = s_axis_tdata[127:0];
  assign s_axis_1_TKEEP = s_axis_tkeep[15:0];
  assign s_axis_1_TLAST = s_axis_tlast;
  assign s_axis_1_TVALID = s_axis_tvalid;
  assign s_axis_aclk_1 = s_axis_aclk;
  assign s_axis_aresetn_1 = s_axis_aresetn;
  assign s_axis_tready = s_axis_1_TREADY;
  assign sync_ext_1 = sync_ext;
  system_i_data_offload_0 i_data_offload
       (.init_req(init_req_1),
        .m_axis_aclk(m_axis_aclk_1),
        .m_axis_aresetn(m_axis_aresetn_1),
        .m_axis_data(i_data_offload_m_axis_TDATA),
        .m_axis_ready(i_data_offload_m_axis_TREADY),
        .m_axis_valid(i_data_offload_m_axis_TVALID),
        .m_storage_axis_data(i_data_offload_m_storage_axis_TDATA),
        .m_storage_axis_last(i_data_offload_m_storage_axis_TLAST),
        .m_storage_axis_ready(i_data_offload_m_storage_axis_TREADY),
        .m_storage_axis_tkeep(i_data_offload_m_storage_axis_TKEEP),
        .m_storage_axis_valid(i_data_offload_m_storage_axis_TVALID),
        .rd_request_enable(i_data_offload_rd_ctrl_request_enable),
        .rd_request_length(i_data_offload_rd_ctrl_request_length),
        .rd_request_ready(i_data_offload_rd_ctrl_request_ready),
        .rd_request_valid(i_data_offload_rd_ctrl_request_valid),
        .rd_response_eot(i_data_offload_rd_ctrl_response_eot),
        .rd_underflow(1'b0),
        .s_axi_aclk(s_axi_aclk_1),
        .s_axi_araddr(s_axi_1_ARADDR[15:0]),
        .s_axi_aresetn(s_axi_aresetn_1),
        .s_axi_arprot(s_axi_1_ARPROT),
        .s_axi_arready(s_axi_1_ARREADY),
        .s_axi_arvalid(s_axi_1_ARVALID),
        .s_axi_awaddr(s_axi_1_AWADDR[15:0]),
        .s_axi_awprot(s_axi_1_AWPROT),
        .s_axi_awready(s_axi_1_AWREADY),
        .s_axi_awvalid(s_axi_1_AWVALID),
        .s_axi_bready(s_axi_1_BREADY),
        .s_axi_bresp(s_axi_1_BRESP),
        .s_axi_bvalid(s_axi_1_BVALID),
        .s_axi_rdata(s_axi_1_RDATA),
        .s_axi_rready(s_axi_1_RREADY),
        .s_axi_rresp(s_axi_1_RRESP),
        .s_axi_rvalid(s_axi_1_RVALID),
        .s_axi_wdata(s_axi_1_WDATA),
        .s_axi_wready(s_axi_1_WREADY),
        .s_axi_wstrb(s_axi_1_WSTRB),
        .s_axi_wvalid(s_axi_1_WVALID),
        .s_axis_aclk(s_axis_aclk_1),
        .s_axis_aresetn(s_axis_aresetn_1),
        .s_axis_data(s_axis_1_TDATA),
        .s_axis_last(s_axis_1_TLAST),
        .s_axis_ready(s_axis_1_TREADY),
        .s_axis_tkeep(s_axis_1_TKEEP),
        .s_axis_valid(s_axis_1_TVALID),
        .s_storage_axis_data(storage_unit_m_axis_TDATA),
        .s_storage_axis_last(storage_unit_m_axis_TLAST),
        .s_storage_axis_ready(storage_unit_m_axis_TREADY),
        .s_storage_axis_tkeep(storage_unit_m_axis_TKEEP),
        .s_storage_axis_valid(storage_unit_m_axis_TVALID),
        .sync_ext(sync_ext_1),
        .wr_overflow(1'b0),
        .wr_request_enable(i_data_offload_wr_ctrl_request_enable),
        .wr_request_length(i_data_offload_wr_ctrl_request_length),
        .wr_request_ready(i_data_offload_wr_ctrl_request_ready),
        .wr_request_valid(i_data_offload_wr_ctrl_request_valid),
        .wr_response_eot(i_data_offload_wr_ctrl_response_eot),
        .wr_response_measured_length(i_data_offload_wr_ctrl_response_measured_length));
  system_storage_unit_0 storage_unit
       (.m_axis_aclk(m_axis_aclk_1),
        .m_axis_aresetn(m_axis_aresetn_1),
        .m_axis_data(storage_unit_m_axis_TDATA),
        .m_axis_keep(storage_unit_m_axis_TKEEP),
        .m_axis_last(storage_unit_m_axis_TLAST),
        .m_axis_ready(storage_unit_m_axis_TREADY),
        .m_axis_valid(storage_unit_m_axis_TVALID),
        .rd_request_enable(i_data_offload_rd_ctrl_request_enable),
        .rd_request_length(i_data_offload_rd_ctrl_request_length),
        .rd_request_ready(i_data_offload_rd_ctrl_request_ready),
        .rd_request_valid(i_data_offload_rd_ctrl_request_valid),
        .rd_response_eot(i_data_offload_rd_ctrl_response_eot),
        .s_axis_aclk(s_axis_aclk_1),
        .s_axis_aresetn(s_axis_aresetn_1),
        .s_axis_data(i_data_offload_m_storage_axis_TDATA),
        .s_axis_keep(i_data_offload_m_storage_axis_TKEEP),
        .s_axis_last(i_data_offload_m_storage_axis_TLAST),
        .s_axis_ready(i_data_offload_m_storage_axis_TREADY),
        .s_axis_strb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_user(1'b0),
        .s_axis_valid(i_data_offload_m_storage_axis_TVALID),
        .wr_request_enable(i_data_offload_wr_ctrl_request_enable),
        .wr_request_length(i_data_offload_wr_ctrl_request_length),
        .wr_request_ready(i_data_offload_wr_ctrl_request_ready),
        .wr_request_valid(i_data_offload_wr_ctrl_request_valid),
        .wr_response_eot(i_data_offload_wr_ctrl_response_eot),
        .wr_response_measured_length(i_data_offload_wr_ctrl_response_measured_length));
endmodule

module axi_ad9144_tpl_imp_HWNK30
   (dac_data_0,
    dac_data_1,
    dac_dunf,
    dac_enable_0,
    dac_enable_1,
    dac_valid_0,
    dac_valid_1,
    link_clk,
    link_tdata,
    link_tready,
    link_tvalid,
    s_axi_aclk,
    s_axi_araddr,
    s_axi_aresetn,
    s_axi_arprot,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid);
  input [63:0]dac_data_0;
  input [63:0]dac_data_1;
  input dac_dunf;
  output [0:0]dac_enable_0;
  output [0:0]dac_enable_1;
  output [0:0]dac_valid_0;
  output [0:0]dac_valid_1;
  input link_clk;
  output [127:0]link_tdata;
  input link_tready;
  output link_tvalid;
  input s_axi_aclk;
  input [31:0]s_axi_araddr;
  input s_axi_aresetn;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;

  wire [63:0]dac_data_0_1;
  wire [63:0]dac_data_1_1;
  wire dac_dunf_1;
  wire [1:0]dac_tpl_core_dac_valid;
  wire [1:0]dac_tpl_core_enable;
  wire [127:0]dac_tpl_core_link_TDATA;
  wire dac_tpl_core_link_TREADY;
  wire dac_tpl_core_link_TVALID;
  wire [127:0]data_concat0_dout;
  wire [0:0]enable_slice_0_Dout;
  wire [0:0]enable_slice_1_Dout;
  wire link_clk_1;
  wire [31:0]s_axi_1_ARADDR;
  wire [2:0]s_axi_1_ARPROT;
  wire s_axi_1_ARREADY;
  wire s_axi_1_ARVALID;
  wire [31:0]s_axi_1_AWADDR;
  wire [2:0]s_axi_1_AWPROT;
  wire s_axi_1_AWREADY;
  wire s_axi_1_AWVALID;
  wire s_axi_1_BREADY;
  wire [1:0]s_axi_1_BRESP;
  wire s_axi_1_BVALID;
  wire [31:0]s_axi_1_RDATA;
  wire s_axi_1_RREADY;
  wire [1:0]s_axi_1_RRESP;
  wire s_axi_1_RVALID;
  wire [31:0]s_axi_1_WDATA;
  wire s_axi_1_WREADY;
  wire [3:0]s_axi_1_WSTRB;
  wire s_axi_1_WVALID;
  wire s_axi_aclk_1;
  wire s_axi_aresetn_1;
  wire [0:0]valid_slice_0_Dout;
  wire [0:0]valid_slice_1_Dout;

  assign dac_data_0_1 = dac_data_0[63:0];
  assign dac_data_1_1 = dac_data_1[63:0];
  assign dac_dunf_1 = dac_dunf;
  assign dac_enable_0[0] = enable_slice_0_Dout;
  assign dac_enable_1[0] = enable_slice_1_Dout;
  assign dac_tpl_core_link_TREADY = link_tready;
  assign dac_valid_0[0] = valid_slice_0_Dout;
  assign dac_valid_1[0] = valid_slice_1_Dout;
  assign link_clk_1 = link_clk;
  assign link_tdata[127:0] = dac_tpl_core_link_TDATA;
  assign link_tvalid = dac_tpl_core_link_TVALID;
  assign s_axi_1_ARADDR = s_axi_araddr[31:0];
  assign s_axi_1_ARPROT = s_axi_arprot[2:0];
  assign s_axi_1_ARVALID = s_axi_arvalid;
  assign s_axi_1_AWADDR = s_axi_awaddr[31:0];
  assign s_axi_1_AWPROT = s_axi_awprot[2:0];
  assign s_axi_1_AWVALID = s_axi_awvalid;
  assign s_axi_1_BREADY = s_axi_bready;
  assign s_axi_1_RREADY = s_axi_rready;
  assign s_axi_1_WDATA = s_axi_wdata[31:0];
  assign s_axi_1_WSTRB = s_axi_wstrb[3:0];
  assign s_axi_1_WVALID = s_axi_wvalid;
  assign s_axi_aclk_1 = s_axi_aclk;
  assign s_axi_aresetn_1 = s_axi_aresetn;
  assign s_axi_arready = s_axi_1_ARREADY;
  assign s_axi_awready = s_axi_1_AWREADY;
  assign s_axi_bresp[1:0] = s_axi_1_BRESP;
  assign s_axi_bvalid = s_axi_1_BVALID;
  assign s_axi_rdata[31:0] = s_axi_1_RDATA;
  assign s_axi_rresp[1:0] = s_axi_1_RRESP;
  assign s_axi_rvalid = s_axi_1_RVALID;
  assign s_axi_wready = s_axi_1_WREADY;
  system_dac_tpl_core_0 dac_tpl_core
       (.dac_ddata(data_concat0_dout),
        .dac_dunf(dac_dunf_1),
        .dac_valid(dac_tpl_core_dac_valid),
        .enable(dac_tpl_core_enable),
        .link_clk(link_clk_1),
        .link_data(dac_tpl_core_link_TDATA),
        .link_ready(dac_tpl_core_link_TREADY),
        .link_valid(dac_tpl_core_link_TVALID),
        .s_axi_aclk(s_axi_aclk_1),
        .s_axi_araddr(s_axi_1_ARADDR[12:0]),
        .s_axi_aresetn(s_axi_aresetn_1),
        .s_axi_arprot(s_axi_1_ARPROT),
        .s_axi_arready(s_axi_1_ARREADY),
        .s_axi_arvalid(s_axi_1_ARVALID),
        .s_axi_awaddr(s_axi_1_AWADDR[12:0]),
        .s_axi_awprot(s_axi_1_AWPROT),
        .s_axi_awready(s_axi_1_AWREADY),
        .s_axi_awvalid(s_axi_1_AWVALID),
        .s_axi_bready(s_axi_1_BREADY),
        .s_axi_bresp(s_axi_1_BRESP),
        .s_axi_bvalid(s_axi_1_BVALID),
        .s_axi_rdata(s_axi_1_RDATA),
        .s_axi_rready(s_axi_1_RREADY),
        .s_axi_rresp(s_axi_1_RRESP),
        .s_axi_rvalid(s_axi_1_RVALID),
        .s_axi_wdata(s_axi_1_WDATA),
        .s_axi_wready(s_axi_1_WREADY),
        .s_axi_wstrb(s_axi_1_WSTRB),
        .s_axi_wvalid(s_axi_1_WVALID));
  system_data_concat0_0 data_concat0
       (.In0(dac_data_0_1),
        .In1(dac_data_1_1),
        .dout(data_concat0_dout));
  system_enable_slice_0_0 enable_slice_0
       (.Din(dac_tpl_core_enable),
        .Dout(enable_slice_0_Dout));
  system_enable_slice_1_0 enable_slice_1
       (.Din(dac_tpl_core_enable),
        .Dout(enable_slice_1_Dout));
  system_valid_slice_0_0 valid_slice_0
       (.Din(dac_tpl_core_dac_valid),
        .Dout(valid_slice_0_Dout));
  system_valid_slice_1_0 valid_slice_1
       (.Din(dac_tpl_core_dac_valid),
        .Dout(valid_slice_1_Dout));
endmodule

module axi_ad9680_jesd_imp_9H50XX
   (device_clk,
    irq,
    link_clk,
    phy_en_char_align,
    rx_data_tdata,
    rx_data_tvalid,
    rx_eof,
    rx_phy0_rxblock_sync,
    rx_phy0_rxcharisk,
    rx_phy0_rxdata,
    rx_phy0_rxdisperr,
    rx_phy0_rxheader,
    rx_phy0_rxnotintable,
    rx_phy1_rxblock_sync,
    rx_phy1_rxcharisk,
    rx_phy1_rxdata,
    rx_phy1_rxdisperr,
    rx_phy1_rxheader,
    rx_phy1_rxnotintable,
    rx_phy2_rxblock_sync,
    rx_phy2_rxcharisk,
    rx_phy2_rxdata,
    rx_phy2_rxdisperr,
    rx_phy2_rxheader,
    rx_phy2_rxnotintable,
    rx_phy3_rxblock_sync,
    rx_phy3_rxcharisk,
    rx_phy3_rxdata,
    rx_phy3_rxdisperr,
    rx_phy3_rxheader,
    rx_phy3_rxnotintable,
    rx_sof,
    s_axi_aclk,
    s_axi_araddr,
    s_axi_aresetn,
    s_axi_arprot,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    sync,
    sysref);
  input device_clk;
  output irq;
  input link_clk;
  output phy_en_char_align;
  output [127:0]rx_data_tdata;
  output rx_data_tvalid;
  output [3:0]rx_eof;
  input rx_phy0_rxblock_sync;
  input [3:0]rx_phy0_rxcharisk;
  input [31:0]rx_phy0_rxdata;
  input [3:0]rx_phy0_rxdisperr;
  input [1:0]rx_phy0_rxheader;
  input [3:0]rx_phy0_rxnotintable;
  input rx_phy1_rxblock_sync;
  input [3:0]rx_phy1_rxcharisk;
  input [31:0]rx_phy1_rxdata;
  input [3:0]rx_phy1_rxdisperr;
  input [1:0]rx_phy1_rxheader;
  input [3:0]rx_phy1_rxnotintable;
  input rx_phy2_rxblock_sync;
  input [3:0]rx_phy2_rxcharisk;
  input [31:0]rx_phy2_rxdata;
  input [3:0]rx_phy2_rxdisperr;
  input [1:0]rx_phy2_rxheader;
  input [3:0]rx_phy2_rxnotintable;
  input rx_phy3_rxblock_sync;
  input [3:0]rx_phy3_rxcharisk;
  input [31:0]rx_phy3_rxdata;
  input [3:0]rx_phy3_rxdisperr;
  input [1:0]rx_phy3_rxheader;
  input [3:0]rx_phy3_rxnotintable;
  output [3:0]rx_sof;
  input s_axi_aclk;
  input [31:0]s_axi_araddr;
  input s_axi_aresetn;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output [0:0]sync;
  input sysref;

  wire device_clk_1;
  wire link_clk_1;
  wire rx_axi_core_reset;
  wire rx_axi_device_reset;
  wire rx_axi_irq;
  wire [7:0]rx_axi_rx_cfg_device_beats_per_multiframe;
  wire [7:0]rx_axi_rx_cfg_device_buffer_delay;
  wire rx_axi_rx_cfg_device_buffer_early_release;
  wire [7:0]rx_axi_rx_cfg_device_lmfc_offset;
  wire [7:0]rx_axi_rx_cfg_device_octets_per_frame;
  wire [9:0]rx_axi_rx_cfg_device_octets_per_multiframe;
  wire rx_axi_rx_cfg_device_sysref_disable;
  wire rx_axi_rx_cfg_device_sysref_oneshot;
  wire rx_axi_rx_cfg_disable_char_replacement;
  wire rx_axi_rx_cfg_disable_scrambler;
  wire [6:0]rx_axi_rx_cfg_err_statistics_mask;
  wire rx_axi_rx_cfg_err_statistics_reset;
  wire [7:0]rx_axi_rx_cfg_frame_align_err_threshold;
  wire [3:0]rx_axi_rx_cfg_lanes_disable;
  wire [0:0]rx_axi_rx_cfg_links_disable;
  wire [7:0]rx_axi_rx_cfg_octets_per_frame;
  wire [9:0]rx_axi_rx_cfg_octets_per_multiframe;
  wire rx_phy0_1_rxblock_sync;
  wire [3:0]rx_phy0_1_rxcharisk;
  wire [31:0]rx_phy0_1_rxdata;
  wire [3:0]rx_phy0_1_rxdisperr;
  wire [1:0]rx_phy0_1_rxheader;
  wire [3:0]rx_phy0_1_rxnotintable;
  wire rx_phy1_1_rxblock_sync;
  wire [3:0]rx_phy1_1_rxcharisk;
  wire [31:0]rx_phy1_1_rxdata;
  wire [3:0]rx_phy1_1_rxdisperr;
  wire [1:0]rx_phy1_1_rxheader;
  wire [3:0]rx_phy1_1_rxnotintable;
  wire rx_phy2_1_rxblock_sync;
  wire [3:0]rx_phy2_1_rxcharisk;
  wire [31:0]rx_phy2_1_rxdata;
  wire [3:0]rx_phy2_1_rxdisperr;
  wire [1:0]rx_phy2_1_rxheader;
  wire [3:0]rx_phy2_1_rxnotintable;
  wire rx_phy3_1_rxblock_sync;
  wire [3:0]rx_phy3_1_rxcharisk;
  wire [31:0]rx_phy3_1_rxdata;
  wire [3:0]rx_phy3_1_rxdisperr;
  wire [1:0]rx_phy3_1_rxheader;
  wire [3:0]rx_phy3_1_rxnotintable;
  wire rx_phy_en_char_align;
  wire [127:0]rx_rx_data;
  wire [3:0]rx_rx_eof;
  wire rx_rx_event_frame_alignment_error;
  wire rx_rx_event_sysref_alignment_error;
  wire rx_rx_event_sysref_edge;
  wire rx_rx_event_unexpected_lane_state_error;
  wire [7:0]rx_rx_ilas_config_addr;
  wire [127:0]rx_rx_ilas_config_data;
  wire [3:0]rx_rx_ilas_config_valid;
  wire [3:0]rx_rx_sof;
  wire [1:0]rx_rx_status_ctrl_state;
  wire [127:0]rx_rx_status_err_statistics_cnt;
  wire [7:0]rx_rx_status_lane_cgs_state;
  wire [11:0]rx_rx_status_lane_emb_state;
  wire [31:0]rx_rx_status_lane_frame_align_err_cnt;
  wire [3:0]rx_rx_status_lane_ifs_ready;
  wire [55:0]rx_rx_status_lane_latency;
  wire [31:0]rx_rx_status_synth_params0;
  wire [31:0]rx_rx_status_synth_params1;
  wire [31:0]rx_rx_status_synth_params2;
  wire rx_rx_valid;
  wire [0:0]rx_sync;
  wire [31:0]s_axi_1_ARADDR;
  wire [2:0]s_axi_1_ARPROT;
  wire s_axi_1_ARREADY;
  wire s_axi_1_ARVALID;
  wire [31:0]s_axi_1_AWADDR;
  wire [2:0]s_axi_1_AWPROT;
  wire s_axi_1_AWREADY;
  wire s_axi_1_AWVALID;
  wire s_axi_1_BREADY;
  wire [1:0]s_axi_1_BRESP;
  wire s_axi_1_BVALID;
  wire [31:0]s_axi_1_RDATA;
  wire s_axi_1_RREADY;
  wire [1:0]s_axi_1_RRESP;
  wire s_axi_1_RVALID;
  wire [31:0]s_axi_1_WDATA;
  wire s_axi_1_WREADY;
  wire [3:0]s_axi_1_WSTRB;
  wire s_axi_1_WVALID;
  wire s_axi_aclk_1;
  wire s_axi_aresetn_1;
  wire sysref_1;

  assign device_clk_1 = device_clk;
  assign irq = rx_axi_irq;
  assign link_clk_1 = link_clk;
  assign phy_en_char_align = rx_phy_en_char_align;
  assign rx_data_tdata[127:0] = rx_rx_data;
  assign rx_data_tvalid = rx_rx_valid;
  assign rx_eof[3:0] = rx_rx_eof;
  assign rx_phy0_1_rxblock_sync = rx_phy0_rxblock_sync;
  assign rx_phy0_1_rxcharisk = rx_phy0_rxcharisk[3:0];
  assign rx_phy0_1_rxdata = rx_phy0_rxdata[31:0];
  assign rx_phy0_1_rxdisperr = rx_phy0_rxdisperr[3:0];
  assign rx_phy0_1_rxheader = rx_phy0_rxheader[1:0];
  assign rx_phy0_1_rxnotintable = rx_phy0_rxnotintable[3:0];
  assign rx_phy1_1_rxblock_sync = rx_phy1_rxblock_sync;
  assign rx_phy1_1_rxcharisk = rx_phy1_rxcharisk[3:0];
  assign rx_phy1_1_rxdata = rx_phy1_rxdata[31:0];
  assign rx_phy1_1_rxdisperr = rx_phy1_rxdisperr[3:0];
  assign rx_phy1_1_rxheader = rx_phy1_rxheader[1:0];
  assign rx_phy1_1_rxnotintable = rx_phy1_rxnotintable[3:0];
  assign rx_phy2_1_rxblock_sync = rx_phy2_rxblock_sync;
  assign rx_phy2_1_rxcharisk = rx_phy2_rxcharisk[3:0];
  assign rx_phy2_1_rxdata = rx_phy2_rxdata[31:0];
  assign rx_phy2_1_rxdisperr = rx_phy2_rxdisperr[3:0];
  assign rx_phy2_1_rxheader = rx_phy2_rxheader[1:0];
  assign rx_phy2_1_rxnotintable = rx_phy2_rxnotintable[3:0];
  assign rx_phy3_1_rxblock_sync = rx_phy3_rxblock_sync;
  assign rx_phy3_1_rxcharisk = rx_phy3_rxcharisk[3:0];
  assign rx_phy3_1_rxdata = rx_phy3_rxdata[31:0];
  assign rx_phy3_1_rxdisperr = rx_phy3_rxdisperr[3:0];
  assign rx_phy3_1_rxheader = rx_phy3_rxheader[1:0];
  assign rx_phy3_1_rxnotintable = rx_phy3_rxnotintable[3:0];
  assign rx_sof[3:0] = rx_rx_sof;
  assign s_axi_1_ARADDR = s_axi_araddr[31:0];
  assign s_axi_1_ARPROT = s_axi_arprot[2:0];
  assign s_axi_1_ARVALID = s_axi_arvalid;
  assign s_axi_1_AWADDR = s_axi_awaddr[31:0];
  assign s_axi_1_AWPROT = s_axi_awprot[2:0];
  assign s_axi_1_AWVALID = s_axi_awvalid;
  assign s_axi_1_BREADY = s_axi_bready;
  assign s_axi_1_RREADY = s_axi_rready;
  assign s_axi_1_WDATA = s_axi_wdata[31:0];
  assign s_axi_1_WSTRB = s_axi_wstrb[3:0];
  assign s_axi_1_WVALID = s_axi_wvalid;
  assign s_axi_aclk_1 = s_axi_aclk;
  assign s_axi_aresetn_1 = s_axi_aresetn;
  assign s_axi_arready = s_axi_1_ARREADY;
  assign s_axi_awready = s_axi_1_AWREADY;
  assign s_axi_bresp[1:0] = s_axi_1_BRESP;
  assign s_axi_bvalid = s_axi_1_BVALID;
  assign s_axi_rdata[31:0] = s_axi_1_RDATA;
  assign s_axi_rresp[1:0] = s_axi_1_RRESP;
  assign s_axi_rvalid = s_axi_1_RVALID;
  assign s_axi_wready = s_axi_1_WREADY;
  assign sync[0] = rx_sync;
  assign sysref_1 = sysref;
  system_rx_0 rx
       (.cfg_disable_char_replacement(rx_axi_rx_cfg_disable_char_replacement),
        .cfg_disable_scrambler(rx_axi_rx_cfg_disable_scrambler),
        .cfg_frame_align_err_threshold(rx_axi_rx_cfg_frame_align_err_threshold),
        .cfg_lanes_disable(rx_axi_rx_cfg_lanes_disable),
        .cfg_links_disable(rx_axi_rx_cfg_links_disable),
        .cfg_octets_per_frame(rx_axi_rx_cfg_octets_per_frame),
        .cfg_octets_per_multiframe(rx_axi_rx_cfg_octets_per_multiframe),
        .clk(link_clk_1),
        .ctrl_err_statistics_mask(rx_axi_rx_cfg_err_statistics_mask),
        .ctrl_err_statistics_reset(rx_axi_rx_cfg_err_statistics_reset),
        .device_cfg_beats_per_multiframe(rx_axi_rx_cfg_device_beats_per_multiframe),
        .device_cfg_buffer_delay(rx_axi_rx_cfg_device_buffer_delay),
        .device_cfg_buffer_early_release(rx_axi_rx_cfg_device_buffer_early_release),
        .device_cfg_lmfc_offset(rx_axi_rx_cfg_device_lmfc_offset),
        .device_cfg_octets_per_frame(rx_axi_rx_cfg_device_octets_per_frame),
        .device_cfg_octets_per_multiframe(rx_axi_rx_cfg_device_octets_per_multiframe),
        .device_cfg_sysref_disable(rx_axi_rx_cfg_device_sysref_disable),
        .device_cfg_sysref_oneshot(rx_axi_rx_cfg_device_sysref_oneshot),
        .device_clk(device_clk_1),
        .device_event_sysref_alignment_error(rx_rx_event_sysref_alignment_error),
        .device_event_sysref_edge(rx_rx_event_sysref_edge),
        .device_reset(rx_axi_device_reset),
        .event_frame_alignment_error(rx_rx_event_frame_alignment_error),
        .event_unexpected_lane_state_error(rx_rx_event_unexpected_lane_state_error),
        .ilas_config_addr(rx_rx_ilas_config_addr),
        .ilas_config_data(rx_rx_ilas_config_data),
        .ilas_config_valid(rx_rx_ilas_config_valid),
        .phy_block_sync({rx_phy3_1_rxblock_sync,rx_phy2_1_rxblock_sync,rx_phy1_1_rxblock_sync,rx_phy0_1_rxblock_sync}),
        .phy_charisk({rx_phy3_1_rxcharisk,rx_phy2_1_rxcharisk,rx_phy1_1_rxcharisk,rx_phy0_1_rxcharisk}),
        .phy_data({rx_phy3_1_rxdata,rx_phy2_1_rxdata,rx_phy1_1_rxdata,rx_phy0_1_rxdata}),
        .phy_disperr({rx_phy3_1_rxdisperr,rx_phy2_1_rxdisperr,rx_phy1_1_rxdisperr,rx_phy0_1_rxdisperr}),
        .phy_en_char_align(rx_phy_en_char_align),
        .phy_header({rx_phy3_1_rxheader,rx_phy2_1_rxheader,rx_phy1_1_rxheader,rx_phy0_1_rxheader}),
        .phy_notintable({rx_phy3_1_rxnotintable,rx_phy2_1_rxnotintable,rx_phy1_1_rxnotintable,rx_phy0_1_rxnotintable}),
        .reset(rx_axi_core_reset),
        .rx_data(rx_rx_data),
        .rx_eof(rx_rx_eof),
        .rx_sof(rx_rx_sof),
        .rx_valid(rx_rx_valid),
        .status_ctrl_state(rx_rx_status_ctrl_state),
        .status_err_statistics_cnt(rx_rx_status_err_statistics_cnt),
        .status_lane_cgs_state(rx_rx_status_lane_cgs_state),
        .status_lane_emb_state(rx_rx_status_lane_emb_state),
        .status_lane_frame_align_err_cnt(rx_rx_status_lane_frame_align_err_cnt),
        .status_lane_ifs_ready(rx_rx_status_lane_ifs_ready),
        .status_lane_latency(rx_rx_status_lane_latency),
        .status_synth_params0(rx_rx_status_synth_params0),
        .status_synth_params1(rx_rx_status_synth_params1),
        .status_synth_params2(rx_rx_status_synth_params2),
        .sync(rx_sync),
        .sysref(sysref_1));
  system_rx_axi_0 rx_axi
       (.core_cfg_disable_char_replacement(rx_axi_rx_cfg_disable_char_replacement),
        .core_cfg_disable_scrambler(rx_axi_rx_cfg_disable_scrambler),
        .core_cfg_frame_align_err_threshold(rx_axi_rx_cfg_frame_align_err_threshold),
        .core_cfg_lanes_disable(rx_axi_rx_cfg_lanes_disable),
        .core_cfg_links_disable(rx_axi_rx_cfg_links_disable),
        .core_cfg_octets_per_frame(rx_axi_rx_cfg_octets_per_frame),
        .core_cfg_octets_per_multiframe(rx_axi_rx_cfg_octets_per_multiframe),
        .core_clk(link_clk_1),
        .core_ctrl_err_statistics_mask(rx_axi_rx_cfg_err_statistics_mask),
        .core_ctrl_err_statistics_reset(rx_axi_rx_cfg_err_statistics_reset),
        .core_event_frame_alignment_error(rx_rx_event_frame_alignment_error),
        .core_event_unexpected_lane_state_error(rx_rx_event_unexpected_lane_state_error),
        .core_ilas_config_addr(rx_rx_ilas_config_addr),
        .core_ilas_config_data(rx_rx_ilas_config_data),
        .core_ilas_config_valid(rx_rx_ilas_config_valid),
        .core_reset(rx_axi_core_reset),
        .core_reset_ext(1'b0),
        .core_status_ctrl_state(rx_rx_status_ctrl_state),
        .core_status_err_statistics_cnt(rx_rx_status_err_statistics_cnt),
        .core_status_lane_cgs_state(rx_rx_status_lane_cgs_state),
        .core_status_lane_emb_state(rx_rx_status_lane_emb_state),
        .core_status_lane_frame_align_err_cnt(rx_rx_status_lane_frame_align_err_cnt),
        .core_status_lane_ifs_ready(rx_rx_status_lane_ifs_ready),
        .core_status_lane_latency(rx_rx_status_lane_latency),
        .device_cfg_beats_per_multiframe(rx_axi_rx_cfg_device_beats_per_multiframe),
        .device_cfg_buffer_delay(rx_axi_rx_cfg_device_buffer_delay),
        .device_cfg_buffer_early_release(rx_axi_rx_cfg_device_buffer_early_release),
        .device_cfg_lmfc_offset(rx_axi_rx_cfg_device_lmfc_offset),
        .device_cfg_octets_per_frame(rx_axi_rx_cfg_device_octets_per_frame),
        .device_cfg_octets_per_multiframe(rx_axi_rx_cfg_device_octets_per_multiframe),
        .device_cfg_sysref_disable(rx_axi_rx_cfg_device_sysref_disable),
        .device_cfg_sysref_oneshot(rx_axi_rx_cfg_device_sysref_oneshot),
        .device_clk(device_clk_1),
        .device_event_sysref_alignment_error(rx_rx_event_sysref_alignment_error),
        .device_event_sysref_edge(rx_rx_event_sysref_edge),
        .device_reset(rx_axi_device_reset),
        .irq(rx_axi_irq),
        .s_axi_aclk(s_axi_aclk_1),
        .s_axi_araddr(s_axi_1_ARADDR[13:0]),
        .s_axi_aresetn(s_axi_aresetn_1),
        .s_axi_arprot(s_axi_1_ARPROT),
        .s_axi_arready(s_axi_1_ARREADY),
        .s_axi_arvalid(s_axi_1_ARVALID),
        .s_axi_awaddr(s_axi_1_AWADDR[13:0]),
        .s_axi_awprot(s_axi_1_AWPROT),
        .s_axi_awready(s_axi_1_AWREADY),
        .s_axi_awvalid(s_axi_1_AWVALID),
        .s_axi_bready(s_axi_1_BREADY),
        .s_axi_bresp(s_axi_1_BRESP),
        .s_axi_bvalid(s_axi_1_BVALID),
        .s_axi_rdata(s_axi_1_RDATA),
        .s_axi_rready(s_axi_1_RREADY),
        .s_axi_rresp(s_axi_1_RRESP),
        .s_axi_rvalid(s_axi_1_RVALID),
        .s_axi_wdata(s_axi_1_WDATA),
        .s_axi_wready(s_axi_1_WREADY),
        .s_axi_wstrb(s_axi_1_WSTRB),
        .s_axi_wvalid(s_axi_1_WVALID),
        .status_synth_params0(rx_rx_status_synth_params0),
        .status_synth_params1(rx_rx_status_synth_params1),
        .status_synth_params2(rx_rx_status_synth_params2));
endmodule

module axi_ad9680_offload_imp_817SN4
   (MAXI_0_araddr,
    MAXI_0_arburst,
    MAXI_0_arlen,
    MAXI_0_arready,
    MAXI_0_arsize,
    MAXI_0_arvalid,
    MAXI_0_awaddr,
    MAXI_0_awburst,
    MAXI_0_awlen,
    MAXI_0_awready,
    MAXI_0_awsize,
    MAXI_0_awvalid,
    MAXI_0_bready,
    MAXI_0_bresp,
    MAXI_0_bvalid,
    MAXI_0_rdata,
    MAXI_0_rlast,
    MAXI_0_rready,
    MAXI_0_rresp,
    MAXI_0_rvalid,
    MAXI_0_wdata,
    MAXI_0_wlast,
    MAXI_0_wready,
    MAXI_0_wstrb,
    MAXI_0_wvalid,
    ddr_calib_done,
    init_req,
    m_axi_aclk,
    m_axi_aresetn,
    m_axis_aclk,
    m_axis_aresetn,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    s_axi_aclk,
    s_axi_araddr,
    s_axi_aresetn,
    s_axi_arprot,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axis_aclk,
    s_axis_aresetn,
    s_axis_data,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tready,
    s_axis_valid,
    sync_ext);
  output [29:0]MAXI_0_araddr;
  output [1:0]MAXI_0_arburst;
  output [7:0]MAXI_0_arlen;
  input MAXI_0_arready;
  output [2:0]MAXI_0_arsize;
  output MAXI_0_arvalid;
  output [29:0]MAXI_0_awaddr;
  output [1:0]MAXI_0_awburst;
  output [7:0]MAXI_0_awlen;
  input MAXI_0_awready;
  output [2:0]MAXI_0_awsize;
  output MAXI_0_awvalid;
  output MAXI_0_bready;
  input [1:0]MAXI_0_bresp;
  input MAXI_0_bvalid;
  input [511:0]MAXI_0_rdata;
  input MAXI_0_rlast;
  output MAXI_0_rready;
  input [1:0]MAXI_0_rresp;
  input MAXI_0_rvalid;
  output [511:0]MAXI_0_wdata;
  output MAXI_0_wlast;
  input MAXI_0_wready;
  output [63:0]MAXI_0_wstrb;
  output MAXI_0_wvalid;
  input ddr_calib_done;
  input init_req;
  input m_axi_aclk;
  input m_axi_aresetn;
  input m_axis_aclk;
  input m_axis_aresetn;
  output [127:0]m_axis_tdata;
  output [15:0]m_axis_tkeep;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  input s_axi_aclk;
  input [31:0]s_axi_araddr;
  input s_axi_aresetn;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  input s_axis_aclk;
  input s_axis_aresetn;
  input [127:0]s_axis_data;
  input s_axis_tkeep;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_valid;
  input sync_ext;

  wire [29:0]Conn1_ARADDR;
  wire [1:0]Conn1_ARBURST;
  wire [7:0]Conn1_ARLEN;
  wire Conn1_ARREADY;
  wire [2:0]Conn1_ARSIZE;
  wire [0:0]Conn1_ARVALID;
  wire [29:0]Conn1_AWADDR;
  wire [1:0]Conn1_AWBURST;
  wire [7:0]Conn1_AWLEN;
  wire Conn1_AWREADY;
  wire [2:0]Conn1_AWSIZE;
  wire [0:0]Conn1_AWVALID;
  wire [0:0]Conn1_BREADY;
  wire [1:0]Conn1_BRESP;
  wire Conn1_BVALID;
  wire [511:0]Conn1_RDATA;
  wire Conn1_RLAST;
  wire [0:0]Conn1_RREADY;
  wire [1:0]Conn1_RRESP;
  wire Conn1_RVALID;
  wire [511:0]Conn1_WDATA;
  wire [0:0]Conn1_WLAST;
  wire Conn1_WREADY;
  wire [63:0]Conn1_WSTRB;
  wire [0:0]Conn1_WVALID;
  wire ddr_calib_done_1;
  wire [127:0]i_data_offload_m_axis_TDATA;
  wire [15:0]i_data_offload_m_axis_TKEEP;
  wire i_data_offload_m_axis_TLAST;
  wire i_data_offload_m_axis_TREADY;
  wire i_data_offload_m_axis_TVALID;
  wire [127:0]i_data_offload_m_storage_axis_TDATA;
  wire [15:0]i_data_offload_m_storage_axis_TKEEP;
  wire i_data_offload_m_storage_axis_TLAST;
  wire i_data_offload_m_storage_axis_TREADY;
  wire i_data_offload_m_storage_axis_TVALID;
  wire i_data_offload_rd_ctrl_request_enable;
  wire [29:0]i_data_offload_rd_ctrl_request_length;
  wire i_data_offload_rd_ctrl_request_ready;
  wire i_data_offload_rd_ctrl_request_valid;
  wire i_data_offload_rd_ctrl_response_eot;
  wire i_data_offload_rd_ctrl_status_underflow;
  wire i_data_offload_wr_ctrl_request_enable;
  wire [29:0]i_data_offload_wr_ctrl_request_length;
  wire i_data_offload_wr_ctrl_request_ready;
  wire i_data_offload_wr_ctrl_request_valid;
  wire i_data_offload_wr_ctrl_response_eot;
  wire [29:0]i_data_offload_wr_ctrl_response_measured_length;
  wire i_data_offload_wr_ctrl_status_overflow;
  wire init_req_1;
  wire m_axi_aclk_1;
  wire m_axi_aresetn_1;
  wire m_axis_aclk_1;
  wire m_axis_aresetn_1;
  wire [31:0]s_axi_1_ARADDR;
  wire [2:0]s_axi_1_ARPROT;
  wire s_axi_1_ARREADY;
  wire s_axi_1_ARVALID;
  wire [31:0]s_axi_1_AWADDR;
  wire [2:0]s_axi_1_AWPROT;
  wire s_axi_1_AWREADY;
  wire s_axi_1_AWVALID;
  wire s_axi_1_BREADY;
  wire [1:0]s_axi_1_BRESP;
  wire s_axi_1_BVALID;
  wire [31:0]s_axi_1_RDATA;
  wire s_axi_1_RREADY;
  wire [1:0]s_axi_1_RRESP;
  wire s_axi_1_RVALID;
  wire [31:0]s_axi_1_WDATA;
  wire s_axi_1_WREADY;
  wire [3:0]s_axi_1_WSTRB;
  wire s_axi_1_WVALID;
  wire s_axi_aclk_1;
  wire s_axi_aresetn_1;
  wire s_axis_1_TKEEP;
  wire s_axis_1_TLAST;
  wire s_axis_1_TREADY;
  wire s_axis_aclk_1;
  wire s_axis_aresetn_1;
  wire [127:0]s_axis_data_1;
  wire s_axis_valid_1;
  wire [127:0]storage_unit_m_axis_TDATA;
  wire [15:0]storage_unit_m_axis_TKEEP;
  wire storage_unit_m_axis_TLAST;
  wire storage_unit_m_axis_TREADY;
  wire storage_unit_m_axis_TVALID;
  wire sync_ext_1;

  assign Conn1_ARREADY = MAXI_0_arready;
  assign Conn1_AWREADY = MAXI_0_awready;
  assign Conn1_BRESP = MAXI_0_bresp[1:0];
  assign Conn1_BVALID = MAXI_0_bvalid;
  assign Conn1_RDATA = MAXI_0_rdata[511:0];
  assign Conn1_RLAST = MAXI_0_rlast;
  assign Conn1_RRESP = MAXI_0_rresp[1:0];
  assign Conn1_RVALID = MAXI_0_rvalid;
  assign Conn1_WREADY = MAXI_0_wready;
  assign MAXI_0_araddr[29:0] = Conn1_ARADDR;
  assign MAXI_0_arburst[1:0] = Conn1_ARBURST;
  assign MAXI_0_arlen[7:0] = Conn1_ARLEN;
  assign MAXI_0_arsize[2:0] = Conn1_ARSIZE;
  assign MAXI_0_arvalid = Conn1_ARVALID;
  assign MAXI_0_awaddr[29:0] = Conn1_AWADDR;
  assign MAXI_0_awburst[1:0] = Conn1_AWBURST;
  assign MAXI_0_awlen[7:0] = Conn1_AWLEN;
  assign MAXI_0_awsize[2:0] = Conn1_AWSIZE;
  assign MAXI_0_awvalid = Conn1_AWVALID;
  assign MAXI_0_bready = Conn1_BREADY;
  assign MAXI_0_rready = Conn1_RREADY;
  assign MAXI_0_wdata[511:0] = Conn1_WDATA;
  assign MAXI_0_wlast = Conn1_WLAST;
  assign MAXI_0_wstrb[63:0] = Conn1_WSTRB;
  assign MAXI_0_wvalid = Conn1_WVALID;
  assign ddr_calib_done_1 = ddr_calib_done;
  assign i_data_offload_m_axis_TREADY = m_axis_tready;
  assign init_req_1 = init_req;
  assign m_axi_aclk_1 = m_axi_aclk;
  assign m_axi_aresetn_1 = m_axi_aresetn;
  assign m_axis_aclk_1 = m_axis_aclk;
  assign m_axis_aresetn_1 = m_axis_aresetn;
  assign m_axis_tdata[127:0] = i_data_offload_m_axis_TDATA;
  assign m_axis_tkeep[15:0] = i_data_offload_m_axis_TKEEP;
  assign m_axis_tlast = i_data_offload_m_axis_TLAST;
  assign m_axis_tvalid = i_data_offload_m_axis_TVALID;
  assign s_axi_1_ARADDR = s_axi_araddr[31:0];
  assign s_axi_1_ARPROT = s_axi_arprot[2:0];
  assign s_axi_1_ARVALID = s_axi_arvalid;
  assign s_axi_1_AWADDR = s_axi_awaddr[31:0];
  assign s_axi_1_AWPROT = s_axi_awprot[2:0];
  assign s_axi_1_AWVALID = s_axi_awvalid;
  assign s_axi_1_BREADY = s_axi_bready;
  assign s_axi_1_RREADY = s_axi_rready;
  assign s_axi_1_WDATA = s_axi_wdata[31:0];
  assign s_axi_1_WSTRB = s_axi_wstrb[3:0];
  assign s_axi_1_WVALID = s_axi_wvalid;
  assign s_axi_aclk_1 = s_axi_aclk;
  assign s_axi_aresetn_1 = s_axi_aresetn;
  assign s_axi_arready = s_axi_1_ARREADY;
  assign s_axi_awready = s_axi_1_AWREADY;
  assign s_axi_bresp[1:0] = s_axi_1_BRESP;
  assign s_axi_bvalid = s_axi_1_BVALID;
  assign s_axi_rdata[31:0] = s_axi_1_RDATA;
  assign s_axi_rresp[1:0] = s_axi_1_RRESP;
  assign s_axi_rvalid = s_axi_1_RVALID;
  assign s_axi_wready = s_axi_1_WREADY;
  assign s_axis_1_TKEEP = s_axis_tkeep;
  assign s_axis_1_TLAST = s_axis_tlast;
  assign s_axis_aclk_1 = s_axis_aclk;
  assign s_axis_aresetn_1 = s_axis_aresetn;
  assign s_axis_data_1 = s_axis_data[127:0];
  assign s_axis_tready = s_axis_1_TREADY;
  assign s_axis_valid_1 = s_axis_valid;
  assign sync_ext_1 = sync_ext;
  system_i_data_offload_1 i_data_offload
       (.ddr_calib_done(ddr_calib_done_1),
        .init_req(init_req_1),
        .m_axis_aclk(m_axis_aclk_1),
        .m_axis_aresetn(m_axis_aresetn_1),
        .m_axis_data(i_data_offload_m_axis_TDATA),
        .m_axis_last(i_data_offload_m_axis_TLAST),
        .m_axis_ready(i_data_offload_m_axis_TREADY),
        .m_axis_tkeep(i_data_offload_m_axis_TKEEP),
        .m_axis_valid(i_data_offload_m_axis_TVALID),
        .m_storage_axis_data(i_data_offload_m_storage_axis_TDATA),
        .m_storage_axis_last(i_data_offload_m_storage_axis_TLAST),
        .m_storage_axis_ready(i_data_offload_m_storage_axis_TREADY),
        .m_storage_axis_tkeep(i_data_offload_m_storage_axis_TKEEP),
        .m_storage_axis_valid(i_data_offload_m_storage_axis_TVALID),
        .rd_request_enable(i_data_offload_rd_ctrl_request_enable),
        .rd_request_length(i_data_offload_rd_ctrl_request_length),
        .rd_request_ready(i_data_offload_rd_ctrl_request_ready),
        .rd_request_valid(i_data_offload_rd_ctrl_request_valid),
        .rd_response_eot(i_data_offload_rd_ctrl_response_eot),
        .rd_underflow(i_data_offload_rd_ctrl_status_underflow),
        .s_axi_aclk(s_axi_aclk_1),
        .s_axi_araddr(s_axi_1_ARADDR[15:0]),
        .s_axi_aresetn(s_axi_aresetn_1),
        .s_axi_arprot(s_axi_1_ARPROT),
        .s_axi_arready(s_axi_1_ARREADY),
        .s_axi_arvalid(s_axi_1_ARVALID),
        .s_axi_awaddr(s_axi_1_AWADDR[15:0]),
        .s_axi_awprot(s_axi_1_AWPROT),
        .s_axi_awready(s_axi_1_AWREADY),
        .s_axi_awvalid(s_axi_1_AWVALID),
        .s_axi_bready(s_axi_1_BREADY),
        .s_axi_bresp(s_axi_1_BRESP),
        .s_axi_bvalid(s_axi_1_BVALID),
        .s_axi_rdata(s_axi_1_RDATA),
        .s_axi_rready(s_axi_1_RREADY),
        .s_axi_rresp(s_axi_1_RRESP),
        .s_axi_rvalid(s_axi_1_RVALID),
        .s_axi_wdata(s_axi_1_WDATA),
        .s_axi_wready(s_axi_1_WREADY),
        .s_axi_wstrb(s_axi_1_WSTRB),
        .s_axi_wvalid(s_axi_1_WVALID),
        .s_axis_aclk(s_axis_aclk_1),
        .s_axis_aresetn(s_axis_aresetn_1),
        .s_axis_data(s_axis_data_1),
        .s_axis_last(s_axis_1_TLAST),
        .s_axis_ready(s_axis_1_TREADY),
        .s_axis_tkeep({s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP,s_axis_1_TKEEP}),
        .s_axis_valid(s_axis_valid_1),
        .s_storage_axis_data(storage_unit_m_axis_TDATA),
        .s_storage_axis_last(storage_unit_m_axis_TLAST),
        .s_storage_axis_ready(storage_unit_m_axis_TREADY),
        .s_storage_axis_tkeep(storage_unit_m_axis_TKEEP),
        .s_storage_axis_valid(storage_unit_m_axis_TVALID),
        .sync_ext(sync_ext_1),
        .wr_overflow(i_data_offload_wr_ctrl_status_overflow),
        .wr_request_enable(i_data_offload_wr_ctrl_request_enable),
        .wr_request_length(i_data_offload_wr_ctrl_request_length),
        .wr_request_ready(i_data_offload_wr_ctrl_request_ready),
        .wr_request_valid(i_data_offload_wr_ctrl_request_valid),
        .wr_response_eot(i_data_offload_wr_ctrl_response_eot),
        .wr_response_measured_length(i_data_offload_wr_ctrl_response_measured_length));
  system_storage_unit_1 storage_unit
       (.m_axi_aclk(m_axi_aclk_1),
        .m_axi_araddr(Conn1_ARADDR),
        .m_axi_arburst(Conn1_ARBURST),
        .m_axi_aresetn(m_axi_aresetn_1),
        .m_axi_arlen(Conn1_ARLEN),
        .m_axi_arready(Conn1_ARREADY),
        .m_axi_arsize(Conn1_ARSIZE),
        .m_axi_arvalid(Conn1_ARVALID),
        .m_axi_awaddr(Conn1_AWADDR),
        .m_axi_awburst(Conn1_AWBURST),
        .m_axi_awlen(Conn1_AWLEN),
        .m_axi_awready(Conn1_AWREADY),
        .m_axi_awsize(Conn1_AWSIZE),
        .m_axi_awvalid(Conn1_AWVALID),
        .m_axi_bready(Conn1_BREADY),
        .m_axi_bresp(Conn1_BRESP),
        .m_axi_bvalid(Conn1_BVALID),
        .m_axi_rdata(Conn1_RDATA),
        .m_axi_rlast(Conn1_RLAST),
        .m_axi_rready(Conn1_RREADY),
        .m_axi_rresp(Conn1_RRESP),
        .m_axi_rvalid(Conn1_RVALID),
        .m_axi_wdata(Conn1_WDATA),
        .m_axi_wlast(Conn1_WLAST),
        .m_axi_wready(Conn1_WREADY),
        .m_axi_wstrb(Conn1_WSTRB),
        .m_axi_wvalid(Conn1_WVALID),
        .m_axis_aclk(m_axis_aclk_1),
        .m_axis_aresetn(m_axis_aresetn_1),
        .m_axis_data(storage_unit_m_axis_TDATA),
        .m_axis_keep(storage_unit_m_axis_TKEEP),
        .m_axis_last(storage_unit_m_axis_TLAST),
        .m_axis_ready(storage_unit_m_axis_TREADY),
        .m_axis_valid(storage_unit_m_axis_TVALID),
        .rd_request_enable(i_data_offload_rd_ctrl_request_enable),
        .rd_request_length(i_data_offload_rd_ctrl_request_length),
        .rd_request_ready(i_data_offload_rd_ctrl_request_ready),
        .rd_request_valid(i_data_offload_rd_ctrl_request_valid),
        .rd_response_eot(i_data_offload_rd_ctrl_response_eot),
        .rd_underflow(i_data_offload_rd_ctrl_status_underflow),
        .s_axis_aclk(s_axis_aclk_1),
        .s_axis_aresetn(s_axis_aresetn_1),
        .s_axis_data(i_data_offload_m_storage_axis_TDATA),
        .s_axis_keep(i_data_offload_m_storage_axis_TKEEP),
        .s_axis_last(i_data_offload_m_storage_axis_TLAST),
        .s_axis_ready(i_data_offload_m_storage_axis_TREADY),
        .s_axis_strb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_user(1'b0),
        .s_axis_valid(i_data_offload_m_storage_axis_TVALID),
        .wr_overflow(i_data_offload_wr_ctrl_status_overflow),
        .wr_request_enable(i_data_offload_wr_ctrl_request_enable),
        .wr_request_length(i_data_offload_wr_ctrl_request_length),
        .wr_request_ready(i_data_offload_wr_ctrl_request_ready),
        .wr_request_valid(i_data_offload_wr_ctrl_request_valid),
        .wr_response_eot(i_data_offload_wr_ctrl_response_eot),
        .wr_response_measured_length(i_data_offload_wr_ctrl_response_measured_length));
endmodule

module axi_ad9680_tpl_imp_11S3OZB
   (adc_data_0,
    adc_data_1,
    adc_dovf,
    adc_enable_0,
    adc_enable_1,
    adc_valid_0,
    adc_valid_1,
    link_clk,
    link_data,
    link_sof,
    link_valid,
    s_axi_aclk,
    s_axi_araddr,
    s_axi_aresetn,
    s_axi_arprot,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid);
  output [63:0]adc_data_0;
  output [63:0]adc_data_1;
  input adc_dovf;
  output [0:0]adc_enable_0;
  output [0:0]adc_enable_1;
  output [0:0]adc_valid_0;
  output [0:0]adc_valid_1;
  input link_clk;
  input [127:0]link_data;
  input [3:0]link_sof;
  input link_valid;
  input s_axi_aclk;
  input [31:0]s_axi_araddr;
  input s_axi_aresetn;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input [31:0]s_axi_wdata;
  output s_axi_wready;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;

  wire adc_dovf_1;
  wire [127:0]adc_tpl_core_adc_data;
  wire [1:0]adc_tpl_core_adc_valid;
  wire [1:0]adc_tpl_core_enable;
  wire [63:0]data_slice_0_Dout;
  wire [63:0]data_slice_1_Dout;
  wire [0:0]enable_slice_0_Dout;
  wire [0:0]enable_slice_1_Dout;
  wire link_clk_1;
  wire [127:0]link_data_1;
  wire [3:0]link_sof_1;
  wire link_valid_1;
  wire [31:0]s_axi_1_ARADDR;
  wire [2:0]s_axi_1_ARPROT;
  wire s_axi_1_ARREADY;
  wire s_axi_1_ARVALID;
  wire [31:0]s_axi_1_AWADDR;
  wire [2:0]s_axi_1_AWPROT;
  wire s_axi_1_AWREADY;
  wire s_axi_1_AWVALID;
  wire s_axi_1_BREADY;
  wire [1:0]s_axi_1_BRESP;
  wire s_axi_1_BVALID;
  wire [31:0]s_axi_1_RDATA;
  wire s_axi_1_RREADY;
  wire [1:0]s_axi_1_RRESP;
  wire s_axi_1_RVALID;
  wire [31:0]s_axi_1_WDATA;
  wire s_axi_1_WREADY;
  wire [3:0]s_axi_1_WSTRB;
  wire s_axi_1_WVALID;
  wire s_axi_aclk_1;
  wire s_axi_aresetn_1;
  wire [0:0]valid_slice_0_Dout;
  wire [0:0]valid_slice_1_Dout;

  assign adc_data_0[63:0] = data_slice_0_Dout;
  assign adc_data_1[63:0] = data_slice_1_Dout;
  assign adc_dovf_1 = adc_dovf;
  assign adc_enable_0[0] = enable_slice_0_Dout;
  assign adc_enable_1[0] = enable_slice_1_Dout;
  assign adc_valid_0[0] = valid_slice_0_Dout;
  assign adc_valid_1[0] = valid_slice_1_Dout;
  assign link_clk_1 = link_clk;
  assign link_data_1 = link_data[127:0];
  assign link_sof_1 = link_sof[3:0];
  assign link_valid_1 = link_valid;
  assign s_axi_1_ARADDR = s_axi_araddr[31:0];
  assign s_axi_1_ARPROT = s_axi_arprot[2:0];
  assign s_axi_1_ARVALID = s_axi_arvalid;
  assign s_axi_1_AWADDR = s_axi_awaddr[31:0];
  assign s_axi_1_AWPROT = s_axi_awprot[2:0];
  assign s_axi_1_AWVALID = s_axi_awvalid;
  assign s_axi_1_BREADY = s_axi_bready;
  assign s_axi_1_RREADY = s_axi_rready;
  assign s_axi_1_WDATA = s_axi_wdata[31:0];
  assign s_axi_1_WSTRB = s_axi_wstrb[3:0];
  assign s_axi_1_WVALID = s_axi_wvalid;
  assign s_axi_aclk_1 = s_axi_aclk;
  assign s_axi_aresetn_1 = s_axi_aresetn;
  assign s_axi_arready = s_axi_1_ARREADY;
  assign s_axi_awready = s_axi_1_AWREADY;
  assign s_axi_bresp[1:0] = s_axi_1_BRESP;
  assign s_axi_bvalid = s_axi_1_BVALID;
  assign s_axi_rdata[31:0] = s_axi_1_RDATA;
  assign s_axi_rresp[1:0] = s_axi_1_RRESP;
  assign s_axi_rvalid = s_axi_1_RVALID;
  assign s_axi_wready = s_axi_1_WREADY;
  system_adc_tpl_core_0 adc_tpl_core
       (.adc_data(adc_tpl_core_adc_data),
        .adc_dovf(adc_dovf_1),
        .adc_valid(adc_tpl_core_adc_valid),
        .enable(adc_tpl_core_enable),
        .link_clk(link_clk_1),
        .link_data(link_data_1),
        .link_sof(link_sof_1),
        .link_valid(link_valid_1),
        .s_axi_aclk(s_axi_aclk_1),
        .s_axi_araddr(s_axi_1_ARADDR[12:0]),
        .s_axi_aresetn(s_axi_aresetn_1),
        .s_axi_arprot(s_axi_1_ARPROT),
        .s_axi_arready(s_axi_1_ARREADY),
        .s_axi_arvalid(s_axi_1_ARVALID),
        .s_axi_awaddr(s_axi_1_AWADDR[12:0]),
        .s_axi_awprot(s_axi_1_AWPROT),
        .s_axi_awready(s_axi_1_AWREADY),
        .s_axi_awvalid(s_axi_1_AWVALID),
        .s_axi_bready(s_axi_1_BREADY),
        .s_axi_bresp(s_axi_1_BRESP),
        .s_axi_bvalid(s_axi_1_BVALID),
        .s_axi_rdata(s_axi_1_RDATA),
        .s_axi_rready(s_axi_1_RREADY),
        .s_axi_rresp(s_axi_1_RRESP),
        .s_axi_rvalid(s_axi_1_RVALID),
        .s_axi_wdata(s_axi_1_WDATA),
        .s_axi_wready(s_axi_1_WREADY),
        .s_axi_wstrb(s_axi_1_WSTRB),
        .s_axi_wvalid(s_axi_1_WVALID));
  system_data_slice_0_0 data_slice_0
       (.Din(adc_tpl_core_adc_data),
        .Dout(data_slice_0_Dout));
  system_data_slice_1_0 data_slice_1
       (.Din(adc_tpl_core_adc_data),
        .Dout(data_slice_1_Dout));
  system_enable_slice_0_1 enable_slice_0
       (.Din(adc_tpl_core_enable),
        .Dout(enable_slice_0_Dout));
  system_enable_slice_1_1 enable_slice_1
       (.Din(adc_tpl_core_enable),
        .Dout(enable_slice_1_Dout));
  system_valid_slice_0_1 valid_slice_0
       (.Din(adc_tpl_core_adc_valid),
        .Dout(valid_slice_0_Dout));
  system_valid_slice_1_1 valid_slice_1
       (.Din(adc_tpl_core_adc_valid),
        .Dout(valid_slice_1_Dout));
endmodule

module m00_couplers_imp_I5GH1N
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m00_couplers_to_m00_couplers_ARADDR;
  wire [0:0]m00_couplers_to_m00_couplers_ARREADY;
  wire [0:0]m00_couplers_to_m00_couplers_ARVALID;
  wire [31:0]m00_couplers_to_m00_couplers_AWADDR;
  wire [0:0]m00_couplers_to_m00_couplers_AWREADY;
  wire [0:0]m00_couplers_to_m00_couplers_AWVALID;
  wire [0:0]m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire [0:0]m00_couplers_to_m00_couplers_BVALID;
  wire [31:0]m00_couplers_to_m00_couplers_RDATA;
  wire [0:0]m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire [0:0]m00_couplers_to_m00_couplers_RVALID;
  wire [31:0]m00_couplers_to_m00_couplers_WDATA;
  wire [0:0]m00_couplers_to_m00_couplers_WREADY;
  wire [3:0]m00_couplers_to_m00_couplers_WSTRB;
  wire [0:0]m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arvalid[0] = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awvalid[0] = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready[0] = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready[0] = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m00_couplers_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready[0] = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready[0] = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid[0] = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid[0] = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready[0] = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready[0];
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid[0];
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready[0];
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid[0];
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready[0];
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid[0];
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready[0];
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid[0];
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready[0];
  assign m00_couplers_to_m00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m01_couplers_imp_1UBGIXM
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m01_couplers_to_m01_couplers_ARADDR;
  wire [2:0]m01_couplers_to_m01_couplers_ARPROT;
  wire [0:0]m01_couplers_to_m01_couplers_ARREADY;
  wire [0:0]m01_couplers_to_m01_couplers_ARVALID;
  wire [31:0]m01_couplers_to_m01_couplers_AWADDR;
  wire [2:0]m01_couplers_to_m01_couplers_AWPROT;
  wire [0:0]m01_couplers_to_m01_couplers_AWREADY;
  wire [0:0]m01_couplers_to_m01_couplers_AWVALID;
  wire [0:0]m01_couplers_to_m01_couplers_BREADY;
  wire [1:0]m01_couplers_to_m01_couplers_BRESP;
  wire [0:0]m01_couplers_to_m01_couplers_BVALID;
  wire [31:0]m01_couplers_to_m01_couplers_RDATA;
  wire [0:0]m01_couplers_to_m01_couplers_RREADY;
  wire [1:0]m01_couplers_to_m01_couplers_RRESP;
  wire [0:0]m01_couplers_to_m01_couplers_RVALID;
  wire [31:0]m01_couplers_to_m01_couplers_WDATA;
  wire [0:0]m01_couplers_to_m01_couplers_WREADY;
  wire [3:0]m01_couplers_to_m01_couplers_WSTRB;
  wire [0:0]m01_couplers_to_m01_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m01_couplers_to_m01_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m01_couplers_to_m01_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m01_couplers_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m01_couplers_to_m01_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m01_couplers_to_m01_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m01_couplers_to_m01_couplers_AWVALID;
  assign M_AXI_bready[0] = m01_couplers_to_m01_couplers_BREADY;
  assign M_AXI_rready[0] = m01_couplers_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_couplers_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_couplers_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m01_couplers_to_m01_couplers_WVALID;
  assign S_AXI_arready[0] = m01_couplers_to_m01_couplers_ARREADY;
  assign S_AXI_awready[0] = m01_couplers_to_m01_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m01_couplers_to_m01_couplers_BRESP;
  assign S_AXI_bvalid[0] = m01_couplers_to_m01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_m01_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m01_couplers_to_m01_couplers_RRESP;
  assign S_AXI_rvalid[0] = m01_couplers_to_m01_couplers_RVALID;
  assign S_AXI_wready[0] = m01_couplers_to_m01_couplers_WREADY;
  assign m01_couplers_to_m01_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m01_couplers_to_m01_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m01_couplers_to_m01_couplers_ARREADY = M_AXI_arready[0];
  assign m01_couplers_to_m01_couplers_ARVALID = S_AXI_arvalid[0];
  assign m01_couplers_to_m01_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m01_couplers_to_m01_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m01_couplers_to_m01_couplers_AWREADY = M_AXI_awready[0];
  assign m01_couplers_to_m01_couplers_AWVALID = S_AXI_awvalid[0];
  assign m01_couplers_to_m01_couplers_BREADY = S_AXI_bready[0];
  assign m01_couplers_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_couplers_to_m01_couplers_BVALID = M_AXI_bvalid[0];
  assign m01_couplers_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_couplers_to_m01_couplers_RREADY = S_AXI_rready[0];
  assign m01_couplers_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_couplers_to_m01_couplers_RVALID = M_AXI_rvalid[0];
  assign m01_couplers_to_m01_couplers_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_m01_couplers_WREADY = M_AXI_wready[0];
  assign m01_couplers_to_m01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_m01_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m02_couplers_imp_1J5P44O
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m02_couplers_to_m02_couplers_ARADDR;
  wire [2:0]m02_couplers_to_m02_couplers_ARPROT;
  wire [0:0]m02_couplers_to_m02_couplers_ARREADY;
  wire [0:0]m02_couplers_to_m02_couplers_ARVALID;
  wire [31:0]m02_couplers_to_m02_couplers_AWADDR;
  wire [2:0]m02_couplers_to_m02_couplers_AWPROT;
  wire [0:0]m02_couplers_to_m02_couplers_AWREADY;
  wire [0:0]m02_couplers_to_m02_couplers_AWVALID;
  wire [0:0]m02_couplers_to_m02_couplers_BREADY;
  wire [1:0]m02_couplers_to_m02_couplers_BRESP;
  wire [0:0]m02_couplers_to_m02_couplers_BVALID;
  wire [31:0]m02_couplers_to_m02_couplers_RDATA;
  wire [0:0]m02_couplers_to_m02_couplers_RREADY;
  wire [1:0]m02_couplers_to_m02_couplers_RRESP;
  wire [0:0]m02_couplers_to_m02_couplers_RVALID;
  wire [31:0]m02_couplers_to_m02_couplers_WDATA;
  wire [0:0]m02_couplers_to_m02_couplers_WREADY;
  wire [3:0]m02_couplers_to_m02_couplers_WSTRB;
  wire [0:0]m02_couplers_to_m02_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m02_couplers_to_m02_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m02_couplers_to_m02_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m02_couplers_to_m02_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m02_couplers_to_m02_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m02_couplers_to_m02_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m02_couplers_to_m02_couplers_AWVALID;
  assign M_AXI_bready[0] = m02_couplers_to_m02_couplers_BREADY;
  assign M_AXI_rready[0] = m02_couplers_to_m02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m02_couplers_to_m02_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m02_couplers_to_m02_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m02_couplers_to_m02_couplers_WVALID;
  assign S_AXI_arready[0] = m02_couplers_to_m02_couplers_ARREADY;
  assign S_AXI_awready[0] = m02_couplers_to_m02_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m02_couplers_to_m02_couplers_BRESP;
  assign S_AXI_bvalid[0] = m02_couplers_to_m02_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m02_couplers_to_m02_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m02_couplers_to_m02_couplers_RRESP;
  assign S_AXI_rvalid[0] = m02_couplers_to_m02_couplers_RVALID;
  assign S_AXI_wready[0] = m02_couplers_to_m02_couplers_WREADY;
  assign m02_couplers_to_m02_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m02_couplers_to_m02_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m02_couplers_to_m02_couplers_ARREADY = M_AXI_arready[0];
  assign m02_couplers_to_m02_couplers_ARVALID = S_AXI_arvalid[0];
  assign m02_couplers_to_m02_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m02_couplers_to_m02_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m02_couplers_to_m02_couplers_AWREADY = M_AXI_awready[0];
  assign m02_couplers_to_m02_couplers_AWVALID = S_AXI_awvalid[0];
  assign m02_couplers_to_m02_couplers_BREADY = S_AXI_bready[0];
  assign m02_couplers_to_m02_couplers_BRESP = M_AXI_bresp[1:0];
  assign m02_couplers_to_m02_couplers_BVALID = M_AXI_bvalid[0];
  assign m02_couplers_to_m02_couplers_RDATA = M_AXI_rdata[31:0];
  assign m02_couplers_to_m02_couplers_RREADY = S_AXI_rready[0];
  assign m02_couplers_to_m02_couplers_RRESP = M_AXI_rresp[1:0];
  assign m02_couplers_to_m02_couplers_RVALID = M_AXI_rvalid[0];
  assign m02_couplers_to_m02_couplers_WDATA = S_AXI_wdata[31:0];
  assign m02_couplers_to_m02_couplers_WREADY = M_AXI_wready[0];
  assign m02_couplers_to_m02_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m02_couplers_to_m02_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m03_couplers_imp_T17W6X
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m03_couplers_to_m03_couplers_ARADDR;
  wire [2:0]m03_couplers_to_m03_couplers_ARPROT;
  wire [0:0]m03_couplers_to_m03_couplers_ARREADY;
  wire [0:0]m03_couplers_to_m03_couplers_ARVALID;
  wire [31:0]m03_couplers_to_m03_couplers_AWADDR;
  wire [2:0]m03_couplers_to_m03_couplers_AWPROT;
  wire [0:0]m03_couplers_to_m03_couplers_AWREADY;
  wire [0:0]m03_couplers_to_m03_couplers_AWVALID;
  wire [0:0]m03_couplers_to_m03_couplers_BREADY;
  wire [1:0]m03_couplers_to_m03_couplers_BRESP;
  wire [0:0]m03_couplers_to_m03_couplers_BVALID;
  wire [31:0]m03_couplers_to_m03_couplers_RDATA;
  wire [0:0]m03_couplers_to_m03_couplers_RREADY;
  wire [1:0]m03_couplers_to_m03_couplers_RRESP;
  wire [0:0]m03_couplers_to_m03_couplers_RVALID;
  wire [31:0]m03_couplers_to_m03_couplers_WDATA;
  wire [0:0]m03_couplers_to_m03_couplers_WREADY;
  wire [3:0]m03_couplers_to_m03_couplers_WSTRB;
  wire [0:0]m03_couplers_to_m03_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m03_couplers_to_m03_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m03_couplers_to_m03_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m03_couplers_to_m03_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m03_couplers_to_m03_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m03_couplers_to_m03_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m03_couplers_to_m03_couplers_AWVALID;
  assign M_AXI_bready[0] = m03_couplers_to_m03_couplers_BREADY;
  assign M_AXI_rready[0] = m03_couplers_to_m03_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m03_couplers_to_m03_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m03_couplers_to_m03_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m03_couplers_to_m03_couplers_WVALID;
  assign S_AXI_arready[0] = m03_couplers_to_m03_couplers_ARREADY;
  assign S_AXI_awready[0] = m03_couplers_to_m03_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m03_couplers_to_m03_couplers_BRESP;
  assign S_AXI_bvalid[0] = m03_couplers_to_m03_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m03_couplers_to_m03_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m03_couplers_to_m03_couplers_RRESP;
  assign S_AXI_rvalid[0] = m03_couplers_to_m03_couplers_RVALID;
  assign S_AXI_wready[0] = m03_couplers_to_m03_couplers_WREADY;
  assign m03_couplers_to_m03_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m03_couplers_to_m03_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m03_couplers_to_m03_couplers_ARREADY = M_AXI_arready[0];
  assign m03_couplers_to_m03_couplers_ARVALID = S_AXI_arvalid[0];
  assign m03_couplers_to_m03_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m03_couplers_to_m03_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m03_couplers_to_m03_couplers_AWREADY = M_AXI_awready[0];
  assign m03_couplers_to_m03_couplers_AWVALID = S_AXI_awvalid[0];
  assign m03_couplers_to_m03_couplers_BREADY = S_AXI_bready[0];
  assign m03_couplers_to_m03_couplers_BRESP = M_AXI_bresp[1:0];
  assign m03_couplers_to_m03_couplers_BVALID = M_AXI_bvalid[0];
  assign m03_couplers_to_m03_couplers_RDATA = M_AXI_rdata[31:0];
  assign m03_couplers_to_m03_couplers_RREADY = S_AXI_rready[0];
  assign m03_couplers_to_m03_couplers_RRESP = M_AXI_rresp[1:0];
  assign m03_couplers_to_m03_couplers_RVALID = M_AXI_rvalid[0];
  assign m03_couplers_to_m03_couplers_WDATA = S_AXI_wdata[31:0];
  assign m03_couplers_to_m03_couplers_WREADY = M_AXI_wready[0];
  assign m03_couplers_to_m03_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m03_couplers_to_m03_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m04_couplers_imp_15FU5SC
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m04_couplers_to_m04_couplers_ARADDR;
  wire [2:0]m04_couplers_to_m04_couplers_ARPROT;
  wire [0:0]m04_couplers_to_m04_couplers_ARREADY;
  wire [0:0]m04_couplers_to_m04_couplers_ARVALID;
  wire [31:0]m04_couplers_to_m04_couplers_AWADDR;
  wire [2:0]m04_couplers_to_m04_couplers_AWPROT;
  wire [0:0]m04_couplers_to_m04_couplers_AWREADY;
  wire [0:0]m04_couplers_to_m04_couplers_AWVALID;
  wire [0:0]m04_couplers_to_m04_couplers_BREADY;
  wire [1:0]m04_couplers_to_m04_couplers_BRESP;
  wire [0:0]m04_couplers_to_m04_couplers_BVALID;
  wire [31:0]m04_couplers_to_m04_couplers_RDATA;
  wire [0:0]m04_couplers_to_m04_couplers_RREADY;
  wire [1:0]m04_couplers_to_m04_couplers_RRESP;
  wire [0:0]m04_couplers_to_m04_couplers_RVALID;
  wire [31:0]m04_couplers_to_m04_couplers_WDATA;
  wire [0:0]m04_couplers_to_m04_couplers_WREADY;
  wire [3:0]m04_couplers_to_m04_couplers_WSTRB;
  wire [0:0]m04_couplers_to_m04_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m04_couplers_to_m04_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m04_couplers_to_m04_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m04_couplers_to_m04_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m04_couplers_to_m04_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m04_couplers_to_m04_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m04_couplers_to_m04_couplers_AWVALID;
  assign M_AXI_bready[0] = m04_couplers_to_m04_couplers_BREADY;
  assign M_AXI_rready[0] = m04_couplers_to_m04_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m04_couplers_to_m04_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m04_couplers_to_m04_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m04_couplers_to_m04_couplers_WVALID;
  assign S_AXI_arready[0] = m04_couplers_to_m04_couplers_ARREADY;
  assign S_AXI_awready[0] = m04_couplers_to_m04_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m04_couplers_to_m04_couplers_BRESP;
  assign S_AXI_bvalid[0] = m04_couplers_to_m04_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m04_couplers_to_m04_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m04_couplers_to_m04_couplers_RRESP;
  assign S_AXI_rvalid[0] = m04_couplers_to_m04_couplers_RVALID;
  assign S_AXI_wready[0] = m04_couplers_to_m04_couplers_WREADY;
  assign m04_couplers_to_m04_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m04_couplers_to_m04_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m04_couplers_to_m04_couplers_ARREADY = M_AXI_arready[0];
  assign m04_couplers_to_m04_couplers_ARVALID = S_AXI_arvalid[0];
  assign m04_couplers_to_m04_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m04_couplers_to_m04_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m04_couplers_to_m04_couplers_AWREADY = M_AXI_awready[0];
  assign m04_couplers_to_m04_couplers_AWVALID = S_AXI_awvalid[0];
  assign m04_couplers_to_m04_couplers_BREADY = S_AXI_bready[0];
  assign m04_couplers_to_m04_couplers_BRESP = M_AXI_bresp[1:0];
  assign m04_couplers_to_m04_couplers_BVALID = M_AXI_bvalid[0];
  assign m04_couplers_to_m04_couplers_RDATA = M_AXI_rdata[31:0];
  assign m04_couplers_to_m04_couplers_RREADY = S_AXI_rready[0];
  assign m04_couplers_to_m04_couplers_RRESP = M_AXI_rresp[1:0];
  assign m04_couplers_to_m04_couplers_RVALID = M_AXI_rvalid[0];
  assign m04_couplers_to_m04_couplers_WDATA = S_AXI_wdata[31:0];
  assign m04_couplers_to_m04_couplers_WREADY = M_AXI_wready[0];
  assign m04_couplers_to_m04_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m04_couplers_to_m04_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m05_couplers_imp_GFBASD
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [31:0]m05_couplers_to_m05_couplers_ARADDR;
  wire [2:0]m05_couplers_to_m05_couplers_ARPROT;
  wire [0:0]m05_couplers_to_m05_couplers_ARREADY;
  wire [0:0]m05_couplers_to_m05_couplers_ARVALID;
  wire [31:0]m05_couplers_to_m05_couplers_AWADDR;
  wire [2:0]m05_couplers_to_m05_couplers_AWPROT;
  wire [0:0]m05_couplers_to_m05_couplers_AWREADY;
  wire [0:0]m05_couplers_to_m05_couplers_AWVALID;
  wire [0:0]m05_couplers_to_m05_couplers_BREADY;
  wire [1:0]m05_couplers_to_m05_couplers_BRESP;
  wire [0:0]m05_couplers_to_m05_couplers_BVALID;
  wire [31:0]m05_couplers_to_m05_couplers_RDATA;
  wire [0:0]m05_couplers_to_m05_couplers_RREADY;
  wire [1:0]m05_couplers_to_m05_couplers_RRESP;
  wire [0:0]m05_couplers_to_m05_couplers_RVALID;
  wire [31:0]m05_couplers_to_m05_couplers_WDATA;
  wire [0:0]m05_couplers_to_m05_couplers_WREADY;
  wire [3:0]m05_couplers_to_m05_couplers_WSTRB;
  wire [0:0]m05_couplers_to_m05_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m05_couplers_to_m05_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m05_couplers_to_m05_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m05_couplers_to_m05_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m05_couplers_to_m05_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m05_couplers_to_m05_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m05_couplers_to_m05_couplers_AWVALID;
  assign M_AXI_bready[0] = m05_couplers_to_m05_couplers_BREADY;
  assign M_AXI_rready[0] = m05_couplers_to_m05_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m05_couplers_to_m05_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m05_couplers_to_m05_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m05_couplers_to_m05_couplers_WVALID;
  assign S_AXI_arready[0] = m05_couplers_to_m05_couplers_ARREADY;
  assign S_AXI_awready[0] = m05_couplers_to_m05_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m05_couplers_to_m05_couplers_BRESP;
  assign S_AXI_bvalid[0] = m05_couplers_to_m05_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m05_couplers_to_m05_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m05_couplers_to_m05_couplers_RRESP;
  assign S_AXI_rvalid[0] = m05_couplers_to_m05_couplers_RVALID;
  assign S_AXI_wready[0] = m05_couplers_to_m05_couplers_WREADY;
  assign m05_couplers_to_m05_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m05_couplers_to_m05_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m05_couplers_to_m05_couplers_ARREADY = M_AXI_arready[0];
  assign m05_couplers_to_m05_couplers_ARVALID = S_AXI_arvalid[0];
  assign m05_couplers_to_m05_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m05_couplers_to_m05_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m05_couplers_to_m05_couplers_AWREADY = M_AXI_awready[0];
  assign m05_couplers_to_m05_couplers_AWVALID = S_AXI_awvalid[0];
  assign m05_couplers_to_m05_couplers_BREADY = S_AXI_bready[0];
  assign m05_couplers_to_m05_couplers_BRESP = M_AXI_bresp[1:0];
  assign m05_couplers_to_m05_couplers_BVALID = M_AXI_bvalid[0];
  assign m05_couplers_to_m05_couplers_RDATA = M_AXI_rdata[31:0];
  assign m05_couplers_to_m05_couplers_RREADY = S_AXI_rready[0];
  assign m05_couplers_to_m05_couplers_RRESP = M_AXI_rresp[1:0];
  assign m05_couplers_to_m05_couplers_RVALID = M_AXI_rvalid[0];
  assign m05_couplers_to_m05_couplers_WDATA = S_AXI_wdata[31:0];
  assign m05_couplers_to_m05_couplers_WREADY = M_AXI_wready[0];
  assign m05_couplers_to_m05_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m05_couplers_to_m05_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m06_couplers_imp_59JXRJ
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m06_couplers_to_m06_couplers_ARADDR;
  wire [2:0]m06_couplers_to_m06_couplers_ARPROT;
  wire m06_couplers_to_m06_couplers_ARREADY;
  wire m06_couplers_to_m06_couplers_ARVALID;
  wire [31:0]m06_couplers_to_m06_couplers_AWADDR;
  wire [2:0]m06_couplers_to_m06_couplers_AWPROT;
  wire m06_couplers_to_m06_couplers_AWREADY;
  wire m06_couplers_to_m06_couplers_AWVALID;
  wire m06_couplers_to_m06_couplers_BREADY;
  wire [1:0]m06_couplers_to_m06_couplers_BRESP;
  wire m06_couplers_to_m06_couplers_BVALID;
  wire [31:0]m06_couplers_to_m06_couplers_RDATA;
  wire m06_couplers_to_m06_couplers_RREADY;
  wire [1:0]m06_couplers_to_m06_couplers_RRESP;
  wire m06_couplers_to_m06_couplers_RVALID;
  wire [31:0]m06_couplers_to_m06_couplers_WDATA;
  wire m06_couplers_to_m06_couplers_WREADY;
  wire [3:0]m06_couplers_to_m06_couplers_WSTRB;
  wire m06_couplers_to_m06_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m06_couplers_to_m06_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m06_couplers_to_m06_couplers_ARPROT;
  assign M_AXI_arvalid = m06_couplers_to_m06_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m06_couplers_to_m06_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m06_couplers_to_m06_couplers_AWPROT;
  assign M_AXI_awvalid = m06_couplers_to_m06_couplers_AWVALID;
  assign M_AXI_bready = m06_couplers_to_m06_couplers_BREADY;
  assign M_AXI_rready = m06_couplers_to_m06_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m06_couplers_to_m06_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m06_couplers_to_m06_couplers_WSTRB;
  assign M_AXI_wvalid = m06_couplers_to_m06_couplers_WVALID;
  assign S_AXI_arready = m06_couplers_to_m06_couplers_ARREADY;
  assign S_AXI_awready = m06_couplers_to_m06_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m06_couplers_to_m06_couplers_BRESP;
  assign S_AXI_bvalid = m06_couplers_to_m06_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m06_couplers_to_m06_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m06_couplers_to_m06_couplers_RRESP;
  assign S_AXI_rvalid = m06_couplers_to_m06_couplers_RVALID;
  assign S_AXI_wready = m06_couplers_to_m06_couplers_WREADY;
  assign m06_couplers_to_m06_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m06_couplers_to_m06_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m06_couplers_to_m06_couplers_ARREADY = M_AXI_arready;
  assign m06_couplers_to_m06_couplers_ARVALID = S_AXI_arvalid;
  assign m06_couplers_to_m06_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m06_couplers_to_m06_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m06_couplers_to_m06_couplers_AWREADY = M_AXI_awready;
  assign m06_couplers_to_m06_couplers_AWVALID = S_AXI_awvalid;
  assign m06_couplers_to_m06_couplers_BREADY = S_AXI_bready;
  assign m06_couplers_to_m06_couplers_BRESP = M_AXI_bresp[1:0];
  assign m06_couplers_to_m06_couplers_BVALID = M_AXI_bvalid;
  assign m06_couplers_to_m06_couplers_RDATA = M_AXI_rdata[31:0];
  assign m06_couplers_to_m06_couplers_RREADY = S_AXI_rready;
  assign m06_couplers_to_m06_couplers_RRESP = M_AXI_rresp[1:0];
  assign m06_couplers_to_m06_couplers_RVALID = M_AXI_rvalid;
  assign m06_couplers_to_m06_couplers_WDATA = S_AXI_wdata[31:0];
  assign m06_couplers_to_m06_couplers_WREADY = M_AXI_wready;
  assign m06_couplers_to_m06_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m06_couplers_to_m06_couplers_WVALID = S_AXI_wvalid;
endmodule

module m07_couplers_imp_1GBLMBI
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m07_couplers_to_m07_couplers_ARADDR;
  wire [2:0]m07_couplers_to_m07_couplers_ARPROT;
  wire m07_couplers_to_m07_couplers_ARREADY;
  wire m07_couplers_to_m07_couplers_ARVALID;
  wire [31:0]m07_couplers_to_m07_couplers_AWADDR;
  wire [2:0]m07_couplers_to_m07_couplers_AWPROT;
  wire m07_couplers_to_m07_couplers_AWREADY;
  wire m07_couplers_to_m07_couplers_AWVALID;
  wire m07_couplers_to_m07_couplers_BREADY;
  wire [1:0]m07_couplers_to_m07_couplers_BRESP;
  wire m07_couplers_to_m07_couplers_BVALID;
  wire [31:0]m07_couplers_to_m07_couplers_RDATA;
  wire m07_couplers_to_m07_couplers_RREADY;
  wire [1:0]m07_couplers_to_m07_couplers_RRESP;
  wire m07_couplers_to_m07_couplers_RVALID;
  wire [31:0]m07_couplers_to_m07_couplers_WDATA;
  wire m07_couplers_to_m07_couplers_WREADY;
  wire [3:0]m07_couplers_to_m07_couplers_WSTRB;
  wire m07_couplers_to_m07_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m07_couplers_to_m07_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m07_couplers_to_m07_couplers_ARPROT;
  assign M_AXI_arvalid = m07_couplers_to_m07_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m07_couplers_to_m07_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m07_couplers_to_m07_couplers_AWPROT;
  assign M_AXI_awvalid = m07_couplers_to_m07_couplers_AWVALID;
  assign M_AXI_bready = m07_couplers_to_m07_couplers_BREADY;
  assign M_AXI_rready = m07_couplers_to_m07_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m07_couplers_to_m07_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m07_couplers_to_m07_couplers_WSTRB;
  assign M_AXI_wvalid = m07_couplers_to_m07_couplers_WVALID;
  assign S_AXI_arready = m07_couplers_to_m07_couplers_ARREADY;
  assign S_AXI_awready = m07_couplers_to_m07_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m07_couplers_to_m07_couplers_BRESP;
  assign S_AXI_bvalid = m07_couplers_to_m07_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m07_couplers_to_m07_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m07_couplers_to_m07_couplers_RRESP;
  assign S_AXI_rvalid = m07_couplers_to_m07_couplers_RVALID;
  assign S_AXI_wready = m07_couplers_to_m07_couplers_WREADY;
  assign m07_couplers_to_m07_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m07_couplers_to_m07_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m07_couplers_to_m07_couplers_ARREADY = M_AXI_arready;
  assign m07_couplers_to_m07_couplers_ARVALID = S_AXI_arvalid;
  assign m07_couplers_to_m07_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m07_couplers_to_m07_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m07_couplers_to_m07_couplers_AWREADY = M_AXI_awready;
  assign m07_couplers_to_m07_couplers_AWVALID = S_AXI_awvalid;
  assign m07_couplers_to_m07_couplers_BREADY = S_AXI_bready;
  assign m07_couplers_to_m07_couplers_BRESP = M_AXI_bresp[1:0];
  assign m07_couplers_to_m07_couplers_BVALID = M_AXI_bvalid;
  assign m07_couplers_to_m07_couplers_RDATA = M_AXI_rdata[31:0];
  assign m07_couplers_to_m07_couplers_RREADY = S_AXI_rready;
  assign m07_couplers_to_m07_couplers_RRESP = M_AXI_rresp[1:0];
  assign m07_couplers_to_m07_couplers_RVALID = M_AXI_rvalid;
  assign m07_couplers_to_m07_couplers_WDATA = S_AXI_wdata[31:0];
  assign m07_couplers_to_m07_couplers_WREADY = M_AXI_wready;
  assign m07_couplers_to_m07_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m07_couplers_to_m07_couplers_WVALID = S_AXI_wvalid;
endmodule

module m08_couplers_imp_E05M9W
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m08_couplers_to_m08_couplers_ARADDR;
  wire [2:0]m08_couplers_to_m08_couplers_ARPROT;
  wire m08_couplers_to_m08_couplers_ARREADY;
  wire m08_couplers_to_m08_couplers_ARVALID;
  wire [31:0]m08_couplers_to_m08_couplers_AWADDR;
  wire [2:0]m08_couplers_to_m08_couplers_AWPROT;
  wire m08_couplers_to_m08_couplers_AWREADY;
  wire m08_couplers_to_m08_couplers_AWVALID;
  wire m08_couplers_to_m08_couplers_BREADY;
  wire [1:0]m08_couplers_to_m08_couplers_BRESP;
  wire m08_couplers_to_m08_couplers_BVALID;
  wire [31:0]m08_couplers_to_m08_couplers_RDATA;
  wire m08_couplers_to_m08_couplers_RREADY;
  wire [1:0]m08_couplers_to_m08_couplers_RRESP;
  wire m08_couplers_to_m08_couplers_RVALID;
  wire [31:0]m08_couplers_to_m08_couplers_WDATA;
  wire m08_couplers_to_m08_couplers_WREADY;
  wire [3:0]m08_couplers_to_m08_couplers_WSTRB;
  wire m08_couplers_to_m08_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m08_couplers_to_m08_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m08_couplers_to_m08_couplers_ARPROT;
  assign M_AXI_arvalid = m08_couplers_to_m08_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m08_couplers_to_m08_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m08_couplers_to_m08_couplers_AWPROT;
  assign M_AXI_awvalid = m08_couplers_to_m08_couplers_AWVALID;
  assign M_AXI_bready = m08_couplers_to_m08_couplers_BREADY;
  assign M_AXI_rready = m08_couplers_to_m08_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m08_couplers_to_m08_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m08_couplers_to_m08_couplers_WSTRB;
  assign M_AXI_wvalid = m08_couplers_to_m08_couplers_WVALID;
  assign S_AXI_arready = m08_couplers_to_m08_couplers_ARREADY;
  assign S_AXI_awready = m08_couplers_to_m08_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m08_couplers_to_m08_couplers_BRESP;
  assign S_AXI_bvalid = m08_couplers_to_m08_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m08_couplers_to_m08_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m08_couplers_to_m08_couplers_RRESP;
  assign S_AXI_rvalid = m08_couplers_to_m08_couplers_RVALID;
  assign S_AXI_wready = m08_couplers_to_m08_couplers_WREADY;
  assign m08_couplers_to_m08_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m08_couplers_to_m08_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m08_couplers_to_m08_couplers_ARREADY = M_AXI_arready;
  assign m08_couplers_to_m08_couplers_ARVALID = S_AXI_arvalid;
  assign m08_couplers_to_m08_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m08_couplers_to_m08_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m08_couplers_to_m08_couplers_AWREADY = M_AXI_awready;
  assign m08_couplers_to_m08_couplers_AWVALID = S_AXI_awvalid;
  assign m08_couplers_to_m08_couplers_BREADY = S_AXI_bready;
  assign m08_couplers_to_m08_couplers_BRESP = M_AXI_bresp[1:0];
  assign m08_couplers_to_m08_couplers_BVALID = M_AXI_bvalid;
  assign m08_couplers_to_m08_couplers_RDATA = M_AXI_rdata[31:0];
  assign m08_couplers_to_m08_couplers_RREADY = S_AXI_rready;
  assign m08_couplers_to_m08_couplers_RRESP = M_AXI_rresp[1:0];
  assign m08_couplers_to_m08_couplers_RVALID = M_AXI_rvalid;
  assign m08_couplers_to_m08_couplers_WDATA = S_AXI_wdata[31:0];
  assign m08_couplers_to_m08_couplers_WREADY = M_AXI_wready;
  assign m08_couplers_to_m08_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m08_couplers_to_m08_couplers_WVALID = S_AXI_wvalid;
endmodule

module m09_couplers_imp_17AVPN9
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m09_couplers_to_m09_couplers_ARADDR;
  wire [2:0]m09_couplers_to_m09_couplers_ARPROT;
  wire m09_couplers_to_m09_couplers_ARREADY;
  wire m09_couplers_to_m09_couplers_ARVALID;
  wire [31:0]m09_couplers_to_m09_couplers_AWADDR;
  wire [2:0]m09_couplers_to_m09_couplers_AWPROT;
  wire m09_couplers_to_m09_couplers_AWREADY;
  wire m09_couplers_to_m09_couplers_AWVALID;
  wire m09_couplers_to_m09_couplers_BREADY;
  wire [1:0]m09_couplers_to_m09_couplers_BRESP;
  wire m09_couplers_to_m09_couplers_BVALID;
  wire [31:0]m09_couplers_to_m09_couplers_RDATA;
  wire m09_couplers_to_m09_couplers_RREADY;
  wire [1:0]m09_couplers_to_m09_couplers_RRESP;
  wire m09_couplers_to_m09_couplers_RVALID;
  wire [31:0]m09_couplers_to_m09_couplers_WDATA;
  wire m09_couplers_to_m09_couplers_WREADY;
  wire [3:0]m09_couplers_to_m09_couplers_WSTRB;
  wire m09_couplers_to_m09_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m09_couplers_to_m09_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m09_couplers_to_m09_couplers_ARPROT;
  assign M_AXI_arvalid = m09_couplers_to_m09_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m09_couplers_to_m09_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m09_couplers_to_m09_couplers_AWPROT;
  assign M_AXI_awvalid = m09_couplers_to_m09_couplers_AWVALID;
  assign M_AXI_bready = m09_couplers_to_m09_couplers_BREADY;
  assign M_AXI_rready = m09_couplers_to_m09_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m09_couplers_to_m09_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m09_couplers_to_m09_couplers_WSTRB;
  assign M_AXI_wvalid = m09_couplers_to_m09_couplers_WVALID;
  assign S_AXI_arready = m09_couplers_to_m09_couplers_ARREADY;
  assign S_AXI_awready = m09_couplers_to_m09_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m09_couplers_to_m09_couplers_BRESP;
  assign S_AXI_bvalid = m09_couplers_to_m09_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m09_couplers_to_m09_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m09_couplers_to_m09_couplers_RRESP;
  assign S_AXI_rvalid = m09_couplers_to_m09_couplers_RVALID;
  assign S_AXI_wready = m09_couplers_to_m09_couplers_WREADY;
  assign m09_couplers_to_m09_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m09_couplers_to_m09_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m09_couplers_to_m09_couplers_ARREADY = M_AXI_arready;
  assign m09_couplers_to_m09_couplers_ARVALID = S_AXI_arvalid;
  assign m09_couplers_to_m09_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m09_couplers_to_m09_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m09_couplers_to_m09_couplers_AWREADY = M_AXI_awready;
  assign m09_couplers_to_m09_couplers_AWVALID = S_AXI_awvalid;
  assign m09_couplers_to_m09_couplers_BREADY = S_AXI_bready;
  assign m09_couplers_to_m09_couplers_BRESP = M_AXI_bresp[1:0];
  assign m09_couplers_to_m09_couplers_BVALID = M_AXI_bvalid;
  assign m09_couplers_to_m09_couplers_RDATA = M_AXI_rdata[31:0];
  assign m09_couplers_to_m09_couplers_RREADY = S_AXI_rready;
  assign m09_couplers_to_m09_couplers_RRESP = M_AXI_rresp[1:0];
  assign m09_couplers_to_m09_couplers_RVALID = M_AXI_rvalid;
  assign m09_couplers_to_m09_couplers_WDATA = S_AXI_wdata[31:0];
  assign m09_couplers_to_m09_couplers_WREADY = M_AXI_wready;
  assign m09_couplers_to_m09_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m09_couplers_to_m09_couplers_WVALID = S_AXI_wvalid;
endmodule

module m10_couplers_imp_1J5SI6G
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m10_couplers_to_m10_couplers_ARADDR;
  wire [2:0]m10_couplers_to_m10_couplers_ARPROT;
  wire m10_couplers_to_m10_couplers_ARREADY;
  wire m10_couplers_to_m10_couplers_ARVALID;
  wire [31:0]m10_couplers_to_m10_couplers_AWADDR;
  wire [2:0]m10_couplers_to_m10_couplers_AWPROT;
  wire m10_couplers_to_m10_couplers_AWREADY;
  wire m10_couplers_to_m10_couplers_AWVALID;
  wire m10_couplers_to_m10_couplers_BREADY;
  wire [1:0]m10_couplers_to_m10_couplers_BRESP;
  wire m10_couplers_to_m10_couplers_BVALID;
  wire [31:0]m10_couplers_to_m10_couplers_RDATA;
  wire m10_couplers_to_m10_couplers_RREADY;
  wire [1:0]m10_couplers_to_m10_couplers_RRESP;
  wire m10_couplers_to_m10_couplers_RVALID;
  wire [31:0]m10_couplers_to_m10_couplers_WDATA;
  wire m10_couplers_to_m10_couplers_WREADY;
  wire [3:0]m10_couplers_to_m10_couplers_WSTRB;
  wire m10_couplers_to_m10_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m10_couplers_to_m10_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m10_couplers_to_m10_couplers_ARPROT;
  assign M_AXI_arvalid = m10_couplers_to_m10_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m10_couplers_to_m10_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m10_couplers_to_m10_couplers_AWPROT;
  assign M_AXI_awvalid = m10_couplers_to_m10_couplers_AWVALID;
  assign M_AXI_bready = m10_couplers_to_m10_couplers_BREADY;
  assign M_AXI_rready = m10_couplers_to_m10_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m10_couplers_to_m10_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m10_couplers_to_m10_couplers_WSTRB;
  assign M_AXI_wvalid = m10_couplers_to_m10_couplers_WVALID;
  assign S_AXI_arready = m10_couplers_to_m10_couplers_ARREADY;
  assign S_AXI_awready = m10_couplers_to_m10_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m10_couplers_to_m10_couplers_BRESP;
  assign S_AXI_bvalid = m10_couplers_to_m10_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m10_couplers_to_m10_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m10_couplers_to_m10_couplers_RRESP;
  assign S_AXI_rvalid = m10_couplers_to_m10_couplers_RVALID;
  assign S_AXI_wready = m10_couplers_to_m10_couplers_WREADY;
  assign m10_couplers_to_m10_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m10_couplers_to_m10_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m10_couplers_to_m10_couplers_ARREADY = M_AXI_arready;
  assign m10_couplers_to_m10_couplers_ARVALID = S_AXI_arvalid;
  assign m10_couplers_to_m10_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m10_couplers_to_m10_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m10_couplers_to_m10_couplers_AWREADY = M_AXI_awready;
  assign m10_couplers_to_m10_couplers_AWVALID = S_AXI_awvalid;
  assign m10_couplers_to_m10_couplers_BREADY = S_AXI_bready;
  assign m10_couplers_to_m10_couplers_BRESP = M_AXI_bresp[1:0];
  assign m10_couplers_to_m10_couplers_BVALID = M_AXI_bvalid;
  assign m10_couplers_to_m10_couplers_RDATA = M_AXI_rdata[31:0];
  assign m10_couplers_to_m10_couplers_RREADY = S_AXI_rready;
  assign m10_couplers_to_m10_couplers_RRESP = M_AXI_rresp[1:0];
  assign m10_couplers_to_m10_couplers_RVALID = M_AXI_rvalid;
  assign m10_couplers_to_m10_couplers_WDATA = S_AXI_wdata[31:0];
  assign m10_couplers_to_m10_couplers_WREADY = M_AXI_wready;
  assign m10_couplers_to_m10_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m10_couplers_to_m10_couplers_WVALID = S_AXI_wvalid;
endmodule

module m11_couplers_imp_T19VO9
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m11_couplers_to_m11_couplers_ARADDR;
  wire [2:0]m11_couplers_to_m11_couplers_ARPROT;
  wire m11_couplers_to_m11_couplers_ARREADY;
  wire m11_couplers_to_m11_couplers_ARVALID;
  wire [31:0]m11_couplers_to_m11_couplers_AWADDR;
  wire [2:0]m11_couplers_to_m11_couplers_AWPROT;
  wire m11_couplers_to_m11_couplers_AWREADY;
  wire m11_couplers_to_m11_couplers_AWVALID;
  wire m11_couplers_to_m11_couplers_BREADY;
  wire [1:0]m11_couplers_to_m11_couplers_BRESP;
  wire m11_couplers_to_m11_couplers_BVALID;
  wire [31:0]m11_couplers_to_m11_couplers_RDATA;
  wire m11_couplers_to_m11_couplers_RREADY;
  wire [1:0]m11_couplers_to_m11_couplers_RRESP;
  wire m11_couplers_to_m11_couplers_RVALID;
  wire [31:0]m11_couplers_to_m11_couplers_WDATA;
  wire m11_couplers_to_m11_couplers_WREADY;
  wire [3:0]m11_couplers_to_m11_couplers_WSTRB;
  wire m11_couplers_to_m11_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m11_couplers_to_m11_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m11_couplers_to_m11_couplers_ARPROT;
  assign M_AXI_arvalid = m11_couplers_to_m11_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m11_couplers_to_m11_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m11_couplers_to_m11_couplers_AWPROT;
  assign M_AXI_awvalid = m11_couplers_to_m11_couplers_AWVALID;
  assign M_AXI_bready = m11_couplers_to_m11_couplers_BREADY;
  assign M_AXI_rready = m11_couplers_to_m11_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m11_couplers_to_m11_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m11_couplers_to_m11_couplers_WSTRB;
  assign M_AXI_wvalid = m11_couplers_to_m11_couplers_WVALID;
  assign S_AXI_arready = m11_couplers_to_m11_couplers_ARREADY;
  assign S_AXI_awready = m11_couplers_to_m11_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m11_couplers_to_m11_couplers_BRESP;
  assign S_AXI_bvalid = m11_couplers_to_m11_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m11_couplers_to_m11_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m11_couplers_to_m11_couplers_RRESP;
  assign S_AXI_rvalid = m11_couplers_to_m11_couplers_RVALID;
  assign S_AXI_wready = m11_couplers_to_m11_couplers_WREADY;
  assign m11_couplers_to_m11_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m11_couplers_to_m11_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m11_couplers_to_m11_couplers_ARREADY = M_AXI_arready;
  assign m11_couplers_to_m11_couplers_ARVALID = S_AXI_arvalid;
  assign m11_couplers_to_m11_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m11_couplers_to_m11_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m11_couplers_to_m11_couplers_AWREADY = M_AXI_awready;
  assign m11_couplers_to_m11_couplers_AWVALID = S_AXI_awvalid;
  assign m11_couplers_to_m11_couplers_BREADY = S_AXI_bready;
  assign m11_couplers_to_m11_couplers_BRESP = M_AXI_bresp[1:0];
  assign m11_couplers_to_m11_couplers_BVALID = M_AXI_bvalid;
  assign m11_couplers_to_m11_couplers_RDATA = M_AXI_rdata[31:0];
  assign m11_couplers_to_m11_couplers_RREADY = S_AXI_rready;
  assign m11_couplers_to_m11_couplers_RRESP = M_AXI_rresp[1:0];
  assign m11_couplers_to_m11_couplers_RVALID = M_AXI_rvalid;
  assign m11_couplers_to_m11_couplers_WDATA = S_AXI_wdata[31:0];
  assign m11_couplers_to_m11_couplers_WREADY = M_AXI_wready;
  assign m11_couplers_to_m11_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m11_couplers_to_m11_couplers_WVALID = S_AXI_wvalid;
endmodule

module m12_couplers_imp_I5JGX7
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m12_couplers_to_m12_couplers_ARADDR;
  wire [2:0]m12_couplers_to_m12_couplers_ARPROT;
  wire m12_couplers_to_m12_couplers_ARREADY;
  wire m12_couplers_to_m12_couplers_ARVALID;
  wire [31:0]m12_couplers_to_m12_couplers_AWADDR;
  wire [2:0]m12_couplers_to_m12_couplers_AWPROT;
  wire m12_couplers_to_m12_couplers_AWREADY;
  wire m12_couplers_to_m12_couplers_AWVALID;
  wire m12_couplers_to_m12_couplers_BREADY;
  wire [1:0]m12_couplers_to_m12_couplers_BRESP;
  wire m12_couplers_to_m12_couplers_BVALID;
  wire [31:0]m12_couplers_to_m12_couplers_RDATA;
  wire m12_couplers_to_m12_couplers_RREADY;
  wire [1:0]m12_couplers_to_m12_couplers_RRESP;
  wire m12_couplers_to_m12_couplers_RVALID;
  wire [31:0]m12_couplers_to_m12_couplers_WDATA;
  wire m12_couplers_to_m12_couplers_WREADY;
  wire [3:0]m12_couplers_to_m12_couplers_WSTRB;
  wire m12_couplers_to_m12_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m12_couplers_to_m12_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m12_couplers_to_m12_couplers_ARPROT;
  assign M_AXI_arvalid = m12_couplers_to_m12_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m12_couplers_to_m12_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m12_couplers_to_m12_couplers_AWPROT;
  assign M_AXI_awvalid = m12_couplers_to_m12_couplers_AWVALID;
  assign M_AXI_bready = m12_couplers_to_m12_couplers_BREADY;
  assign M_AXI_rready = m12_couplers_to_m12_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m12_couplers_to_m12_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m12_couplers_to_m12_couplers_WSTRB;
  assign M_AXI_wvalid = m12_couplers_to_m12_couplers_WVALID;
  assign S_AXI_arready = m12_couplers_to_m12_couplers_ARREADY;
  assign S_AXI_awready = m12_couplers_to_m12_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m12_couplers_to_m12_couplers_BRESP;
  assign S_AXI_bvalid = m12_couplers_to_m12_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m12_couplers_to_m12_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m12_couplers_to_m12_couplers_RRESP;
  assign S_AXI_rvalid = m12_couplers_to_m12_couplers_RVALID;
  assign S_AXI_wready = m12_couplers_to_m12_couplers_WREADY;
  assign m12_couplers_to_m12_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m12_couplers_to_m12_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m12_couplers_to_m12_couplers_ARREADY = M_AXI_arready;
  assign m12_couplers_to_m12_couplers_ARVALID = S_AXI_arvalid;
  assign m12_couplers_to_m12_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m12_couplers_to_m12_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m12_couplers_to_m12_couplers_AWREADY = M_AXI_awready;
  assign m12_couplers_to_m12_couplers_AWVALID = S_AXI_awvalid;
  assign m12_couplers_to_m12_couplers_BREADY = S_AXI_bready;
  assign m12_couplers_to_m12_couplers_BRESP = M_AXI_bresp[1:0];
  assign m12_couplers_to_m12_couplers_BVALID = M_AXI_bvalid;
  assign m12_couplers_to_m12_couplers_RDATA = M_AXI_rdata[31:0];
  assign m12_couplers_to_m12_couplers_RREADY = S_AXI_rready;
  assign m12_couplers_to_m12_couplers_RRESP = M_AXI_rresp[1:0];
  assign m12_couplers_to_m12_couplers_RVALID = M_AXI_rvalid;
  assign m12_couplers_to_m12_couplers_WDATA = S_AXI_wdata[31:0];
  assign m12_couplers_to_m12_couplers_WREADY = M_AXI_wready;
  assign m12_couplers_to_m12_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m12_couplers_to_m12_couplers_WVALID = S_AXI_wvalid;
endmodule

module m13_couplers_imp_1UBI48Q
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m13_couplers_to_m13_couplers_ARADDR;
  wire [2:0]m13_couplers_to_m13_couplers_ARPROT;
  wire m13_couplers_to_m13_couplers_ARREADY;
  wire m13_couplers_to_m13_couplers_ARVALID;
  wire [31:0]m13_couplers_to_m13_couplers_AWADDR;
  wire [2:0]m13_couplers_to_m13_couplers_AWPROT;
  wire m13_couplers_to_m13_couplers_AWREADY;
  wire m13_couplers_to_m13_couplers_AWVALID;
  wire m13_couplers_to_m13_couplers_BREADY;
  wire [1:0]m13_couplers_to_m13_couplers_BRESP;
  wire m13_couplers_to_m13_couplers_BVALID;
  wire [31:0]m13_couplers_to_m13_couplers_RDATA;
  wire m13_couplers_to_m13_couplers_RREADY;
  wire [1:0]m13_couplers_to_m13_couplers_RRESP;
  wire m13_couplers_to_m13_couplers_RVALID;
  wire [31:0]m13_couplers_to_m13_couplers_WDATA;
  wire m13_couplers_to_m13_couplers_WREADY;
  wire [3:0]m13_couplers_to_m13_couplers_WSTRB;
  wire m13_couplers_to_m13_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m13_couplers_to_m13_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m13_couplers_to_m13_couplers_ARPROT;
  assign M_AXI_arvalid = m13_couplers_to_m13_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m13_couplers_to_m13_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m13_couplers_to_m13_couplers_AWPROT;
  assign M_AXI_awvalid = m13_couplers_to_m13_couplers_AWVALID;
  assign M_AXI_bready = m13_couplers_to_m13_couplers_BREADY;
  assign M_AXI_rready = m13_couplers_to_m13_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m13_couplers_to_m13_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m13_couplers_to_m13_couplers_WSTRB;
  assign M_AXI_wvalid = m13_couplers_to_m13_couplers_WVALID;
  assign S_AXI_arready = m13_couplers_to_m13_couplers_ARREADY;
  assign S_AXI_awready = m13_couplers_to_m13_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m13_couplers_to_m13_couplers_BRESP;
  assign S_AXI_bvalid = m13_couplers_to_m13_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m13_couplers_to_m13_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m13_couplers_to_m13_couplers_RRESP;
  assign S_AXI_rvalid = m13_couplers_to_m13_couplers_RVALID;
  assign S_AXI_wready = m13_couplers_to_m13_couplers_WREADY;
  assign m13_couplers_to_m13_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m13_couplers_to_m13_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m13_couplers_to_m13_couplers_ARREADY = M_AXI_arready;
  assign m13_couplers_to_m13_couplers_ARVALID = S_AXI_arvalid;
  assign m13_couplers_to_m13_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m13_couplers_to_m13_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m13_couplers_to_m13_couplers_AWREADY = M_AXI_awready;
  assign m13_couplers_to_m13_couplers_AWVALID = S_AXI_awvalid;
  assign m13_couplers_to_m13_couplers_BREADY = S_AXI_bready;
  assign m13_couplers_to_m13_couplers_BRESP = M_AXI_bresp[1:0];
  assign m13_couplers_to_m13_couplers_BVALID = M_AXI_bvalid;
  assign m13_couplers_to_m13_couplers_RDATA = M_AXI_rdata[31:0];
  assign m13_couplers_to_m13_couplers_RREADY = S_AXI_rready;
  assign m13_couplers_to_m13_couplers_RRESP = M_AXI_rresp[1:0];
  assign m13_couplers_to_m13_couplers_RVALID = M_AXI_rvalid;
  assign m13_couplers_to_m13_couplers_WDATA = S_AXI_wdata[31:0];
  assign m13_couplers_to_m13_couplers_WREADY = M_AXI_wready;
  assign m13_couplers_to_m13_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m13_couplers_to_m13_couplers_WVALID = S_AXI_wvalid;
endmodule

module m14_couplers_imp_59NWCV
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m14_couplers_to_m14_couplers_ARADDR;
  wire [2:0]m14_couplers_to_m14_couplers_ARPROT;
  wire m14_couplers_to_m14_couplers_ARREADY;
  wire m14_couplers_to_m14_couplers_ARVALID;
  wire [31:0]m14_couplers_to_m14_couplers_AWADDR;
  wire [2:0]m14_couplers_to_m14_couplers_AWPROT;
  wire m14_couplers_to_m14_couplers_AWREADY;
  wire m14_couplers_to_m14_couplers_AWVALID;
  wire m14_couplers_to_m14_couplers_BREADY;
  wire [1:0]m14_couplers_to_m14_couplers_BRESP;
  wire m14_couplers_to_m14_couplers_BVALID;
  wire [31:0]m14_couplers_to_m14_couplers_RDATA;
  wire m14_couplers_to_m14_couplers_RREADY;
  wire [1:0]m14_couplers_to_m14_couplers_RRESP;
  wire m14_couplers_to_m14_couplers_RVALID;
  wire [31:0]m14_couplers_to_m14_couplers_WDATA;
  wire m14_couplers_to_m14_couplers_WREADY;
  wire [3:0]m14_couplers_to_m14_couplers_WSTRB;
  wire m14_couplers_to_m14_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m14_couplers_to_m14_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m14_couplers_to_m14_couplers_ARPROT;
  assign M_AXI_arvalid = m14_couplers_to_m14_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m14_couplers_to_m14_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m14_couplers_to_m14_couplers_AWPROT;
  assign M_AXI_awvalid = m14_couplers_to_m14_couplers_AWVALID;
  assign M_AXI_bready = m14_couplers_to_m14_couplers_BREADY;
  assign M_AXI_rready = m14_couplers_to_m14_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m14_couplers_to_m14_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m14_couplers_to_m14_couplers_WSTRB;
  assign M_AXI_wvalid = m14_couplers_to_m14_couplers_WVALID;
  assign S_AXI_arready = m14_couplers_to_m14_couplers_ARREADY;
  assign S_AXI_awready = m14_couplers_to_m14_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m14_couplers_to_m14_couplers_BRESP;
  assign S_AXI_bvalid = m14_couplers_to_m14_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m14_couplers_to_m14_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m14_couplers_to_m14_couplers_RRESP;
  assign S_AXI_rvalid = m14_couplers_to_m14_couplers_RVALID;
  assign S_AXI_wready = m14_couplers_to_m14_couplers_WREADY;
  assign m14_couplers_to_m14_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m14_couplers_to_m14_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m14_couplers_to_m14_couplers_ARREADY = M_AXI_arready;
  assign m14_couplers_to_m14_couplers_ARVALID = S_AXI_arvalid;
  assign m14_couplers_to_m14_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m14_couplers_to_m14_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m14_couplers_to_m14_couplers_AWREADY = M_AXI_awready;
  assign m14_couplers_to_m14_couplers_AWVALID = S_AXI_awvalid;
  assign m14_couplers_to_m14_couplers_BREADY = S_AXI_bready;
  assign m14_couplers_to_m14_couplers_BRESP = M_AXI_bresp[1:0];
  assign m14_couplers_to_m14_couplers_BVALID = M_AXI_bvalid;
  assign m14_couplers_to_m14_couplers_RDATA = M_AXI_rdata[31:0];
  assign m14_couplers_to_m14_couplers_RREADY = S_AXI_rready;
  assign m14_couplers_to_m14_couplers_RRESP = M_AXI_rresp[1:0];
  assign m14_couplers_to_m14_couplers_RVALID = M_AXI_rvalid;
  assign m14_couplers_to_m14_couplers_WDATA = S_AXI_wdata[31:0];
  assign m14_couplers_to_m14_couplers_WREADY = M_AXI_wready;
  assign m14_couplers_to_m14_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m14_couplers_to_m14_couplers_WVALID = S_AXI_wvalid;
endmodule

module m15_couplers_imp_1GBO6CE
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m15_couplers_to_m15_couplers_ARADDR;
  wire [2:0]m15_couplers_to_m15_couplers_ARPROT;
  wire m15_couplers_to_m15_couplers_ARREADY;
  wire m15_couplers_to_m15_couplers_ARVALID;
  wire [31:0]m15_couplers_to_m15_couplers_AWADDR;
  wire [2:0]m15_couplers_to_m15_couplers_AWPROT;
  wire m15_couplers_to_m15_couplers_AWREADY;
  wire m15_couplers_to_m15_couplers_AWVALID;
  wire m15_couplers_to_m15_couplers_BREADY;
  wire [1:0]m15_couplers_to_m15_couplers_BRESP;
  wire m15_couplers_to_m15_couplers_BVALID;
  wire [31:0]m15_couplers_to_m15_couplers_RDATA;
  wire m15_couplers_to_m15_couplers_RREADY;
  wire [1:0]m15_couplers_to_m15_couplers_RRESP;
  wire m15_couplers_to_m15_couplers_RVALID;
  wire [31:0]m15_couplers_to_m15_couplers_WDATA;
  wire m15_couplers_to_m15_couplers_WREADY;
  wire [3:0]m15_couplers_to_m15_couplers_WSTRB;
  wire m15_couplers_to_m15_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m15_couplers_to_m15_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m15_couplers_to_m15_couplers_ARPROT;
  assign M_AXI_arvalid = m15_couplers_to_m15_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m15_couplers_to_m15_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m15_couplers_to_m15_couplers_AWPROT;
  assign M_AXI_awvalid = m15_couplers_to_m15_couplers_AWVALID;
  assign M_AXI_bready = m15_couplers_to_m15_couplers_BREADY;
  assign M_AXI_rready = m15_couplers_to_m15_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m15_couplers_to_m15_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m15_couplers_to_m15_couplers_WSTRB;
  assign M_AXI_wvalid = m15_couplers_to_m15_couplers_WVALID;
  assign S_AXI_arready = m15_couplers_to_m15_couplers_ARREADY;
  assign S_AXI_awready = m15_couplers_to_m15_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m15_couplers_to_m15_couplers_BRESP;
  assign S_AXI_bvalid = m15_couplers_to_m15_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m15_couplers_to_m15_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m15_couplers_to_m15_couplers_RRESP;
  assign S_AXI_rvalid = m15_couplers_to_m15_couplers_RVALID;
  assign S_AXI_wready = m15_couplers_to_m15_couplers_WREADY;
  assign m15_couplers_to_m15_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m15_couplers_to_m15_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m15_couplers_to_m15_couplers_ARREADY = M_AXI_arready;
  assign m15_couplers_to_m15_couplers_ARVALID = S_AXI_arvalid;
  assign m15_couplers_to_m15_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m15_couplers_to_m15_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m15_couplers_to_m15_couplers_AWREADY = M_AXI_awready;
  assign m15_couplers_to_m15_couplers_AWVALID = S_AXI_awvalid;
  assign m15_couplers_to_m15_couplers_BREADY = S_AXI_bready;
  assign m15_couplers_to_m15_couplers_BRESP = M_AXI_bresp[1:0];
  assign m15_couplers_to_m15_couplers_BVALID = M_AXI_bvalid;
  assign m15_couplers_to_m15_couplers_RDATA = M_AXI_rdata[31:0];
  assign m15_couplers_to_m15_couplers_RREADY = S_AXI_rready;
  assign m15_couplers_to_m15_couplers_RRESP = M_AXI_rresp[1:0];
  assign m15_couplers_to_m15_couplers_RVALID = M_AXI_rvalid;
  assign m15_couplers_to_m15_couplers_WDATA = S_AXI_wdata[31:0];
  assign m15_couplers_to_m15_couplers_WREADY = M_AXI_wready;
  assign m15_couplers_to_m15_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m15_couplers_to_m15_couplers_WVALID = S_AXI_wvalid;
endmodule

module s00_couplers_imp_WZLZH6
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wid,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [11:0]S_AXI_arid;
  input [3:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [11:0]S_AXI_awid;
  input [3:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [11:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [11:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [11:0]S_AXI_wid;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [31:0]auto_pc_to_s00_couplers_ARADDR;
  wire [2:0]auto_pc_to_s00_couplers_ARPROT;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [31:0]auto_pc_to_s00_couplers_AWADDR;
  wire [2:0]auto_pc_to_s00_couplers_AWPROT;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_auto_pc_ARADDR;
  wire [1:0]s00_couplers_to_auto_pc_ARBURST;
  wire [3:0]s00_couplers_to_auto_pc_ARCACHE;
  wire [11:0]s00_couplers_to_auto_pc_ARID;
  wire [3:0]s00_couplers_to_auto_pc_ARLEN;
  wire [1:0]s00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]s00_couplers_to_auto_pc_ARPROT;
  wire [3:0]s00_couplers_to_auto_pc_ARQOS;
  wire s00_couplers_to_auto_pc_ARREADY;
  wire [2:0]s00_couplers_to_auto_pc_ARSIZE;
  wire s00_couplers_to_auto_pc_ARVALID;
  wire [31:0]s00_couplers_to_auto_pc_AWADDR;
  wire [1:0]s00_couplers_to_auto_pc_AWBURST;
  wire [3:0]s00_couplers_to_auto_pc_AWCACHE;
  wire [11:0]s00_couplers_to_auto_pc_AWID;
  wire [3:0]s00_couplers_to_auto_pc_AWLEN;
  wire [1:0]s00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]s00_couplers_to_auto_pc_AWPROT;
  wire [3:0]s00_couplers_to_auto_pc_AWQOS;
  wire s00_couplers_to_auto_pc_AWREADY;
  wire [2:0]s00_couplers_to_auto_pc_AWSIZE;
  wire s00_couplers_to_auto_pc_AWVALID;
  wire [11:0]s00_couplers_to_auto_pc_BID;
  wire s00_couplers_to_auto_pc_BREADY;
  wire [1:0]s00_couplers_to_auto_pc_BRESP;
  wire s00_couplers_to_auto_pc_BVALID;
  wire [31:0]s00_couplers_to_auto_pc_RDATA;
  wire [11:0]s00_couplers_to_auto_pc_RID;
  wire s00_couplers_to_auto_pc_RLAST;
  wire s00_couplers_to_auto_pc_RREADY;
  wire [1:0]s00_couplers_to_auto_pc_RRESP;
  wire s00_couplers_to_auto_pc_RVALID;
  wire [31:0]s00_couplers_to_auto_pc_WDATA;
  wire [11:0]s00_couplers_to_auto_pc_WID;
  wire s00_couplers_to_auto_pc_WLAST;
  wire s00_couplers_to_auto_pc_WREADY;
  wire [3:0]s00_couplers_to_auto_pc_WSTRB;
  wire s00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[31:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[11:0] = s00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[11:0] = s00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = s00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[31:0];
  assign s00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_pc_ARID = S_AXI_arid[11:0];
  assign s00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[3:0];
  assign s00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[1:0];
  assign s00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[31:0];
  assign s00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_pc_AWID = S_AXI_awid[11:0];
  assign s00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[3:0];
  assign s00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[1:0];
  assign s00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_auto_pc_WID = S_AXI_wid[11:0];
  assign s00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  system_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_s00_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_s00_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(s00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(s00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(s00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(s00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(s00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(s00_couplers_to_auto_pc_ARREADY),
        .s_axi_arsize(s00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(s00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(s00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(s00_couplers_to_auto_pc_AWREADY),
        .s_axi_awsize(s00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(s00_couplers_to_auto_pc_BID),
        .s_axi_bready(s00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(s00_couplers_to_auto_pc_RID),
        .s_axi_rlast(s00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(s00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_pc_WDATA),
        .s_axi_wid(s00_couplers_to_auto_pc_WID),
        .s_axi_wlast(s00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
endmodule

(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=81,numReposBlks=57,numNonXlnxBlks=23,numHierBlks=24,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,da_clkrst_cnt=4,synth_mode=OOC_per_IP}" *) (* HW_HANDOFF = "system.hwdef" *) 
module system
   (ddr3_addr,
    ddr3_ba,
    ddr3_cas_n,
    ddr3_ck_n,
    ddr3_ck_p,
    ddr3_cke,
    ddr3_cs_n,
    ddr3_dm,
    ddr3_dq,
    ddr3_dqs_n,
    ddr3_dqs_p,
    ddr3_odt,
    ddr3_ras_n,
    ddr3_reset_n,
    ddr3_we_n,
    ddr_addr,
    ddr_ba,
    ddr_cas_n,
    ddr_ck_n,
    ddr_ck_p,
    ddr_cke,
    ddr_cs_n,
    ddr_dm,
    ddr_dq,
    ddr_dqs_n,
    ddr_dqs_p,
    ddr_odt,
    ddr_ras_n,
    ddr_reset_n,
    ddr_we_n,
    fixed_io_ddr_vrn,
    fixed_io_ddr_vrp,
    fixed_io_mio,
    fixed_io_ps_clk,
    fixed_io_ps_porb,
    fixed_io_ps_srstb,
    gpio_i,
    gpio_o,
    gpio_t,
    hdmi_data,
    hdmi_data_e,
    hdmi_hsync,
    hdmi_out_clk,
    hdmi_vsync,
    iic_main_scl_i,
    iic_main_scl_o,
    iic_main_scl_t,
    iic_main_sda_i,
    iic_main_sda_o,
    iic_main_sda_t,
    rx_data_0_n,
    rx_data_0_p,
    rx_data_1_n,
    rx_data_1_p,
    rx_data_2_n,
    rx_data_2_p,
    rx_data_3_n,
    rx_data_3_p,
    rx_ref_clk_0,
    rx_sync_0,
    rx_sysref_0,
    spdif,
    spi0_clk_i,
    spi0_clk_o,
    spi0_csn_0_o,
    spi0_csn_1_o,
    spi0_csn_2_o,
    spi0_csn_i,
    spi0_sdi_i,
    spi0_sdo_i,
    spi0_sdo_o,
    spi1_clk_i,
    spi1_clk_o,
    spi1_csn_0_o,
    spi1_csn_1_o,
    spi1_csn_2_o,
    spi1_csn_i,
    spi1_sdi_i,
    spi1_sdo_i,
    spi1_sdo_o,
    sys_clk_clk_n,
    sys_clk_clk_p,
    sys_rst,
    tx_data_0_n,
    tx_data_0_p,
    tx_data_1_n,
    tx_data_1_p,
    tx_data_2_n,
    tx_data_2_p,
    tx_data_3_n,
    tx_data_3_p,
    tx_ref_clk_0,
    tx_sync_0,
    tx_sysref_0);
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ddr3, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) output [13:0]ddr3_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 BA" *) output [2:0]ddr3_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 CAS_N" *) output ddr3_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 CK_N" *) output [0:0]ddr3_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 CK_P" *) output [0:0]ddr3_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 CKE" *) output [0:0]ddr3_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 CS_N" *) output [0:0]ddr3_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 DM" *) output [7:0]ddr3_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 DQ" *) inout [63:0]ddr3_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 DQS_N" *) inout [7:0]ddr3_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 DQS_P" *) inout [7:0]ddr3_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 ODT" *) output [0:0]ddr3_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 RAS_N" *) output ddr3_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 RESET_N" *) output ddr3_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr3 WE_N" *) output ddr3_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ddr, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]ddr_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr BA" *) inout [2:0]ddr_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr CAS_N" *) inout ddr_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr CK_N" *) inout ddr_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr CK_P" *) inout ddr_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr CKE" *) inout ddr_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr CS_N" *) inout ddr_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr DM" *) inout [3:0]ddr_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr DQ" *) inout [31:0]ddr_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr DQS_N" *) inout [3:0]ddr_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr DQS_P" *) inout [3:0]ddr_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr ODT" *) inout ddr_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr RAS_N" *) inout ddr_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr RESET_N" *) inout ddr_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 ddr WE_N" *) inout ddr_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 fixed_io DDR_VRN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME fixed_io, CAN_DEBUG false" *) inout fixed_io_ddr_vrn;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 fixed_io DDR_VRP" *) inout fixed_io_ddr_vrp;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 fixed_io MIO" *) inout [53:0]fixed_io_mio;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 fixed_io PS_CLK" *) inout fixed_io_ps_clk;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 fixed_io PS_PORB" *) inout fixed_io_ps_porb;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 fixed_io PS_SRSTB" *) inout fixed_io_ps_srstb;
  input [63:0]gpio_i;
  output [63:0]gpio_o;
  output [63:0]gpio_t;
  output [23:0]hdmi_data;
  output hdmi_data_e;
  output hdmi_hsync;
  output hdmi_out_clk;
  output hdmi_vsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_main SCL_I" *) input iic_main_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_main SCL_O" *) output iic_main_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_main SCL_T" *) output iic_main_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_main SDA_I" *) input iic_main_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_main SDA_O" *) output iic_main_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_main SDA_T" *) output iic_main_sda_t;
  input rx_data_0_n;
  input rx_data_0_p;
  input rx_data_1_n;
  input rx_data_1_p;
  input rx_data_2_n;
  input rx_data_2_p;
  input rx_data_3_n;
  input rx_data_3_p;
  input rx_ref_clk_0;
  output [0:0]rx_sync_0;
  input rx_sysref_0;
  output spdif;
  input spi0_clk_i;
  output spi0_clk_o;
  output spi0_csn_0_o;
  output spi0_csn_1_o;
  output spi0_csn_2_o;
  input spi0_csn_i;
  input spi0_sdi_i;
  input spi0_sdo_i;
  output spi0_sdo_o;
  input spi1_clk_i;
  output spi1_clk_o;
  output spi1_csn_0_o;
  output spi1_csn_1_o;
  output spi1_csn_2_o;
  input spi1_csn_i;
  input spi1_sdi_i;
  input spi1_sdo_i;
  output spi1_sdo_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 sys_clk CLK_N" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sys_clk, CAN_DEBUG false, FREQ_HZ 100000000" *) input sys_clk_clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 sys_clk CLK_P" *) input sys_clk_clk_p;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.SYS_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.SYS_RST, INSERT_VIP 0, POLARITY ACTIVE_HIGH" *) input sys_rst;
  output tx_data_0_n;
  output tx_data_0_p;
  output tx_data_1_n;
  output tx_data_1_p;
  output tx_data_2_n;
  output tx_data_2_p;
  output tx_data_3_n;
  output tx_data_3_p;
  input tx_ref_clk_0;
  input [0:0]tx_sync_0;
  input tx_sysref_0;

  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None continuous_cgs" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn1_continuous_cgs;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None continuous_ilas" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn1_continuous_ilas;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None device_beats_per_multiframe" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [7:0]Conn1_device_beats_per_multiframe;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None device_lmfc_offset" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [7:0]Conn1_device_lmfc_offset;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None device_octets_per_frame" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [7:0]Conn1_device_octets_per_frame;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None device_octets_per_multiframe" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [9:0]Conn1_device_octets_per_multiframe;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None device_sysref_disable" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn1_device_sysref_disable;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None device_sysref_oneshot" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn1_device_sysref_oneshot;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None disable_char_replacement" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn1_disable_char_replacement;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None disable_scrambler" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn1_disable_scrambler;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None lanes_disable" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [3:0]Conn1_lanes_disable;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None links_disable" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [0:0]Conn1_links_disable;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None mframes_per_ilas" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [7:0]Conn1_mframes_per_ilas;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None octets_per_frame" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [7:0]Conn1_octets_per_frame;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None octets_per_multiframe" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [9:0]Conn1_octets_per_multiframe;
  (* CONN_BUS_INFO = "Conn1 analog.com:interface:jesd204_tx_cfg:1.0 None skip_ilas" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn1_skip_ilas;
  (* CONN_BUS_INFO = "Conn2 analog.com:interface:jesd204_tx_ctrl:1.0 None manual_sync_request" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn2_manual_sync_request;
  (* CONN_BUS_INFO = "Conn3 analog.com:interface:jesd204_tx_event:1.0 None sysref_alignment_error" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn3_sysref_alignment_error;
  (* CONN_BUS_INFO = "Conn3 analog.com:interface:jesd204_tx_event:1.0 None sysref_edge" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn3_sysref_edge;
  (* CONN_BUS_INFO = "Conn4 analog.com:interface:jesd204_tx_status:1.0 None state" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [1:0]Conn4_state;
  (* CONN_BUS_INFO = "Conn4 analog.com:interface:jesd204_tx_status:1.0 None sync" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [0:0]Conn4_sync;
  (* CONN_BUS_INFO = "Conn4 analog.com:interface:jesd204_tx_status:1.0 None synth_params0" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [31:0]Conn4_synth_params0;
  (* CONN_BUS_INFO = "Conn4 analog.com:interface:jesd204_tx_status:1.0 None synth_params1" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [31:0]Conn4_synth_params1;
  (* CONN_BUS_INFO = "Conn4 analog.com:interface:jesd204_tx_status:1.0 None synth_params2" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [31:0]Conn4_synth_params2;
  (* CONN_BUS_INFO = "Conn analog.com:interface:jesd204_tx_ilas_config:1.0 None addr" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [1:0]Conn_addr;
  (* CONN_BUS_INFO = "Conn analog.com:interface:jesd204_tx_ilas_config:1.0 None data" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire [127:0]Conn_data;
  (* CONN_BUS_INFO = "Conn analog.com:interface:jesd204_tx_ilas_config:1.0 None rd" *) (* DEBUG = "true" *) (* DONT_TOUCH *) wire Conn_rd;
  wire [11:0]GND_12_dout;
  wire [0:0]GND_1_dout;
  wire [31:0]S00_AXI_1_ARADDR;
  wire [1:0]S00_AXI_1_ARBURST;
  wire [3:0]S00_AXI_1_ARCACHE;
  wire [11:0]S00_AXI_1_ARID;
  wire [3:0]S00_AXI_1_ARLEN;
  wire [1:0]S00_AXI_1_ARLOCK;
  wire [2:0]S00_AXI_1_ARPROT;
  wire [3:0]S00_AXI_1_ARQOS;
  wire S00_AXI_1_ARREADY;
  wire [2:0]S00_AXI_1_ARSIZE;
  wire S00_AXI_1_ARVALID;
  wire [31:0]S00_AXI_1_AWADDR;
  wire [1:0]S00_AXI_1_AWBURST;
  wire [3:0]S00_AXI_1_AWCACHE;
  wire [11:0]S00_AXI_1_AWID;
  wire [3:0]S00_AXI_1_AWLEN;
  wire [1:0]S00_AXI_1_AWLOCK;
  wire [2:0]S00_AXI_1_AWPROT;
  wire [3:0]S00_AXI_1_AWQOS;
  wire S00_AXI_1_AWREADY;
  wire [2:0]S00_AXI_1_AWSIZE;
  wire S00_AXI_1_AWVALID;
  wire [11:0]S00_AXI_1_BID;
  wire S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [31:0]S00_AXI_1_RDATA;
  wire [11:0]S00_AXI_1_RID;
  wire S00_AXI_1_RLAST;
  wire S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [31:0]S00_AXI_1_WDATA;
  wire [11:0]S00_AXI_1_WID;
  wire S00_AXI_1_WLAST;
  wire S00_AXI_1_WREADY;
  wire [3:0]S00_AXI_1_WSTRB;
  wire S00_AXI_1_WVALID;
  wire adc_dovf_1;
  wire axi_ad9144_dma_irq;
  wire [29:0]axi_ad9144_dma_m_src_axi_ARADDR;
  wire [1:0]axi_ad9144_dma_m_src_axi_ARBURST;
  wire [3:0]axi_ad9144_dma_m_src_axi_ARCACHE;
  wire [3:0]axi_ad9144_dma_m_src_axi_ARLEN;
  wire [2:0]axi_ad9144_dma_m_src_axi_ARPROT;
  wire axi_ad9144_dma_m_src_axi_ARREADY;
  wire [2:0]axi_ad9144_dma_m_src_axi_ARSIZE;
  wire axi_ad9144_dma_m_src_axi_ARVALID;
  wire [127:0]axi_ad9144_dma_m_src_axi_RDATA;
  wire axi_ad9144_dma_m_src_axi_RLAST;
  wire axi_ad9144_dma_m_src_axi_RREADY;
  wire [1:0]axi_ad9144_dma_m_src_axi_RRESP;
  wire axi_ad9144_dma_m_src_axi_RVALID;
  wire axi_ad9144_jesd_irq;
  wire [0:0]axi_ad9144_jesd_rstgen_peripheral_aresetn;
  wire [0:0]axi_ad9144_jesd_rstgen_peripheral_reset;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy0 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txcharisk" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_jesd_tx_phy0_txcharisk;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy0 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_ad9144_jesd_tx_phy0_txdata;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy0 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txheader" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_jesd_tx_phy0_txheader;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy1 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txcharisk" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_jesd_tx_phy1_txcharisk;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy1 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_ad9144_jesd_tx_phy1_txdata;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy1 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txheader" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_jesd_tx_phy1_txheader;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy2 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txcharisk" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_jesd_tx_phy2_txcharisk;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy2 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_ad9144_jesd_tx_phy2_txdata;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy2 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txheader" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_jesd_tx_phy2_txheader;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy3 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txcharisk" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_jesd_tx_phy3_txcharisk;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy3 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_ad9144_jesd_tx_phy3_txdata;
  (* CONN_BUS_INFO = "axi_ad9144_jesd_tx_phy3 xilinx.com:display_jesd204:jesd204_tx_bus:1.0 None txheader" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_jesd_tx_phy3_txheader;
  wire [127:0]axi_ad9144_offload_m_axis_TDATA;
  wire axi_ad9144_offload_m_axis_TREADY;
  wire axi_ad9144_offload_m_axis_TVALID;
  wire [0:0]axi_ad9144_tpl_dac_enable_0;
  wire [0:0]axi_ad9144_tpl_dac_enable_1;
  wire [0:0]axi_ad9144_tpl_dac_valid_0;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None addr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [11:0]axi_ad9144_xcvr_up_ch_0_addr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None bufstatus" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_0_bufstatus;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None bufstatus_rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_bufstatus_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None enb" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_enb;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None lpm_dfe_n" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_lpm_dfe_n;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None out_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_0_out_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None pll_locked" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_pll_locked;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None prbscntreset" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_prbscntreset;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None prbsforceerr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_prbsforceerr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None prbssel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_xcvr_up_ch_0_prbssel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None rate" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_0_rate;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None rdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_0_rdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None rst_done" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_rst_done;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None sys_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_0_sys_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None tx_diffctrl" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_0_tx_diffctrl;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None tx_postcursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_0_tx_postcursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None tx_precursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_0_tx_precursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None user_ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_user_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None wdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_0_wdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_0 analog.com:interface:if_xcvr_ch:1.0 None wr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_0_wr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None addr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [11:0]axi_ad9144_xcvr_up_ch_1_addr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None bufstatus" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_1_bufstatus;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None bufstatus_rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_bufstatus_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None enb" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_enb;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None lpm_dfe_n" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_lpm_dfe_n;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None out_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_1_out_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None pll_locked" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_pll_locked;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None prbscntreset" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_prbscntreset;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None prbsforceerr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_prbsforceerr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None prbssel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_xcvr_up_ch_1_prbssel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None rate" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_1_rate;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None rdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_1_rdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None rst_done" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_rst_done;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None sys_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_1_sys_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None tx_diffctrl" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_1_tx_diffctrl;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None tx_postcursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_1_tx_postcursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None tx_precursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_1_tx_precursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None user_ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_user_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None wdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_1_wdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_1 analog.com:interface:if_xcvr_ch:1.0 None wr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_1_wr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None addr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [11:0]axi_ad9144_xcvr_up_ch_2_addr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None bufstatus" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_2_bufstatus;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None bufstatus_rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_bufstatus_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None enb" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_enb;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None lpm_dfe_n" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_lpm_dfe_n;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None out_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_2_out_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None pll_locked" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_pll_locked;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None prbscntreset" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_prbscntreset;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None prbsforceerr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_prbsforceerr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None prbssel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_xcvr_up_ch_2_prbssel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None rate" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_2_rate;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None rdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_2_rdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None rst_done" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_rst_done;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None sys_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_2_sys_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None tx_diffctrl" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_2_tx_diffctrl;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None tx_postcursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_2_tx_postcursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None tx_precursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_2_tx_precursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None user_ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_user_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None wdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_2_wdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_2 analog.com:interface:if_xcvr_ch:1.0 None wr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_2_wr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None addr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [11:0]axi_ad9144_xcvr_up_ch_3_addr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None bufstatus" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_3_bufstatus;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None bufstatus_rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_bufstatus_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None enb" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_enb;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None lpm_dfe_n" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_lpm_dfe_n;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None out_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_3_out_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None pll_locked" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_pll_locked;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None prbscntreset" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_prbscntreset;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None prbsforceerr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_prbsforceerr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None prbssel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_ad9144_xcvr_up_ch_3_prbssel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None rate" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [2:0]axi_ad9144_xcvr_up_ch_3_rate;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None rdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_3_rdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None rst" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_rst;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None rst_done" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_rst_done;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None sys_clk_sel" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [1:0]axi_ad9144_xcvr_up_ch_3_sys_clk_sel;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None tx_diffctrl" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_3_tx_diffctrl;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None tx_postcursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_3_tx_postcursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None tx_precursor" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [4:0]axi_ad9144_xcvr_up_ch_3_tx_precursor;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None user_ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_user_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None wdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_ch_3_wdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_ch_3 analog.com:interface:if_xcvr_ch:1.0 None wr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_ch_3_wr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_cm_0 analog.com:interface:if_xcvr_cm:1.0 None addr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [11:0]axi_ad9144_xcvr_up_cm_0_addr;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_cm_0 analog.com:interface:if_xcvr_cm:1.0 None enb" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_cm_0_enb;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_cm_0 analog.com:interface:if_xcvr_cm:1.0 None rdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_cm_0_rdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_cm_0 analog.com:interface:if_xcvr_cm:1.0 None ready" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_cm_0_ready;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_cm_0 analog.com:interface:if_xcvr_cm:1.0 None wdata" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [15:0]axi_ad9144_xcvr_up_cm_0_wdata;
  (* CONN_BUS_INFO = "axi_ad9144_xcvr_up_cm_0 analog.com:interface:if_xcvr_cm:1.0 None wr" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_ad9144_xcvr_up_cm_0_wr;
  wire axi_ad9144_xcvr_up_pll_rst;
  wire [127:0]axi_ad9680_cpack_packed_fifo_wr_data;
  wire axi_ad9680_cpack_packed_fifo_wr_en;
  wire axi_ad9680_dma_irq;
  wire [29:0]axi_ad9680_dma_m_dest_axi_AWADDR;
  wire [1:0]axi_ad9680_dma_m_dest_axi_AWBURST;
  wire [3:0]axi_ad9680_dma_m_dest_axi_AWCACHE;
  wire [3:0]axi_ad9680_dma_m_dest_axi_AWLEN;
  wire [2:0]axi_ad9680_dma_m_dest_axi_AWPROT;
  wire axi_ad9680_dma_m_dest_axi_AWREADY;
  wire [2:0]axi_ad9680_dma_m_dest_axi_AWSIZE;
  wire axi_ad9680_dma_m_dest_axi_AWVALID;
  wire axi_ad9680_dma_m_dest_axi_BREADY;
  wire [1:0]axi_ad9680_dma_m_dest_axi_BRESP;
  wire axi_ad9680_dma_m_dest_axi_BVALID;
  wire [63:0]axi_ad9680_dma_m_dest_axi_WDATA;
  wire axi_ad9680_dma_m_dest_axi_WLAST;
  wire axi_ad9680_dma_m_dest_axi_WREADY;
  wire [7:0]axi_ad9680_dma_m_dest_axi_WSTRB;
  wire axi_ad9680_dma_m_dest_axi_WVALID;
  wire axi_ad9680_jesd_irq;
  wire axi_ad9680_jesd_phy_en_char_align;
  wire [0:0]axi_ad9680_jesd_rstgen_peripheral_aresetn;
  wire [0:0]axi_ad9680_jesd_rstgen_peripheral_reset;
  wire [127:0]axi_ad9680_jesd_rx_data_tdata;
  wire axi_ad9680_jesd_rx_data_tvalid;
  wire [3:0]axi_ad9680_jesd_rx_sof;
  wire [0:0]axi_ad9680_jesd_sync;
  wire [29:0]axi_ad9680_offload_MAXI_0_ARADDR;
  wire [1:0]axi_ad9680_offload_MAXI_0_ARBURST;
  wire [7:0]axi_ad9680_offload_MAXI_0_ARLEN;
  wire axi_ad9680_offload_MAXI_0_ARREADY;
  wire [2:0]axi_ad9680_offload_MAXI_0_ARSIZE;
  wire axi_ad9680_offload_MAXI_0_ARVALID;
  wire [29:0]axi_ad9680_offload_MAXI_0_AWADDR;
  wire [1:0]axi_ad9680_offload_MAXI_0_AWBURST;
  wire [7:0]axi_ad9680_offload_MAXI_0_AWLEN;
  wire axi_ad9680_offload_MAXI_0_AWREADY;
  wire [2:0]axi_ad9680_offload_MAXI_0_AWSIZE;
  wire axi_ad9680_offload_MAXI_0_AWVALID;
  wire axi_ad9680_offload_MAXI_0_BREADY;
  wire [1:0]axi_ad9680_offload_MAXI_0_BRESP;
  wire axi_ad9680_offload_MAXI_0_BVALID;
  wire [511:0]axi_ad9680_offload_MAXI_0_RDATA;
  wire axi_ad9680_offload_MAXI_0_RLAST;
  wire axi_ad9680_offload_MAXI_0_RREADY;
  wire [1:0]axi_ad9680_offload_MAXI_0_RRESP;
  wire axi_ad9680_offload_MAXI_0_RVALID;
  wire [511:0]axi_ad9680_offload_MAXI_0_WDATA;
  wire axi_ad9680_offload_MAXI_0_WLAST;
  wire axi_ad9680_offload_MAXI_0_WREADY;
  wire [63:0]axi_ad9680_offload_MAXI_0_WSTRB;
  wire axi_ad9680_offload_MAXI_0_WVALID;
  wire [127:0]axi_ad9680_offload_m_axis_TDATA;
  wire [15:0]axi_ad9680_offload_m_axis_TKEEP;
  wire axi_ad9680_offload_m_axis_TLAST;
  wire axi_ad9680_offload_m_axis_TREADY;
  wire axi_ad9680_offload_m_axis_TVALID;
  wire [63:0]axi_ad9680_tpl_adc_data_0;
  wire [63:0]axi_ad9680_tpl_adc_data_1;
  wire [0:0]axi_ad9680_tpl_adc_enable_0;
  wire [0:0]axi_ad9680_tpl_adc_enable_1;
  wire [0:0]axi_ad9680_tpl_adc_valid_0;
  wire [31:0]axi_ad9680_xcvr_m_axi_ARADDR;
  wire [2:0]axi_ad9680_xcvr_m_axi_ARPROT;
  wire axi_ad9680_xcvr_m_axi_ARREADY;
  wire axi_ad9680_xcvr_m_axi_ARVALID;
  wire [31:0]axi_ad9680_xcvr_m_axi_AWADDR;
  wire [2:0]axi_ad9680_xcvr_m_axi_AWPROT;
  wire axi_ad9680_xcvr_m_axi_AWREADY;
  wire axi_ad9680_xcvr_m_axi_AWVALID;
  wire axi_ad9680_xcvr_m_axi_BREADY;
  wire [1:0]axi_ad9680_xcvr_m_axi_BRESP;
  wire axi_ad9680_xcvr_m_axi_BVALID;
  wire [31:0]axi_ad9680_xcvr_m_axi_RDATA;
  wire axi_ad9680_xcvr_m_axi_RREADY;
  wire [1:0]axi_ad9680_xcvr_m_axi_RRESP;
  wire axi_ad9680_xcvr_m_axi_RVALID;
  wire [31:0]axi_ad9680_xcvr_m_axi_WDATA;
  wire axi_ad9680_xcvr_m_axi_WREADY;
  wire [3:0]axi_ad9680_xcvr_m_axi_WSTRB;
  wire axi_ad9680_xcvr_m_axi_WVALID;
  wire [11:0]axi_ad9680_xcvr_up_ch_0_addr;
  wire [1:0]axi_ad9680_xcvr_up_ch_0_bufstatus;
  wire axi_ad9680_xcvr_up_ch_0_bufstatus_rst;
  wire axi_ad9680_xcvr_up_ch_0_enb;
  wire axi_ad9680_xcvr_up_ch_0_lpm_dfe_n;
  wire [2:0]axi_ad9680_xcvr_up_ch_0_out_clk_sel;
  wire axi_ad9680_xcvr_up_ch_0_pll_locked;
  wire axi_ad9680_xcvr_up_ch_0_prbscntreset;
  wire axi_ad9680_xcvr_up_ch_0_prbserr;
  wire axi_ad9680_xcvr_up_ch_0_prbslocked;
  wire [3:0]axi_ad9680_xcvr_up_ch_0_prbssel;
  wire [2:0]axi_ad9680_xcvr_up_ch_0_rate;
  wire [15:0]axi_ad9680_xcvr_up_ch_0_rdata;
  wire axi_ad9680_xcvr_up_ch_0_ready;
  wire axi_ad9680_xcvr_up_ch_0_rst;
  wire axi_ad9680_xcvr_up_ch_0_rst_done;
  wire [1:0]axi_ad9680_xcvr_up_ch_0_sys_clk_sel;
  wire axi_ad9680_xcvr_up_ch_0_user_ready;
  wire [15:0]axi_ad9680_xcvr_up_ch_0_wdata;
  wire axi_ad9680_xcvr_up_ch_0_wr;
  wire [11:0]axi_ad9680_xcvr_up_ch_1_addr;
  wire [1:0]axi_ad9680_xcvr_up_ch_1_bufstatus;
  wire axi_ad9680_xcvr_up_ch_1_bufstatus_rst;
  wire axi_ad9680_xcvr_up_ch_1_enb;
  wire axi_ad9680_xcvr_up_ch_1_lpm_dfe_n;
  wire [2:0]axi_ad9680_xcvr_up_ch_1_out_clk_sel;
  wire axi_ad9680_xcvr_up_ch_1_pll_locked;
  wire axi_ad9680_xcvr_up_ch_1_prbscntreset;
  wire axi_ad9680_xcvr_up_ch_1_prbserr;
  wire axi_ad9680_xcvr_up_ch_1_prbslocked;
  wire [3:0]axi_ad9680_xcvr_up_ch_1_prbssel;
  wire [2:0]axi_ad9680_xcvr_up_ch_1_rate;
  wire [15:0]axi_ad9680_xcvr_up_ch_1_rdata;
  wire axi_ad9680_xcvr_up_ch_1_ready;
  wire axi_ad9680_xcvr_up_ch_1_rst;
  wire axi_ad9680_xcvr_up_ch_1_rst_done;
  wire [1:0]axi_ad9680_xcvr_up_ch_1_sys_clk_sel;
  wire axi_ad9680_xcvr_up_ch_1_user_ready;
  wire [15:0]axi_ad9680_xcvr_up_ch_1_wdata;
  wire axi_ad9680_xcvr_up_ch_1_wr;
  wire [11:0]axi_ad9680_xcvr_up_ch_2_addr;
  wire [1:0]axi_ad9680_xcvr_up_ch_2_bufstatus;
  wire axi_ad9680_xcvr_up_ch_2_bufstatus_rst;
  wire axi_ad9680_xcvr_up_ch_2_enb;
  wire axi_ad9680_xcvr_up_ch_2_lpm_dfe_n;
  wire [2:0]axi_ad9680_xcvr_up_ch_2_out_clk_sel;
  wire axi_ad9680_xcvr_up_ch_2_pll_locked;
  wire axi_ad9680_xcvr_up_ch_2_prbscntreset;
  wire axi_ad9680_xcvr_up_ch_2_prbserr;
  wire axi_ad9680_xcvr_up_ch_2_prbslocked;
  wire [3:0]axi_ad9680_xcvr_up_ch_2_prbssel;
  wire [2:0]axi_ad9680_xcvr_up_ch_2_rate;
  wire [15:0]axi_ad9680_xcvr_up_ch_2_rdata;
  wire axi_ad9680_xcvr_up_ch_2_ready;
  wire axi_ad9680_xcvr_up_ch_2_rst;
  wire axi_ad9680_xcvr_up_ch_2_rst_done;
  wire [1:0]axi_ad9680_xcvr_up_ch_2_sys_clk_sel;
  wire axi_ad9680_xcvr_up_ch_2_user_ready;
  wire [15:0]axi_ad9680_xcvr_up_ch_2_wdata;
  wire axi_ad9680_xcvr_up_ch_2_wr;
  wire [11:0]axi_ad9680_xcvr_up_ch_3_addr;
  wire [1:0]axi_ad9680_xcvr_up_ch_3_bufstatus;
  wire axi_ad9680_xcvr_up_ch_3_bufstatus_rst;
  wire axi_ad9680_xcvr_up_ch_3_enb;
  wire axi_ad9680_xcvr_up_ch_3_lpm_dfe_n;
  wire [2:0]axi_ad9680_xcvr_up_ch_3_out_clk_sel;
  wire axi_ad9680_xcvr_up_ch_3_pll_locked;
  wire axi_ad9680_xcvr_up_ch_3_prbscntreset;
  wire axi_ad9680_xcvr_up_ch_3_prbserr;
  wire axi_ad9680_xcvr_up_ch_3_prbslocked;
  wire [3:0]axi_ad9680_xcvr_up_ch_3_prbssel;
  wire [2:0]axi_ad9680_xcvr_up_ch_3_rate;
  wire [15:0]axi_ad9680_xcvr_up_ch_3_rdata;
  wire axi_ad9680_xcvr_up_ch_3_ready;
  wire axi_ad9680_xcvr_up_ch_3_rst;
  wire axi_ad9680_xcvr_up_ch_3_rst_done;
  wire [1:0]axi_ad9680_xcvr_up_ch_3_sys_clk_sel;
  wire axi_ad9680_xcvr_up_ch_3_user_ready;
  wire [15:0]axi_ad9680_xcvr_up_ch_3_wdata;
  wire axi_ad9680_xcvr_up_ch_3_wr;
  wire [11:0]axi_ad9680_xcvr_up_es_0_addr;
  wire axi_ad9680_xcvr_up_es_0_enb;
  wire [15:0]axi_ad9680_xcvr_up_es_0_rdata;
  wire axi_ad9680_xcvr_up_es_0_ready;
  wire axi_ad9680_xcvr_up_es_0_reset;
  wire [15:0]axi_ad9680_xcvr_up_es_0_wdata;
  wire axi_ad9680_xcvr_up_es_0_wr;
  wire [11:0]axi_ad9680_xcvr_up_es_1_addr;
  wire axi_ad9680_xcvr_up_es_1_enb;
  wire [15:0]axi_ad9680_xcvr_up_es_1_rdata;
  wire axi_ad9680_xcvr_up_es_1_ready;
  wire axi_ad9680_xcvr_up_es_1_reset;
  wire [15:0]axi_ad9680_xcvr_up_es_1_wdata;
  wire axi_ad9680_xcvr_up_es_1_wr;
  wire [11:0]axi_ad9680_xcvr_up_es_2_addr;
  wire axi_ad9680_xcvr_up_es_2_enb;
  wire [15:0]axi_ad9680_xcvr_up_es_2_rdata;
  wire axi_ad9680_xcvr_up_es_2_ready;
  wire axi_ad9680_xcvr_up_es_2_reset;
  wire [15:0]axi_ad9680_xcvr_up_es_2_wdata;
  wire axi_ad9680_xcvr_up_es_2_wr;
  wire [11:0]axi_ad9680_xcvr_up_es_3_addr;
  wire axi_ad9680_xcvr_up_es_3_enb;
  wire [15:0]axi_ad9680_xcvr_up_es_3_rdata;
  wire axi_ad9680_xcvr_up_es_3_ready;
  wire axi_ad9680_xcvr_up_es_3_reset;
  wire [15:0]axi_ad9680_xcvr_up_es_3_wdata;
  wire axi_ad9680_xcvr_up_es_3_wr;
  wire axi_ad9680_xcvr_up_pll_rst;
  wire [31:0]axi_cpu_interconnect_M00_AXI_ARADDR;
  wire axi_cpu_interconnect_M00_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_AWADDR;
  wire axi_cpu_interconnect_M00_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M00_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_BRESP;
  wire axi_cpu_interconnect_M00_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M00_AXI_RRESP;
  wire axi_cpu_interconnect_M00_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M00_AXI_WDATA;
  wire axi_cpu_interconnect_M00_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M00_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M00_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M01_AXI_ARPROT;
  wire axi_cpu_interconnect_M01_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M01_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M01_AXI_AWPROT;
  wire axi_cpu_interconnect_M01_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M01_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M01_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_BRESP;
  wire axi_cpu_interconnect_M01_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M01_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M01_AXI_RRESP;
  wire axi_cpu_interconnect_M01_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M01_AXI_WDATA;
  wire axi_cpu_interconnect_M01_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M01_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M01_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M02_AXI_ARPROT;
  wire axi_cpu_interconnect_M02_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M02_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M02_AXI_AWPROT;
  wire axi_cpu_interconnect_M02_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M02_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M02_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_BRESP;
  wire axi_cpu_interconnect_M02_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M02_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M02_AXI_RRESP;
  wire axi_cpu_interconnect_M02_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M02_AXI_WDATA;
  wire axi_cpu_interconnect_M02_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M02_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M02_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_ARPROT;
  wire axi_cpu_interconnect_M03_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M03_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M03_AXI_AWPROT;
  wire axi_cpu_interconnect_M03_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M03_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M03_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_BRESP;
  wire axi_cpu_interconnect_M03_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M03_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M03_AXI_RRESP;
  wire axi_cpu_interconnect_M03_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M03_AXI_WDATA;
  wire axi_cpu_interconnect_M03_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M03_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M03_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M04_AXI_ARPROT;
  wire axi_cpu_interconnect_M04_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M04_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M04_AXI_AWPROT;
  wire axi_cpu_interconnect_M04_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M04_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M04_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_BRESP;
  wire axi_cpu_interconnect_M04_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M04_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M04_AXI_RRESP;
  wire axi_cpu_interconnect_M04_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M04_AXI_WDATA;
  wire axi_cpu_interconnect_M04_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M04_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M04_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M05_AXI_ARPROT;
  wire axi_cpu_interconnect_M05_AXI_ARREADY;
  wire [0:0]axi_cpu_interconnect_M05_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M05_AXI_AWPROT;
  wire axi_cpu_interconnect_M05_AXI_AWREADY;
  wire [0:0]axi_cpu_interconnect_M05_AXI_AWVALID;
  wire [0:0]axi_cpu_interconnect_M05_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_BRESP;
  wire axi_cpu_interconnect_M05_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_RDATA;
  wire [0:0]axi_cpu_interconnect_M05_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M05_AXI_RRESP;
  wire axi_cpu_interconnect_M05_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M05_AXI_WDATA;
  wire axi_cpu_interconnect_M05_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M05_AXI_WSTRB;
  wire [0:0]axi_cpu_interconnect_M05_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M06_AXI_ARPROT;
  wire axi_cpu_interconnect_M06_AXI_ARREADY;
  wire axi_cpu_interconnect_M06_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M06_AXI_AWPROT;
  wire axi_cpu_interconnect_M06_AXI_AWREADY;
  wire axi_cpu_interconnect_M06_AXI_AWVALID;
  wire axi_cpu_interconnect_M06_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_BRESP;
  wire axi_cpu_interconnect_M06_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_RDATA;
  wire axi_cpu_interconnect_M06_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M06_AXI_RRESP;
  wire axi_cpu_interconnect_M06_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M06_AXI_WDATA;
  wire axi_cpu_interconnect_M06_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M06_AXI_WSTRB;
  wire axi_cpu_interconnect_M06_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M07_AXI_ARPROT;
  wire axi_cpu_interconnect_M07_AXI_ARREADY;
  wire axi_cpu_interconnect_M07_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M07_AXI_AWPROT;
  wire axi_cpu_interconnect_M07_AXI_AWREADY;
  wire axi_cpu_interconnect_M07_AXI_AWVALID;
  wire axi_cpu_interconnect_M07_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_BRESP;
  wire axi_cpu_interconnect_M07_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_RDATA;
  wire axi_cpu_interconnect_M07_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M07_AXI_RRESP;
  wire axi_cpu_interconnect_M07_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M07_AXI_WDATA;
  wire axi_cpu_interconnect_M07_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M07_AXI_WSTRB;
  wire axi_cpu_interconnect_M07_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M08_AXI_ARPROT;
  wire axi_cpu_interconnect_M08_AXI_ARREADY;
  wire axi_cpu_interconnect_M08_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M08_AXI_AWPROT;
  wire axi_cpu_interconnect_M08_AXI_AWREADY;
  wire axi_cpu_interconnect_M08_AXI_AWVALID;
  wire axi_cpu_interconnect_M08_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_BRESP;
  wire axi_cpu_interconnect_M08_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_RDATA;
  wire axi_cpu_interconnect_M08_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M08_AXI_RRESP;
  wire axi_cpu_interconnect_M08_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M08_AXI_WDATA;
  wire axi_cpu_interconnect_M08_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M08_AXI_WSTRB;
  wire axi_cpu_interconnect_M08_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M09_AXI_ARPROT;
  wire axi_cpu_interconnect_M09_AXI_ARREADY;
  wire axi_cpu_interconnect_M09_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M09_AXI_AWPROT;
  wire axi_cpu_interconnect_M09_AXI_AWREADY;
  wire axi_cpu_interconnect_M09_AXI_AWVALID;
  wire axi_cpu_interconnect_M09_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_BRESP;
  wire axi_cpu_interconnect_M09_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_RDATA;
  wire axi_cpu_interconnect_M09_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M09_AXI_RRESP;
  wire axi_cpu_interconnect_M09_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M09_AXI_WDATA;
  wire axi_cpu_interconnect_M09_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M09_AXI_WSTRB;
  wire axi_cpu_interconnect_M09_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M10_AXI_ARPROT;
  wire axi_cpu_interconnect_M10_AXI_ARREADY;
  wire axi_cpu_interconnect_M10_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M10_AXI_AWPROT;
  wire axi_cpu_interconnect_M10_AXI_AWREADY;
  wire axi_cpu_interconnect_M10_AXI_AWVALID;
  wire axi_cpu_interconnect_M10_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_BRESP;
  wire axi_cpu_interconnect_M10_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_RDATA;
  wire axi_cpu_interconnect_M10_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M10_AXI_RRESP;
  wire axi_cpu_interconnect_M10_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M10_AXI_WDATA;
  wire axi_cpu_interconnect_M10_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M10_AXI_WSTRB;
  wire axi_cpu_interconnect_M10_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M11_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M11_AXI_ARPROT;
  wire axi_cpu_interconnect_M11_AXI_ARREADY;
  wire axi_cpu_interconnect_M11_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M11_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M11_AXI_AWPROT;
  wire axi_cpu_interconnect_M11_AXI_AWREADY;
  wire axi_cpu_interconnect_M11_AXI_AWVALID;
  wire axi_cpu_interconnect_M11_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M11_AXI_BRESP;
  wire axi_cpu_interconnect_M11_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M11_AXI_RDATA;
  wire axi_cpu_interconnect_M11_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M11_AXI_RRESP;
  wire axi_cpu_interconnect_M11_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M11_AXI_WDATA;
  wire axi_cpu_interconnect_M11_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M11_AXI_WSTRB;
  wire axi_cpu_interconnect_M11_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M12_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M12_AXI_ARPROT;
  wire axi_cpu_interconnect_M12_AXI_ARREADY;
  wire axi_cpu_interconnect_M12_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M12_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M12_AXI_AWPROT;
  wire axi_cpu_interconnect_M12_AXI_AWREADY;
  wire axi_cpu_interconnect_M12_AXI_AWVALID;
  wire axi_cpu_interconnect_M12_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M12_AXI_BRESP;
  wire axi_cpu_interconnect_M12_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M12_AXI_RDATA;
  wire axi_cpu_interconnect_M12_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M12_AXI_RRESP;
  wire axi_cpu_interconnect_M12_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M12_AXI_WDATA;
  wire axi_cpu_interconnect_M12_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M12_AXI_WSTRB;
  wire axi_cpu_interconnect_M12_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M13_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M13_AXI_ARPROT;
  wire axi_cpu_interconnect_M13_AXI_ARREADY;
  wire axi_cpu_interconnect_M13_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M13_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M13_AXI_AWPROT;
  wire axi_cpu_interconnect_M13_AXI_AWREADY;
  wire axi_cpu_interconnect_M13_AXI_AWVALID;
  wire axi_cpu_interconnect_M13_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M13_AXI_BRESP;
  wire axi_cpu_interconnect_M13_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M13_AXI_RDATA;
  wire axi_cpu_interconnect_M13_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M13_AXI_RRESP;
  wire axi_cpu_interconnect_M13_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M13_AXI_WDATA;
  wire axi_cpu_interconnect_M13_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M13_AXI_WSTRB;
  wire axi_cpu_interconnect_M13_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M14_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M14_AXI_ARPROT;
  wire axi_cpu_interconnect_M14_AXI_ARREADY;
  wire axi_cpu_interconnect_M14_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M14_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M14_AXI_AWPROT;
  wire axi_cpu_interconnect_M14_AXI_AWREADY;
  wire axi_cpu_interconnect_M14_AXI_AWVALID;
  wire axi_cpu_interconnect_M14_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M14_AXI_BRESP;
  wire axi_cpu_interconnect_M14_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M14_AXI_RDATA;
  wire axi_cpu_interconnect_M14_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M14_AXI_RRESP;
  wire axi_cpu_interconnect_M14_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M14_AXI_WDATA;
  wire axi_cpu_interconnect_M14_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M14_AXI_WSTRB;
  wire axi_cpu_interconnect_M14_AXI_WVALID;
  wire [31:0]axi_cpu_interconnect_M15_AXI_ARADDR;
  wire [2:0]axi_cpu_interconnect_M15_AXI_ARPROT;
  wire axi_cpu_interconnect_M15_AXI_ARREADY;
  wire axi_cpu_interconnect_M15_AXI_ARVALID;
  wire [31:0]axi_cpu_interconnect_M15_AXI_AWADDR;
  wire [2:0]axi_cpu_interconnect_M15_AXI_AWPROT;
  wire axi_cpu_interconnect_M15_AXI_AWREADY;
  wire axi_cpu_interconnect_M15_AXI_AWVALID;
  wire axi_cpu_interconnect_M15_AXI_BREADY;
  wire [1:0]axi_cpu_interconnect_M15_AXI_BRESP;
  wire axi_cpu_interconnect_M15_AXI_BVALID;
  wire [31:0]axi_cpu_interconnect_M15_AXI_RDATA;
  wire axi_cpu_interconnect_M15_AXI_RREADY;
  wire [1:0]axi_cpu_interconnect_M15_AXI_RRESP;
  wire axi_cpu_interconnect_M15_AXI_RVALID;
  wire [31:0]axi_cpu_interconnect_M15_AXI_WDATA;
  wire axi_cpu_interconnect_M15_AXI_WREADY;
  wire [3:0]axi_cpu_interconnect_M15_AXI_WSTRB;
  wire axi_cpu_interconnect_M15_AXI_WVALID;
  wire [13:0]axi_ddr_cntrl_DDR3_ADDR;
  wire [2:0]axi_ddr_cntrl_DDR3_BA;
  wire axi_ddr_cntrl_DDR3_CAS_N;
  wire [0:0]axi_ddr_cntrl_DDR3_CKE;
  wire [0:0]axi_ddr_cntrl_DDR3_CK_N;
  wire [0:0]axi_ddr_cntrl_DDR3_CK_P;
  wire [0:0]axi_ddr_cntrl_DDR3_CS_N;
  wire [7:0]axi_ddr_cntrl_DDR3_DM;
  wire [63:0]axi_ddr_cntrl_DDR3_DQ;
  wire [7:0]axi_ddr_cntrl_DDR3_DQS_N;
  wire [7:0]axi_ddr_cntrl_DDR3_DQS_P;
  wire [0:0]axi_ddr_cntrl_DDR3_ODT;
  wire axi_ddr_cntrl_DDR3_RAS_N;
  wire axi_ddr_cntrl_DDR3_RESET_N;
  wire axi_ddr_cntrl_DDR3_WE_N;
  wire axi_ddr_cntrl_init_calib_complete;
  wire axi_ddr_cntrl_ui_clk;
  wire axi_hdmi_clkgen_clk_0;
  wire [23:0]axi_hdmi_core_hdmi_24_data;
  wire axi_hdmi_core_hdmi_24_data_e;
  wire axi_hdmi_core_hdmi_24_hsync;
  wire axi_hdmi_core_hdmi_24_vsync;
  wire axi_hdmi_core_hdmi_out_clk;
  wire axi_hdmi_dma_irq;
  wire [63:0]axi_hdmi_dma_m_axis_TDATA;
  wire axi_hdmi_dma_m_axis_TLAST;
  wire axi_hdmi_dma_m_axis_TREADY;
  wire axi_hdmi_dma_m_axis_TVALID;
  wire [29:0]axi_hdmi_dma_m_src_axi_ARADDR;
  wire [1:0]axi_hdmi_dma_m_src_axi_ARBURST;
  wire [3:0]axi_hdmi_dma_m_src_axi_ARCACHE;
  wire [3:0]axi_hdmi_dma_m_src_axi_ARLEN;
  wire [2:0]axi_hdmi_dma_m_src_axi_ARPROT;
  wire axi_hdmi_dma_m_src_axi_ARREADY;
  wire [2:0]axi_hdmi_dma_m_src_axi_ARSIZE;
  wire axi_hdmi_dma_m_src_axi_ARVALID;
  wire [63:0]axi_hdmi_dma_m_src_axi_RDATA;
  wire axi_hdmi_dma_m_src_axi_RLAST;
  wire axi_hdmi_dma_m_src_axi_RREADY;
  wire [1:0]axi_hdmi_dma_m_src_axi_RRESP;
  wire axi_hdmi_dma_m_src_axi_RVALID;
  wire [31:0]axi_hp0_interconnect_M00_AXI_ARADDR;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARBURST;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARCACHE;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARLEN;
  wire [1:0]axi_hp0_interconnect_M00_AXI_ARLOCK;
  wire [2:0]axi_hp0_interconnect_M00_AXI_ARPROT;
  wire [3:0]axi_hp0_interconnect_M00_AXI_ARQOS;
  wire axi_hp0_interconnect_M00_AXI_ARREADY;
  wire [2:0]axi_hp0_interconnect_M00_AXI_ARSIZE;
  wire axi_hp0_interconnect_M00_AXI_ARVALID;
  wire [63:0]axi_hp0_interconnect_M00_AXI_RDATA;
  wire axi_hp0_interconnect_M00_AXI_RLAST;
  wire axi_hp0_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_hp0_interconnect_M00_AXI_RRESP;
  wire axi_hp0_interconnect_M00_AXI_RVALID;
  wire [31:0]axi_hp1_interconnect_M00_AXI_ARADDR;
  wire [1:0]axi_hp1_interconnect_M00_AXI_ARBURST;
  wire [3:0]axi_hp1_interconnect_M00_AXI_ARCACHE;
  wire [3:0]axi_hp1_interconnect_M00_AXI_ARLEN;
  wire [1:0]axi_hp1_interconnect_M00_AXI_ARLOCK;
  wire [2:0]axi_hp1_interconnect_M00_AXI_ARPROT;
  wire [3:0]axi_hp1_interconnect_M00_AXI_ARQOS;
  wire axi_hp1_interconnect_M00_AXI_ARREADY;
  wire [2:0]axi_hp1_interconnect_M00_AXI_ARSIZE;
  wire axi_hp1_interconnect_M00_AXI_ARVALID;
  wire [63:0]axi_hp1_interconnect_M00_AXI_RDATA;
  wire axi_hp1_interconnect_M00_AXI_RLAST;
  wire axi_hp1_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_hp1_interconnect_M00_AXI_RRESP;
  wire axi_hp1_interconnect_M00_AXI_RVALID;
  wire [31:0]axi_hp2_interconnect_M00_AXI_AWADDR;
  wire [1:0]axi_hp2_interconnect_M00_AXI_AWBURST;
  wire [3:0]axi_hp2_interconnect_M00_AXI_AWCACHE;
  wire [3:0]axi_hp2_interconnect_M00_AXI_AWLEN;
  wire [1:0]axi_hp2_interconnect_M00_AXI_AWLOCK;
  wire [2:0]axi_hp2_interconnect_M00_AXI_AWPROT;
  wire [3:0]axi_hp2_interconnect_M00_AXI_AWQOS;
  wire axi_hp2_interconnect_M00_AXI_AWREADY;
  wire [2:0]axi_hp2_interconnect_M00_AXI_AWSIZE;
  wire axi_hp2_interconnect_M00_AXI_AWVALID;
  wire axi_hp2_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_hp2_interconnect_M00_AXI_BRESP;
  wire axi_hp2_interconnect_M00_AXI_BVALID;
  wire [63:0]axi_hp2_interconnect_M00_AXI_WDATA;
  wire axi_hp2_interconnect_M00_AXI_WLAST;
  wire axi_hp2_interconnect_M00_AXI_WREADY;
  wire [7:0]axi_hp2_interconnect_M00_AXI_WSTRB;
  wire axi_hp2_interconnect_M00_AXI_WVALID;
  wire [31:0]axi_hp3_interconnect_M00_AXI_ARADDR;
  wire [1:0]axi_hp3_interconnect_M00_AXI_ARBURST;
  wire [3:0]axi_hp3_interconnect_M00_AXI_ARCACHE;
  wire [3:0]axi_hp3_interconnect_M00_AXI_ARLEN;
  wire [1:0]axi_hp3_interconnect_M00_AXI_ARLOCK;
  wire [2:0]axi_hp3_interconnect_M00_AXI_ARPROT;
  wire [3:0]axi_hp3_interconnect_M00_AXI_ARQOS;
  wire axi_hp3_interconnect_M00_AXI_ARREADY;
  wire [2:0]axi_hp3_interconnect_M00_AXI_ARSIZE;
  wire axi_hp3_interconnect_M00_AXI_ARVALID;
  wire [31:0]axi_hp3_interconnect_M00_AXI_AWADDR;
  wire [1:0]axi_hp3_interconnect_M00_AXI_AWBURST;
  wire [3:0]axi_hp3_interconnect_M00_AXI_AWCACHE;
  wire [3:0]axi_hp3_interconnect_M00_AXI_AWLEN;
  wire [1:0]axi_hp3_interconnect_M00_AXI_AWLOCK;
  wire [2:0]axi_hp3_interconnect_M00_AXI_AWPROT;
  wire [3:0]axi_hp3_interconnect_M00_AXI_AWQOS;
  wire axi_hp3_interconnect_M00_AXI_AWREADY;
  wire [2:0]axi_hp3_interconnect_M00_AXI_AWSIZE;
  wire axi_hp3_interconnect_M00_AXI_AWVALID;
  wire axi_hp3_interconnect_M00_AXI_BREADY;
  wire [1:0]axi_hp3_interconnect_M00_AXI_BRESP;
  wire axi_hp3_interconnect_M00_AXI_BVALID;
  wire [63:0]axi_hp3_interconnect_M00_AXI_RDATA;
  wire axi_hp3_interconnect_M00_AXI_RLAST;
  wire axi_hp3_interconnect_M00_AXI_RREADY;
  wire [1:0]axi_hp3_interconnect_M00_AXI_RRESP;
  wire axi_hp3_interconnect_M00_AXI_RVALID;
  wire [63:0]axi_hp3_interconnect_M00_AXI_WDATA;
  wire axi_hp3_interconnect_M00_AXI_WLAST;
  wire axi_hp3_interconnect_M00_AXI_WREADY;
  wire [7:0]axi_hp3_interconnect_M00_AXI_WSTRB;
  wire axi_hp3_interconnect_M00_AXI_WVALID;
  wire axi_iic_main_IIC_SCL_I;
  wire axi_iic_main_IIC_SCL_O;
  wire axi_iic_main_IIC_SCL_T;
  wire axi_iic_main_IIC_SDA_I;
  wire axi_iic_main_IIC_SDA_O;
  wire axi_iic_main_IIC_SDA_T;
  wire axi_iic_main_iic2intc_irpt;
  wire [0:0]axi_rstgen_peripheral_aresetn;
  wire axi_spdif_tx_core_dma_req_TLAST;
  wire axi_spdif_tx_core_dma_req_TREADY;
  wire [1:0]axi_spdif_tx_core_dma_req_TUSER;
  wire axi_spdif_tx_core_dma_req_TVALID;
  wire axi_spdif_tx_core_spdif_tx_o;
  wire [8:0]axi_sysid_0_rom_addr;
  wire [63:0]dac_data_0_1;
  wire [63:0]dac_data_1_1;
  wire dac_dunf_1;
  wire [63:0]gpio_i_1;
  wire init_req_1;
  wire init_req_2;
  wire [31:0]rom_sys_0_rom_data;
  wire rx_data_0_n_1;
  wire rx_data_0_p_1;
  wire rx_data_1_n_1;
  wire rx_data_1_p_1;
  wire rx_data_2_n_1;
  wire rx_data_2_p_1;
  wire rx_data_3_n_1;
  wire rx_data_3_p_1;
  wire rx_ref_clk_0_1;
  wire [127:0]s_axis_1_TDATA;
  wire [15:0]s_axis_1_TKEEP;
  wire s_axis_1_TLAST;
  wire s_axis_1_TREADY;
  wire s_axis_1_TVALID;
  wire spi0_clk_i_1;
  wire spi0_csn_i_1;
  wire spi0_sdi_i_1;
  wire spi0_sdo_i_1;
  wire spi1_clk_i_1;
  wire spi1_csn_i_1;
  wire spi1_sdi_i_1;
  wire spi1_sdo_i_1;
  wire [0:0]sync_1;
  wire sys_200m_clk;
  wire [0:0]sys_200m_reset;
  wire [0:0]sys_200m_resetn;
  wire sys_audio_clkgen_clk_out1;
  wire sys_clk_1_CLK_N;
  wire sys_clk_1_CLK_P;
  wire [15:0]sys_concat_intc_dout;
  wire sys_cpu_clk;
  wire [0:0]sys_cpu_reset;
  wire [0:0]sys_cpu_resetn;
  wire [14:0]sys_ps7_DDR_ADDR;
  wire [2:0]sys_ps7_DDR_BA;
  wire sys_ps7_DDR_CAS_N;
  wire sys_ps7_DDR_CKE;
  wire sys_ps7_DDR_CK_N;
  wire sys_ps7_DDR_CK_P;
  wire sys_ps7_DDR_CS_N;
  wire [3:0]sys_ps7_DDR_DM;
  wire [31:0]sys_ps7_DDR_DQ;
  wire [3:0]sys_ps7_DDR_DQS_N;
  wire [3:0]sys_ps7_DDR_DQS_P;
  wire sys_ps7_DDR_ODT;
  wire sys_ps7_DDR_RAS_N;
  wire sys_ps7_DDR_RESET_N;
  wire sys_ps7_DDR_WE_N;
  wire sys_ps7_DMA0_ACK_TREADY;
  wire [1:0]sys_ps7_DMA0_ACK_TUSER;
  wire sys_ps7_DMA0_ACK_TVALID;
  wire sys_ps7_FCLK_RESET0_N;
  wire sys_ps7_FCLK_RESET1_N;
  wire sys_ps7_FIXED_IO_DDR_VRN;
  wire sys_ps7_FIXED_IO_DDR_VRP;
  wire [53:0]sys_ps7_FIXED_IO_MIO;
  wire sys_ps7_FIXED_IO_PS_CLK;
  wire sys_ps7_FIXED_IO_PS_PORB;
  wire sys_ps7_FIXED_IO_PS_SRSTB;
  wire [63:0]sys_ps7_GPIO_O;
  wire [63:0]sys_ps7_GPIO_T;
  wire sys_ps7_SPI0_MOSI_O;
  wire sys_ps7_SPI0_SCLK_O;
  wire sys_ps7_SPI0_SS1_O;
  wire sys_ps7_SPI0_SS2_O;
  wire sys_ps7_SPI0_SS_O;
  wire sys_ps7_SPI1_MOSI_O;
  wire sys_ps7_SPI1_SCLK_O;
  wire sys_ps7_SPI1_SS1_O;
  wire sys_ps7_SPI1_SS2_O;
  wire sys_ps7_SPI1_SS_O;
  wire sys_rst_1;
  wire sysref_1;
  wire sysref_2;
  wire [127:0]tx_data_1_TDATA;
  wire tx_data_1_TREADY;
  wire tx_data_1_TVALID;
  wire tx_ref_clk_0_1;
  wire util_daq2_xcvr_rx_0_rxblock_sync;
  wire [3:0]util_daq2_xcvr_rx_0_rxcharisk;
  wire [31:0]util_daq2_xcvr_rx_0_rxdata;
  wire [3:0]util_daq2_xcvr_rx_0_rxdisperr;
  wire [1:0]util_daq2_xcvr_rx_0_rxheader;
  wire [3:0]util_daq2_xcvr_rx_0_rxnotintable;
  wire util_daq2_xcvr_rx_1_rxblock_sync;
  wire [3:0]util_daq2_xcvr_rx_1_rxcharisk;
  wire [31:0]util_daq2_xcvr_rx_1_rxdata;
  wire [3:0]util_daq2_xcvr_rx_1_rxdisperr;
  wire [1:0]util_daq2_xcvr_rx_1_rxheader;
  wire [3:0]util_daq2_xcvr_rx_1_rxnotintable;
  wire util_daq2_xcvr_rx_2_rxblock_sync;
  wire [3:0]util_daq2_xcvr_rx_2_rxcharisk;
  wire [31:0]util_daq2_xcvr_rx_2_rxdata;
  wire [3:0]util_daq2_xcvr_rx_2_rxdisperr;
  wire [1:0]util_daq2_xcvr_rx_2_rxheader;
  wire [3:0]util_daq2_xcvr_rx_2_rxnotintable;
  wire util_daq2_xcvr_rx_3_rxblock_sync;
  wire [3:0]util_daq2_xcvr_rx_3_rxcharisk;
  wire [31:0]util_daq2_xcvr_rx_3_rxdata;
  wire [3:0]util_daq2_xcvr_rx_3_rxdisperr;
  wire [1:0]util_daq2_xcvr_rx_3_rxheader;
  wire [3:0]util_daq2_xcvr_rx_3_rxnotintable;
  wire util_daq2_xcvr_rx_out_clk_0;
  wire util_daq2_xcvr_tx_0_n;
  wire util_daq2_xcvr_tx_0_p;
  wire util_daq2_xcvr_tx_1_n;
  wire util_daq2_xcvr_tx_1_p;
  wire util_daq2_xcvr_tx_2_n;
  wire util_daq2_xcvr_tx_2_p;
  wire util_daq2_xcvr_tx_3_n;
  wire util_daq2_xcvr_tx_3_p;
  wire util_daq2_xcvr_tx_out_clk_0;

  assign axi_iic_main_IIC_SCL_I = iic_main_scl_i;
  assign axi_iic_main_IIC_SDA_I = iic_main_sda_i;
  assign ddr3_addr[13:0] = axi_ddr_cntrl_DDR3_ADDR;
  assign ddr3_ba[2:0] = axi_ddr_cntrl_DDR3_BA;
  assign ddr3_cas_n = axi_ddr_cntrl_DDR3_CAS_N;
  assign ddr3_ck_n[0] = axi_ddr_cntrl_DDR3_CK_N;
  assign ddr3_ck_p[0] = axi_ddr_cntrl_DDR3_CK_P;
  assign ddr3_cke[0] = axi_ddr_cntrl_DDR3_CKE;
  assign ddr3_cs_n[0] = axi_ddr_cntrl_DDR3_CS_N;
  assign ddr3_dm[7:0] = axi_ddr_cntrl_DDR3_DM;
  assign ddr3_odt[0] = axi_ddr_cntrl_DDR3_ODT;
  assign ddr3_ras_n = axi_ddr_cntrl_DDR3_RAS_N;
  assign ddr3_reset_n = axi_ddr_cntrl_DDR3_RESET_N;
  assign ddr3_we_n = axi_ddr_cntrl_DDR3_WE_N;
  assign gpio_i_1 = gpio_i[63:0];
  assign gpio_o[63:0] = sys_ps7_GPIO_O;
  assign gpio_t[63:0] = sys_ps7_GPIO_T;
  assign hdmi_data[23:0] = axi_hdmi_core_hdmi_24_data;
  assign hdmi_data_e = axi_hdmi_core_hdmi_24_data_e;
  assign hdmi_hsync = axi_hdmi_core_hdmi_24_hsync;
  assign hdmi_out_clk = axi_hdmi_core_hdmi_out_clk;
  assign hdmi_vsync = axi_hdmi_core_hdmi_24_vsync;
  assign iic_main_scl_o = axi_iic_main_IIC_SCL_O;
  assign iic_main_scl_t = axi_iic_main_IIC_SCL_T;
  assign iic_main_sda_o = axi_iic_main_IIC_SDA_O;
  assign iic_main_sda_t = axi_iic_main_IIC_SDA_T;
  assign rx_data_0_n_1 = rx_data_0_n;
  assign rx_data_0_p_1 = rx_data_0_p;
  assign rx_data_1_n_1 = rx_data_1_n;
  assign rx_data_1_p_1 = rx_data_1_p;
  assign rx_data_2_n_1 = rx_data_2_n;
  assign rx_data_2_p_1 = rx_data_2_p;
  assign rx_data_3_n_1 = rx_data_3_n;
  assign rx_data_3_p_1 = rx_data_3_p;
  assign rx_ref_clk_0_1 = rx_ref_clk_0;
  assign rx_sync_0[0] = axi_ad9680_jesd_sync;
  assign spdif = axi_spdif_tx_core_spdif_tx_o;
  assign spi0_clk_i_1 = spi0_clk_i;
  assign spi0_clk_o = sys_ps7_SPI0_SCLK_O;
  assign spi0_csn_0_o = sys_ps7_SPI0_SS_O;
  assign spi0_csn_1_o = sys_ps7_SPI0_SS1_O;
  assign spi0_csn_2_o = sys_ps7_SPI0_SS2_O;
  assign spi0_csn_i_1 = spi0_csn_i;
  assign spi0_sdi_i_1 = spi0_sdi_i;
  assign spi0_sdo_i_1 = spi0_sdo_i;
  assign spi0_sdo_o = sys_ps7_SPI0_MOSI_O;
  assign spi1_clk_i_1 = spi1_clk_i;
  assign spi1_clk_o = sys_ps7_SPI1_SCLK_O;
  assign spi1_csn_0_o = sys_ps7_SPI1_SS_O;
  assign spi1_csn_1_o = sys_ps7_SPI1_SS1_O;
  assign spi1_csn_2_o = sys_ps7_SPI1_SS2_O;
  assign spi1_csn_i_1 = spi1_csn_i;
  assign spi1_sdi_i_1 = spi1_sdi_i;
  assign spi1_sdo_i_1 = spi1_sdo_i;
  assign spi1_sdo_o = sys_ps7_SPI1_MOSI_O;
  assign sync_1 = tx_sync_0[0];
  assign sys_clk_1_CLK_N = sys_clk_clk_n;
  assign sys_clk_1_CLK_P = sys_clk_clk_p;
  assign sys_rst_1 = sys_rst;
  assign sysref_1 = tx_sysref_0;
  assign sysref_2 = rx_sysref_0;
  assign tx_data_0_n = util_daq2_xcvr_tx_0_n;
  assign tx_data_0_p = util_daq2_xcvr_tx_0_p;
  assign tx_data_1_n = util_daq2_xcvr_tx_1_n;
  assign tx_data_1_p = util_daq2_xcvr_tx_1_p;
  assign tx_data_2_n = util_daq2_xcvr_tx_2_n;
  assign tx_data_2_p = util_daq2_xcvr_tx_2_p;
  assign tx_data_3_n = util_daq2_xcvr_tx_3_n;
  assign tx_data_3_p = util_daq2_xcvr_tx_3_p;
  assign tx_ref_clk_0_1 = tx_ref_clk_0;
  system_GND_1_0 GND_1
       (.dout(GND_1_dout));
  system_GND_12_0 GND_12
       (.dout(GND_12_dout));
  system_axi_ad9144_dma_0 axi_ad9144_dma
       (.irq(axi_ad9144_dma_irq),
        .m_axis_aclk(sys_cpu_clk),
        .m_axis_data(s_axis_1_TDATA),
        .m_axis_keep(s_axis_1_TKEEP),
        .m_axis_last(s_axis_1_TLAST),
        .m_axis_ready(s_axis_1_TREADY),
        .m_axis_valid(s_axis_1_TVALID),
        .m_axis_xfer_req(init_req_1),
        .m_src_axi_aclk(sys_cpu_clk),
        .m_src_axi_araddr(axi_ad9144_dma_m_src_axi_ARADDR),
        .m_src_axi_arburst(axi_ad9144_dma_m_src_axi_ARBURST),
        .m_src_axi_arcache(axi_ad9144_dma_m_src_axi_ARCACHE),
        .m_src_axi_aresetn(sys_cpu_resetn),
        .m_src_axi_arlen(axi_ad9144_dma_m_src_axi_ARLEN),
        .m_src_axi_arprot(axi_ad9144_dma_m_src_axi_ARPROT),
        .m_src_axi_arready(axi_ad9144_dma_m_src_axi_ARREADY),
        .m_src_axi_arsize(axi_ad9144_dma_m_src_axi_ARSIZE),
        .m_src_axi_arvalid(axi_ad9144_dma_m_src_axi_ARVALID),
        .m_src_axi_rdata(axi_ad9144_dma_m_src_axi_RDATA),
        .m_src_axi_rlast(axi_ad9144_dma_m_src_axi_RLAST),
        .m_src_axi_rready(axi_ad9144_dma_m_src_axi_RREADY),
        .m_src_axi_rresp(axi_ad9144_dma_m_src_axi_RRESP),
        .m_src_axi_rvalid(axi_ad9144_dma_m_src_axi_RVALID),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M09_AXI_ARADDR[10:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M09_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M09_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M09_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M09_AXI_AWADDR[10:0]),
        .s_axi_awprot(axi_cpu_interconnect_M09_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M09_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M09_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M09_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M09_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M09_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M09_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M09_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M09_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M09_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M09_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M09_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M09_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M09_AXI_WVALID));
  axi_ad9144_jesd_imp_1POUUDD axi_ad9144_jesd
       (.device_clk(util_daq2_xcvr_tx_out_clk_0),
        .irq(axi_ad9144_jesd_irq),
        .link_clk(util_daq2_xcvr_tx_out_clk_0),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M08_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M08_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M08_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M08_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M08_AXI_AWADDR),
        .s_axi_awprot(axi_cpu_interconnect_M08_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M08_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M08_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M08_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M08_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M08_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M08_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M08_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M08_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M08_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M08_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M08_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M08_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M08_AXI_WVALID),
        .sync(sync_1),
        .sysref(sysref_1),
        .tx_cfg_continuous_cgs(Conn1_continuous_cgs),
        .tx_cfg_continuous_ilas(Conn1_continuous_ilas),
        .tx_cfg_device_beats_per_multiframe(Conn1_device_beats_per_multiframe),
        .tx_cfg_device_lmfc_offset(Conn1_device_lmfc_offset),
        .tx_cfg_device_octets_per_frame(Conn1_device_octets_per_frame),
        .tx_cfg_device_octets_per_multiframe(Conn1_device_octets_per_multiframe),
        .tx_cfg_device_sysref_disable(Conn1_device_sysref_disable),
        .tx_cfg_device_sysref_oneshot(Conn1_device_sysref_oneshot),
        .tx_cfg_disable_char_replacement(Conn1_disable_char_replacement),
        .tx_cfg_disable_scrambler(Conn1_disable_scrambler),
        .tx_cfg_lanes_disable(Conn1_lanes_disable),
        .tx_cfg_links_disable(Conn1_links_disable),
        .tx_cfg_mframes_per_ilas(Conn1_mframes_per_ilas),
        .tx_cfg_octets_per_frame(Conn1_octets_per_frame),
        .tx_cfg_octets_per_multiframe(Conn1_octets_per_multiframe),
        .tx_cfg_skip_ilas(Conn1_skip_ilas),
        .tx_ctrl_manual_sync_request(Conn2_manual_sync_request),
        .tx_data_tdata(tx_data_1_TDATA),
        .tx_data_tready(tx_data_1_TREADY),
        .tx_data_tvalid(tx_data_1_TVALID),
        .tx_event_sysref_alignment_error(Conn3_sysref_alignment_error),
        .tx_event_sysref_edge(Conn3_sysref_edge),
        .tx_ilas_config_addr(Conn_addr),
        .tx_ilas_config_data(Conn_data),
        .tx_ilas_config_rd(Conn_rd),
        .tx_phy0_txcharisk(axi_ad9144_jesd_tx_phy0_txcharisk),
        .tx_phy0_txdata(axi_ad9144_jesd_tx_phy0_txdata),
        .tx_phy0_txheader(axi_ad9144_jesd_tx_phy0_txheader),
        .tx_phy1_txcharisk(axi_ad9144_jesd_tx_phy1_txcharisk),
        .tx_phy1_txdata(axi_ad9144_jesd_tx_phy1_txdata),
        .tx_phy1_txheader(axi_ad9144_jesd_tx_phy1_txheader),
        .tx_phy2_txcharisk(axi_ad9144_jesd_tx_phy2_txcharisk),
        .tx_phy2_txdata(axi_ad9144_jesd_tx_phy2_txdata),
        .tx_phy2_txheader(axi_ad9144_jesd_tx_phy2_txheader),
        .tx_phy3_txcharisk(axi_ad9144_jesd_tx_phy3_txcharisk),
        .tx_phy3_txdata(axi_ad9144_jesd_tx_phy3_txdata),
        .tx_phy3_txheader(axi_ad9144_jesd_tx_phy3_txheader),
        .tx_status_state(Conn4_state),
        .tx_status_sync(Conn4_sync),
        .tx_status_synth_params0(Conn4_synth_params0),
        .tx_status_synth_params1(Conn4_synth_params1),
        .tx_status_synth_params2(Conn4_synth_params2));
  system_axi_ad9144_jesd_rstgen_0 axi_ad9144_jesd_rstgen
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(sys_cpu_resetn),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(axi_ad9144_jesd_rstgen_peripheral_aresetn),
        .peripheral_reset(axi_ad9144_jesd_rstgen_peripheral_reset),
        .slowest_sync_clk(util_daq2_xcvr_tx_out_clk_0));
  axi_ad9144_offload_imp_4S0I00 axi_ad9144_offload
       (.init_req(init_req_1),
        .m_axis_aclk(util_daq2_xcvr_tx_out_clk_0),
        .m_axis_aresetn(axi_ad9144_jesd_rstgen_peripheral_aresetn),
        .m_axis_tdata(axi_ad9144_offload_m_axis_TDATA),
        .m_axis_tready(axi_ad9144_offload_m_axis_TREADY),
        .m_axis_tvalid(axi_ad9144_offload_m_axis_TVALID),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M10_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M10_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M10_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M10_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M10_AXI_AWADDR),
        .s_axi_awprot(axi_cpu_interconnect_M10_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M10_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M10_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M10_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M10_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M10_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M10_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M10_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M10_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M10_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M10_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M10_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M10_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M10_AXI_WVALID),
        .s_axis_aclk(sys_cpu_clk),
        .s_axis_aresetn(sys_cpu_resetn),
        .s_axis_tdata(s_axis_1_TDATA),
        .s_axis_tkeep(s_axis_1_TKEEP),
        .s_axis_tlast(s_axis_1_TLAST),
        .s_axis_tready(s_axis_1_TREADY),
        .s_axis_tvalid(s_axis_1_TVALID),
        .sync_ext(GND_1_dout));
  axi_ad9144_tpl_imp_HWNK30 axi_ad9144_tpl
       (.dac_data_0(dac_data_0_1),
        .dac_data_1(dac_data_1_1),
        .dac_dunf(dac_dunf_1),
        .dac_enable_0(axi_ad9144_tpl_dac_enable_0),
        .dac_enable_1(axi_ad9144_tpl_dac_enable_1),
        .dac_valid_0(axi_ad9144_tpl_dac_valid_0),
        .link_clk(util_daq2_xcvr_tx_out_clk_0),
        .link_tdata(tx_data_1_TDATA),
        .link_tready(tx_data_1_TREADY),
        .link_tvalid(tx_data_1_TVALID),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M07_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M07_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M07_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M07_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M07_AXI_AWADDR),
        .s_axi_awprot(axi_cpu_interconnect_M07_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M07_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M07_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M07_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M07_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M07_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M07_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M07_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M07_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M07_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M07_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M07_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M07_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M07_AXI_WVALID));
  system_axi_ad9144_upack_0 axi_ad9144_upack
       (.clk(util_daq2_xcvr_tx_out_clk_0),
        .enable_0(axi_ad9144_tpl_dac_enable_0),
        .enable_1(axi_ad9144_tpl_dac_enable_1),
        .fifo_rd_data_0(dac_data_0_1),
        .fifo_rd_data_1(dac_data_1_1),
        .fifo_rd_en(axi_ad9144_tpl_dac_valid_0),
        .fifo_rd_underflow(dac_dunf_1),
        .reset(axi_ad9144_jesd_rstgen_peripheral_reset),
        .s_axis_data(axi_ad9144_offload_m_axis_TDATA),
        .s_axis_ready(axi_ad9144_offload_m_axis_TREADY),
        .s_axis_valid(axi_ad9144_offload_m_axis_TVALID));
  system_axi_ad9144_xcvr_0 axi_ad9144_xcvr
       (.s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M06_AXI_ARADDR[15:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M06_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M06_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M06_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M06_AXI_AWADDR[15:0]),
        .s_axi_awprot(axi_cpu_interconnect_M06_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M06_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M06_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M06_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M06_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M06_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M06_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M06_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M06_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M06_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M06_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M06_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M06_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M06_AXI_WVALID),
        .up_ch_addr_0(axi_ad9144_xcvr_up_ch_0_addr),
        .up_ch_addr_1(axi_ad9144_xcvr_up_ch_1_addr),
        .up_ch_addr_2(axi_ad9144_xcvr_up_ch_2_addr),
        .up_ch_addr_3(axi_ad9144_xcvr_up_ch_3_addr),
        .up_ch_bufstatus_0(axi_ad9144_xcvr_up_ch_0_bufstatus),
        .up_ch_bufstatus_1(axi_ad9144_xcvr_up_ch_1_bufstatus),
        .up_ch_bufstatus_2(axi_ad9144_xcvr_up_ch_2_bufstatus),
        .up_ch_bufstatus_3(axi_ad9144_xcvr_up_ch_3_bufstatus),
        .up_ch_bufstatus_rst_0(axi_ad9144_xcvr_up_ch_0_bufstatus_rst),
        .up_ch_bufstatus_rst_1(axi_ad9144_xcvr_up_ch_1_bufstatus_rst),
        .up_ch_bufstatus_rst_2(axi_ad9144_xcvr_up_ch_2_bufstatus_rst),
        .up_ch_bufstatus_rst_3(axi_ad9144_xcvr_up_ch_3_bufstatus_rst),
        .up_ch_enb_0(axi_ad9144_xcvr_up_ch_0_enb),
        .up_ch_enb_1(axi_ad9144_xcvr_up_ch_1_enb),
        .up_ch_enb_2(axi_ad9144_xcvr_up_ch_2_enb),
        .up_ch_enb_3(axi_ad9144_xcvr_up_ch_3_enb),
        .up_ch_lpm_dfe_n_0(axi_ad9144_xcvr_up_ch_0_lpm_dfe_n),
        .up_ch_lpm_dfe_n_1(axi_ad9144_xcvr_up_ch_1_lpm_dfe_n),
        .up_ch_lpm_dfe_n_2(axi_ad9144_xcvr_up_ch_2_lpm_dfe_n),
        .up_ch_lpm_dfe_n_3(axi_ad9144_xcvr_up_ch_3_lpm_dfe_n),
        .up_ch_out_clk_sel_0(axi_ad9144_xcvr_up_ch_0_out_clk_sel),
        .up_ch_out_clk_sel_1(axi_ad9144_xcvr_up_ch_1_out_clk_sel),
        .up_ch_out_clk_sel_2(axi_ad9144_xcvr_up_ch_2_out_clk_sel),
        .up_ch_out_clk_sel_3(axi_ad9144_xcvr_up_ch_3_out_clk_sel),
        .up_ch_pll_locked_0(axi_ad9144_xcvr_up_ch_0_pll_locked),
        .up_ch_pll_locked_1(axi_ad9144_xcvr_up_ch_1_pll_locked),
        .up_ch_pll_locked_2(axi_ad9144_xcvr_up_ch_2_pll_locked),
        .up_ch_pll_locked_3(axi_ad9144_xcvr_up_ch_3_pll_locked),
        .up_ch_prbscntreset_0(axi_ad9144_xcvr_up_ch_0_prbscntreset),
        .up_ch_prbscntreset_1(axi_ad9144_xcvr_up_ch_1_prbscntreset),
        .up_ch_prbscntreset_2(axi_ad9144_xcvr_up_ch_2_prbscntreset),
        .up_ch_prbscntreset_3(axi_ad9144_xcvr_up_ch_3_prbscntreset),
        .up_ch_prbserr_0(1'b0),
        .up_ch_prbserr_1(1'b0),
        .up_ch_prbserr_2(1'b0),
        .up_ch_prbserr_3(1'b0),
        .up_ch_prbsforceerr_0(axi_ad9144_xcvr_up_ch_0_prbsforceerr),
        .up_ch_prbsforceerr_1(axi_ad9144_xcvr_up_ch_1_prbsforceerr),
        .up_ch_prbsforceerr_2(axi_ad9144_xcvr_up_ch_2_prbsforceerr),
        .up_ch_prbsforceerr_3(axi_ad9144_xcvr_up_ch_3_prbsforceerr),
        .up_ch_prbslocked_0(1'b0),
        .up_ch_prbslocked_1(1'b0),
        .up_ch_prbslocked_2(1'b0),
        .up_ch_prbslocked_3(1'b0),
        .up_ch_prbssel_0(axi_ad9144_xcvr_up_ch_0_prbssel),
        .up_ch_prbssel_1(axi_ad9144_xcvr_up_ch_1_prbssel),
        .up_ch_prbssel_2(axi_ad9144_xcvr_up_ch_2_prbssel),
        .up_ch_prbssel_3(axi_ad9144_xcvr_up_ch_3_prbssel),
        .up_ch_rate_0(axi_ad9144_xcvr_up_ch_0_rate),
        .up_ch_rate_1(axi_ad9144_xcvr_up_ch_1_rate),
        .up_ch_rate_2(axi_ad9144_xcvr_up_ch_2_rate),
        .up_ch_rate_3(axi_ad9144_xcvr_up_ch_3_rate),
        .up_ch_rdata_0(axi_ad9144_xcvr_up_ch_0_rdata),
        .up_ch_rdata_1(axi_ad9144_xcvr_up_ch_1_rdata),
        .up_ch_rdata_2(axi_ad9144_xcvr_up_ch_2_rdata),
        .up_ch_rdata_3(axi_ad9144_xcvr_up_ch_3_rdata),
        .up_ch_ready_0(axi_ad9144_xcvr_up_ch_0_ready),
        .up_ch_ready_1(axi_ad9144_xcvr_up_ch_1_ready),
        .up_ch_ready_2(axi_ad9144_xcvr_up_ch_2_ready),
        .up_ch_ready_3(axi_ad9144_xcvr_up_ch_3_ready),
        .up_ch_rst_0(axi_ad9144_xcvr_up_ch_0_rst),
        .up_ch_rst_1(axi_ad9144_xcvr_up_ch_1_rst),
        .up_ch_rst_2(axi_ad9144_xcvr_up_ch_2_rst),
        .up_ch_rst_3(axi_ad9144_xcvr_up_ch_3_rst),
        .up_ch_rst_done_0(axi_ad9144_xcvr_up_ch_0_rst_done),
        .up_ch_rst_done_1(axi_ad9144_xcvr_up_ch_1_rst_done),
        .up_ch_rst_done_2(axi_ad9144_xcvr_up_ch_2_rst_done),
        .up_ch_rst_done_3(axi_ad9144_xcvr_up_ch_3_rst_done),
        .up_ch_sys_clk_sel_0(axi_ad9144_xcvr_up_ch_0_sys_clk_sel),
        .up_ch_sys_clk_sel_1(axi_ad9144_xcvr_up_ch_1_sys_clk_sel),
        .up_ch_sys_clk_sel_2(axi_ad9144_xcvr_up_ch_2_sys_clk_sel),
        .up_ch_sys_clk_sel_3(axi_ad9144_xcvr_up_ch_3_sys_clk_sel),
        .up_ch_tx_diffctrl_0(axi_ad9144_xcvr_up_ch_0_tx_diffctrl),
        .up_ch_tx_diffctrl_1(axi_ad9144_xcvr_up_ch_1_tx_diffctrl),
        .up_ch_tx_diffctrl_2(axi_ad9144_xcvr_up_ch_2_tx_diffctrl),
        .up_ch_tx_diffctrl_3(axi_ad9144_xcvr_up_ch_3_tx_diffctrl),
        .up_ch_tx_postcursor_0(axi_ad9144_xcvr_up_ch_0_tx_postcursor),
        .up_ch_tx_postcursor_1(axi_ad9144_xcvr_up_ch_1_tx_postcursor),
        .up_ch_tx_postcursor_2(axi_ad9144_xcvr_up_ch_2_tx_postcursor),
        .up_ch_tx_postcursor_3(axi_ad9144_xcvr_up_ch_3_tx_postcursor),
        .up_ch_tx_precursor_0(axi_ad9144_xcvr_up_ch_0_tx_precursor),
        .up_ch_tx_precursor_1(axi_ad9144_xcvr_up_ch_1_tx_precursor),
        .up_ch_tx_precursor_2(axi_ad9144_xcvr_up_ch_2_tx_precursor),
        .up_ch_tx_precursor_3(axi_ad9144_xcvr_up_ch_3_tx_precursor),
        .up_ch_user_ready_0(axi_ad9144_xcvr_up_ch_0_user_ready),
        .up_ch_user_ready_1(axi_ad9144_xcvr_up_ch_1_user_ready),
        .up_ch_user_ready_2(axi_ad9144_xcvr_up_ch_2_user_ready),
        .up_ch_user_ready_3(axi_ad9144_xcvr_up_ch_3_user_ready),
        .up_ch_wdata_0(axi_ad9144_xcvr_up_ch_0_wdata),
        .up_ch_wdata_1(axi_ad9144_xcvr_up_ch_1_wdata),
        .up_ch_wdata_2(axi_ad9144_xcvr_up_ch_2_wdata),
        .up_ch_wdata_3(axi_ad9144_xcvr_up_ch_3_wdata),
        .up_ch_wr_0(axi_ad9144_xcvr_up_ch_0_wr),
        .up_ch_wr_1(axi_ad9144_xcvr_up_ch_1_wr),
        .up_ch_wr_2(axi_ad9144_xcvr_up_ch_2_wr),
        .up_ch_wr_3(axi_ad9144_xcvr_up_ch_3_wr),
        .up_cm_addr_0(axi_ad9144_xcvr_up_cm_0_addr),
        .up_cm_enb_0(axi_ad9144_xcvr_up_cm_0_enb),
        .up_cm_rdata_0(axi_ad9144_xcvr_up_cm_0_rdata),
        .up_cm_ready_0(axi_ad9144_xcvr_up_cm_0_ready),
        .up_cm_wdata_0(axi_ad9144_xcvr_up_cm_0_wdata),
        .up_cm_wr_0(axi_ad9144_xcvr_up_cm_0_wr),
        .up_pll_rst(axi_ad9144_xcvr_up_pll_rst));
  system_axi_ad9680_cpack_0 axi_ad9680_cpack
       (.clk(util_daq2_xcvr_rx_out_clk_0),
        .enable_0(axi_ad9680_tpl_adc_enable_0),
        .enable_1(axi_ad9680_tpl_adc_enable_1),
        .fifo_wr_data_0(axi_ad9680_tpl_adc_data_0),
        .fifo_wr_data_1(axi_ad9680_tpl_adc_data_1),
        .fifo_wr_en(axi_ad9680_tpl_adc_valid_0),
        .fifo_wr_overflow(adc_dovf_1),
        .packed_fifo_wr_data(axi_ad9680_cpack_packed_fifo_wr_data),
        .packed_fifo_wr_en(axi_ad9680_cpack_packed_fifo_wr_en),
        .packed_fifo_wr_overflow(1'b0),
        .reset(axi_ad9680_jesd_rstgen_peripheral_reset));
  system_axi_ad9680_dma_0 axi_ad9680_dma
       (.irq(axi_ad9680_dma_irq),
        .m_dest_axi_aclk(sys_cpu_clk),
        .m_dest_axi_aresetn(sys_cpu_resetn),
        .m_dest_axi_awaddr(axi_ad9680_dma_m_dest_axi_AWADDR),
        .m_dest_axi_awburst(axi_ad9680_dma_m_dest_axi_AWBURST),
        .m_dest_axi_awcache(axi_ad9680_dma_m_dest_axi_AWCACHE),
        .m_dest_axi_awlen(axi_ad9680_dma_m_dest_axi_AWLEN),
        .m_dest_axi_awprot(axi_ad9680_dma_m_dest_axi_AWPROT),
        .m_dest_axi_awready(axi_ad9680_dma_m_dest_axi_AWREADY),
        .m_dest_axi_awsize(axi_ad9680_dma_m_dest_axi_AWSIZE),
        .m_dest_axi_awvalid(axi_ad9680_dma_m_dest_axi_AWVALID),
        .m_dest_axi_bready(axi_ad9680_dma_m_dest_axi_BREADY),
        .m_dest_axi_bresp(axi_ad9680_dma_m_dest_axi_BRESP),
        .m_dest_axi_bvalid(axi_ad9680_dma_m_dest_axi_BVALID),
        .m_dest_axi_wdata(axi_ad9680_dma_m_dest_axi_WDATA),
        .m_dest_axi_wlast(axi_ad9680_dma_m_dest_axi_WLAST),
        .m_dest_axi_wready(axi_ad9680_dma_m_dest_axi_WREADY),
        .m_dest_axi_wstrb(axi_ad9680_dma_m_dest_axi_WSTRB),
        .m_dest_axi_wvalid(axi_ad9680_dma_m_dest_axi_WVALID),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M14_AXI_ARADDR[10:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M14_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M14_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M14_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M14_AXI_AWADDR[10:0]),
        .s_axi_awprot(axi_cpu_interconnect_M14_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M14_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M14_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M14_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M14_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M14_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M14_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M14_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M14_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M14_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M14_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M14_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M14_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M14_AXI_WVALID),
        .s_axis_aclk(sys_cpu_clk),
        .s_axis_data(axi_ad9680_offload_m_axis_TDATA),
        .s_axis_dest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_id({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_keep(axi_ad9680_offload_m_axis_TKEEP),
        .s_axis_last(axi_ad9680_offload_m_axis_TLAST),
        .s_axis_ready(axi_ad9680_offload_m_axis_TREADY),
        .s_axis_strb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_user(1'b0),
        .s_axis_valid(axi_ad9680_offload_m_axis_TVALID),
        .s_axis_xfer_req(init_req_2));
  axi_ad9680_jesd_imp_9H50XX axi_ad9680_jesd
       (.device_clk(util_daq2_xcvr_rx_out_clk_0),
        .irq(axi_ad9680_jesd_irq),
        .link_clk(util_daq2_xcvr_rx_out_clk_0),
        .phy_en_char_align(axi_ad9680_jesd_phy_en_char_align),
        .rx_data_tdata(axi_ad9680_jesd_rx_data_tdata),
        .rx_data_tvalid(axi_ad9680_jesd_rx_data_tvalid),
        .rx_phy0_rxblock_sync(util_daq2_xcvr_rx_0_rxblock_sync),
        .rx_phy0_rxcharisk(util_daq2_xcvr_rx_0_rxcharisk),
        .rx_phy0_rxdata(util_daq2_xcvr_rx_0_rxdata),
        .rx_phy0_rxdisperr(util_daq2_xcvr_rx_0_rxdisperr),
        .rx_phy0_rxheader(util_daq2_xcvr_rx_0_rxheader),
        .rx_phy0_rxnotintable(util_daq2_xcvr_rx_0_rxnotintable),
        .rx_phy1_rxblock_sync(util_daq2_xcvr_rx_1_rxblock_sync),
        .rx_phy1_rxcharisk(util_daq2_xcvr_rx_1_rxcharisk),
        .rx_phy1_rxdata(util_daq2_xcvr_rx_1_rxdata),
        .rx_phy1_rxdisperr(util_daq2_xcvr_rx_1_rxdisperr),
        .rx_phy1_rxheader(util_daq2_xcvr_rx_1_rxheader),
        .rx_phy1_rxnotintable(util_daq2_xcvr_rx_1_rxnotintable),
        .rx_phy2_rxblock_sync(util_daq2_xcvr_rx_2_rxblock_sync),
        .rx_phy2_rxcharisk(util_daq2_xcvr_rx_2_rxcharisk),
        .rx_phy2_rxdata(util_daq2_xcvr_rx_2_rxdata),
        .rx_phy2_rxdisperr(util_daq2_xcvr_rx_2_rxdisperr),
        .rx_phy2_rxheader(util_daq2_xcvr_rx_2_rxheader),
        .rx_phy2_rxnotintable(util_daq2_xcvr_rx_2_rxnotintable),
        .rx_phy3_rxblock_sync(util_daq2_xcvr_rx_3_rxblock_sync),
        .rx_phy3_rxcharisk(util_daq2_xcvr_rx_3_rxcharisk),
        .rx_phy3_rxdata(util_daq2_xcvr_rx_3_rxdata),
        .rx_phy3_rxdisperr(util_daq2_xcvr_rx_3_rxdisperr),
        .rx_phy3_rxheader(util_daq2_xcvr_rx_3_rxheader),
        .rx_phy3_rxnotintable(util_daq2_xcvr_rx_3_rxnotintable),
        .rx_sof(axi_ad9680_jesd_rx_sof),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M13_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M13_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M13_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M13_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M13_AXI_AWADDR),
        .s_axi_awprot(axi_cpu_interconnect_M13_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M13_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M13_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M13_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M13_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M13_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M13_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M13_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M13_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M13_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M13_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M13_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M13_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M13_AXI_WVALID),
        .sync(axi_ad9680_jesd_sync),
        .sysref(sysref_2));
  system_axi_ad9680_jesd_rstgen_0 axi_ad9680_jesd_rstgen
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(sys_cpu_resetn),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(axi_ad9680_jesd_rstgen_peripheral_aresetn),
        .peripheral_reset(axi_ad9680_jesd_rstgen_peripheral_reset),
        .slowest_sync_clk(util_daq2_xcvr_rx_out_clk_0));
  axi_ad9680_offload_imp_817SN4 axi_ad9680_offload
       (.MAXI_0_araddr(axi_ad9680_offload_MAXI_0_ARADDR),
        .MAXI_0_arburst(axi_ad9680_offload_MAXI_0_ARBURST),
        .MAXI_0_arlen(axi_ad9680_offload_MAXI_0_ARLEN),
        .MAXI_0_arready(axi_ad9680_offload_MAXI_0_ARREADY),
        .MAXI_0_arsize(axi_ad9680_offload_MAXI_0_ARSIZE),
        .MAXI_0_arvalid(axi_ad9680_offload_MAXI_0_ARVALID),
        .MAXI_0_awaddr(axi_ad9680_offload_MAXI_0_AWADDR),
        .MAXI_0_awburst(axi_ad9680_offload_MAXI_0_AWBURST),
        .MAXI_0_awlen(axi_ad9680_offload_MAXI_0_AWLEN),
        .MAXI_0_awready(axi_ad9680_offload_MAXI_0_AWREADY),
        .MAXI_0_awsize(axi_ad9680_offload_MAXI_0_AWSIZE),
        .MAXI_0_awvalid(axi_ad9680_offload_MAXI_0_AWVALID),
        .MAXI_0_bready(axi_ad9680_offload_MAXI_0_BREADY),
        .MAXI_0_bresp(axi_ad9680_offload_MAXI_0_BRESP),
        .MAXI_0_bvalid(axi_ad9680_offload_MAXI_0_BVALID),
        .MAXI_0_rdata(axi_ad9680_offload_MAXI_0_RDATA),
        .MAXI_0_rlast(axi_ad9680_offload_MAXI_0_RLAST),
        .MAXI_0_rready(axi_ad9680_offload_MAXI_0_RREADY),
        .MAXI_0_rresp(axi_ad9680_offload_MAXI_0_RRESP),
        .MAXI_0_rvalid(axi_ad9680_offload_MAXI_0_RVALID),
        .MAXI_0_wdata(axi_ad9680_offload_MAXI_0_WDATA),
        .MAXI_0_wlast(axi_ad9680_offload_MAXI_0_WLAST),
        .MAXI_0_wready(axi_ad9680_offload_MAXI_0_WREADY),
        .MAXI_0_wstrb(axi_ad9680_offload_MAXI_0_WSTRB),
        .MAXI_0_wvalid(axi_ad9680_offload_MAXI_0_WVALID),
        .ddr_calib_done(axi_ddr_cntrl_init_calib_complete),
        .init_req(init_req_2),
        .m_axi_aclk(axi_ddr_cntrl_ui_clk),
        .m_axi_aresetn(axi_rstgen_peripheral_aresetn),
        .m_axis_aclk(sys_cpu_clk),
        .m_axis_aresetn(sys_cpu_resetn),
        .m_axis_tdata(axi_ad9680_offload_m_axis_TDATA),
        .m_axis_tkeep(axi_ad9680_offload_m_axis_TKEEP),
        .m_axis_tlast(axi_ad9680_offload_m_axis_TLAST),
        .m_axis_tready(axi_ad9680_offload_m_axis_TREADY),
        .m_axis_tvalid(axi_ad9680_offload_m_axis_TVALID),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M15_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M15_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M15_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M15_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M15_AXI_AWADDR),
        .s_axi_awprot(axi_cpu_interconnect_M15_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M15_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M15_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M15_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M15_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M15_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M15_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M15_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M15_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M15_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M15_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M15_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M15_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M15_AXI_WVALID),
        .s_axis_aclk(util_daq2_xcvr_rx_out_clk_0),
        .s_axis_aresetn(axi_ad9680_jesd_rstgen_peripheral_aresetn),
        .s_axis_data(axi_ad9680_cpack_packed_fifo_wr_data),
        .s_axis_tkeep(1'b1),
        .s_axis_tlast(1'b0),
        .s_axis_valid(axi_ad9680_cpack_packed_fifo_wr_en),
        .sync_ext(GND_1_dout));
  axi_ad9680_tpl_imp_11S3OZB axi_ad9680_tpl
       (.adc_data_0(axi_ad9680_tpl_adc_data_0),
        .adc_data_1(axi_ad9680_tpl_adc_data_1),
        .adc_dovf(adc_dovf_1),
        .adc_enable_0(axi_ad9680_tpl_adc_enable_0),
        .adc_enable_1(axi_ad9680_tpl_adc_enable_1),
        .adc_valid_0(axi_ad9680_tpl_adc_valid_0),
        .link_clk(util_daq2_xcvr_rx_out_clk_0),
        .link_data(axi_ad9680_jesd_rx_data_tdata),
        .link_sof(axi_ad9680_jesd_rx_sof),
        .link_valid(axi_ad9680_jesd_rx_data_tvalid),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M12_AXI_ARADDR),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M12_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M12_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M12_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M12_AXI_AWADDR),
        .s_axi_awprot(axi_cpu_interconnect_M12_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M12_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M12_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M12_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M12_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M12_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M12_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M12_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M12_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M12_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M12_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M12_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M12_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M12_AXI_WVALID));
  system_axi_ad9680_xcvr_0 axi_ad9680_xcvr
       (.m_axi_araddr(axi_ad9680_xcvr_m_axi_ARADDR),
        .m_axi_arprot(axi_ad9680_xcvr_m_axi_ARPROT),
        .m_axi_arready(axi_ad9680_xcvr_m_axi_ARREADY),
        .m_axi_arvalid(axi_ad9680_xcvr_m_axi_ARVALID),
        .m_axi_awaddr(axi_ad9680_xcvr_m_axi_AWADDR),
        .m_axi_awprot(axi_ad9680_xcvr_m_axi_AWPROT),
        .m_axi_awready(axi_ad9680_xcvr_m_axi_AWREADY),
        .m_axi_awvalid(axi_ad9680_xcvr_m_axi_AWVALID),
        .m_axi_bready(axi_ad9680_xcvr_m_axi_BREADY),
        .m_axi_bresp(axi_ad9680_xcvr_m_axi_BRESP),
        .m_axi_bvalid(axi_ad9680_xcvr_m_axi_BVALID),
        .m_axi_rdata(axi_ad9680_xcvr_m_axi_RDATA),
        .m_axi_rready(axi_ad9680_xcvr_m_axi_RREADY),
        .m_axi_rresp(axi_ad9680_xcvr_m_axi_RRESP),
        .m_axi_rvalid(axi_ad9680_xcvr_m_axi_RVALID),
        .m_axi_wdata(axi_ad9680_xcvr_m_axi_WDATA),
        .m_axi_wready(axi_ad9680_xcvr_m_axi_WREADY),
        .m_axi_wstrb(axi_ad9680_xcvr_m_axi_WSTRB),
        .m_axi_wvalid(axi_ad9680_xcvr_m_axi_WVALID),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M11_AXI_ARADDR[15:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M11_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M11_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M11_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M11_AXI_AWADDR[15:0]),
        .s_axi_awprot(axi_cpu_interconnect_M11_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M11_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M11_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M11_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M11_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M11_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M11_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M11_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M11_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M11_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M11_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M11_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M11_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M11_AXI_WVALID),
        .up_ch_addr_0(axi_ad9680_xcvr_up_ch_0_addr),
        .up_ch_addr_1(axi_ad9680_xcvr_up_ch_1_addr),
        .up_ch_addr_2(axi_ad9680_xcvr_up_ch_2_addr),
        .up_ch_addr_3(axi_ad9680_xcvr_up_ch_3_addr),
        .up_ch_bufstatus_0(axi_ad9680_xcvr_up_ch_0_bufstatus),
        .up_ch_bufstatus_1(axi_ad9680_xcvr_up_ch_1_bufstatus),
        .up_ch_bufstatus_2(axi_ad9680_xcvr_up_ch_2_bufstatus),
        .up_ch_bufstatus_3(axi_ad9680_xcvr_up_ch_3_bufstatus),
        .up_ch_bufstatus_rst_0(axi_ad9680_xcvr_up_ch_0_bufstatus_rst),
        .up_ch_bufstatus_rst_1(axi_ad9680_xcvr_up_ch_1_bufstatus_rst),
        .up_ch_bufstatus_rst_2(axi_ad9680_xcvr_up_ch_2_bufstatus_rst),
        .up_ch_bufstatus_rst_3(axi_ad9680_xcvr_up_ch_3_bufstatus_rst),
        .up_ch_enb_0(axi_ad9680_xcvr_up_ch_0_enb),
        .up_ch_enb_1(axi_ad9680_xcvr_up_ch_1_enb),
        .up_ch_enb_2(axi_ad9680_xcvr_up_ch_2_enb),
        .up_ch_enb_3(axi_ad9680_xcvr_up_ch_3_enb),
        .up_ch_lpm_dfe_n_0(axi_ad9680_xcvr_up_ch_0_lpm_dfe_n),
        .up_ch_lpm_dfe_n_1(axi_ad9680_xcvr_up_ch_1_lpm_dfe_n),
        .up_ch_lpm_dfe_n_2(axi_ad9680_xcvr_up_ch_2_lpm_dfe_n),
        .up_ch_lpm_dfe_n_3(axi_ad9680_xcvr_up_ch_3_lpm_dfe_n),
        .up_ch_out_clk_sel_0(axi_ad9680_xcvr_up_ch_0_out_clk_sel),
        .up_ch_out_clk_sel_1(axi_ad9680_xcvr_up_ch_1_out_clk_sel),
        .up_ch_out_clk_sel_2(axi_ad9680_xcvr_up_ch_2_out_clk_sel),
        .up_ch_out_clk_sel_3(axi_ad9680_xcvr_up_ch_3_out_clk_sel),
        .up_ch_pll_locked_0(axi_ad9680_xcvr_up_ch_0_pll_locked),
        .up_ch_pll_locked_1(axi_ad9680_xcvr_up_ch_1_pll_locked),
        .up_ch_pll_locked_2(axi_ad9680_xcvr_up_ch_2_pll_locked),
        .up_ch_pll_locked_3(axi_ad9680_xcvr_up_ch_3_pll_locked),
        .up_ch_prbscntreset_0(axi_ad9680_xcvr_up_ch_0_prbscntreset),
        .up_ch_prbscntreset_1(axi_ad9680_xcvr_up_ch_1_prbscntreset),
        .up_ch_prbscntreset_2(axi_ad9680_xcvr_up_ch_2_prbscntreset),
        .up_ch_prbscntreset_3(axi_ad9680_xcvr_up_ch_3_prbscntreset),
        .up_ch_prbserr_0(axi_ad9680_xcvr_up_ch_0_prbserr),
        .up_ch_prbserr_1(axi_ad9680_xcvr_up_ch_1_prbserr),
        .up_ch_prbserr_2(axi_ad9680_xcvr_up_ch_2_prbserr),
        .up_ch_prbserr_3(axi_ad9680_xcvr_up_ch_3_prbserr),
        .up_ch_prbslocked_0(axi_ad9680_xcvr_up_ch_0_prbslocked),
        .up_ch_prbslocked_1(axi_ad9680_xcvr_up_ch_1_prbslocked),
        .up_ch_prbslocked_2(axi_ad9680_xcvr_up_ch_2_prbslocked),
        .up_ch_prbslocked_3(axi_ad9680_xcvr_up_ch_3_prbslocked),
        .up_ch_prbssel_0(axi_ad9680_xcvr_up_ch_0_prbssel),
        .up_ch_prbssel_1(axi_ad9680_xcvr_up_ch_1_prbssel),
        .up_ch_prbssel_2(axi_ad9680_xcvr_up_ch_2_prbssel),
        .up_ch_prbssel_3(axi_ad9680_xcvr_up_ch_3_prbssel),
        .up_ch_rate_0(axi_ad9680_xcvr_up_ch_0_rate),
        .up_ch_rate_1(axi_ad9680_xcvr_up_ch_1_rate),
        .up_ch_rate_2(axi_ad9680_xcvr_up_ch_2_rate),
        .up_ch_rate_3(axi_ad9680_xcvr_up_ch_3_rate),
        .up_ch_rdata_0(axi_ad9680_xcvr_up_ch_0_rdata),
        .up_ch_rdata_1(axi_ad9680_xcvr_up_ch_1_rdata),
        .up_ch_rdata_2(axi_ad9680_xcvr_up_ch_2_rdata),
        .up_ch_rdata_3(axi_ad9680_xcvr_up_ch_3_rdata),
        .up_ch_ready_0(axi_ad9680_xcvr_up_ch_0_ready),
        .up_ch_ready_1(axi_ad9680_xcvr_up_ch_1_ready),
        .up_ch_ready_2(axi_ad9680_xcvr_up_ch_2_ready),
        .up_ch_ready_3(axi_ad9680_xcvr_up_ch_3_ready),
        .up_ch_rst_0(axi_ad9680_xcvr_up_ch_0_rst),
        .up_ch_rst_1(axi_ad9680_xcvr_up_ch_1_rst),
        .up_ch_rst_2(axi_ad9680_xcvr_up_ch_2_rst),
        .up_ch_rst_3(axi_ad9680_xcvr_up_ch_3_rst),
        .up_ch_rst_done_0(axi_ad9680_xcvr_up_ch_0_rst_done),
        .up_ch_rst_done_1(axi_ad9680_xcvr_up_ch_1_rst_done),
        .up_ch_rst_done_2(axi_ad9680_xcvr_up_ch_2_rst_done),
        .up_ch_rst_done_3(axi_ad9680_xcvr_up_ch_3_rst_done),
        .up_ch_sys_clk_sel_0(axi_ad9680_xcvr_up_ch_0_sys_clk_sel),
        .up_ch_sys_clk_sel_1(axi_ad9680_xcvr_up_ch_1_sys_clk_sel),
        .up_ch_sys_clk_sel_2(axi_ad9680_xcvr_up_ch_2_sys_clk_sel),
        .up_ch_sys_clk_sel_3(axi_ad9680_xcvr_up_ch_3_sys_clk_sel),
        .up_ch_user_ready_0(axi_ad9680_xcvr_up_ch_0_user_ready),
        .up_ch_user_ready_1(axi_ad9680_xcvr_up_ch_1_user_ready),
        .up_ch_user_ready_2(axi_ad9680_xcvr_up_ch_2_user_ready),
        .up_ch_user_ready_3(axi_ad9680_xcvr_up_ch_3_user_ready),
        .up_ch_wdata_0(axi_ad9680_xcvr_up_ch_0_wdata),
        .up_ch_wdata_1(axi_ad9680_xcvr_up_ch_1_wdata),
        .up_ch_wdata_2(axi_ad9680_xcvr_up_ch_2_wdata),
        .up_ch_wdata_3(axi_ad9680_xcvr_up_ch_3_wdata),
        .up_ch_wr_0(axi_ad9680_xcvr_up_ch_0_wr),
        .up_ch_wr_1(axi_ad9680_xcvr_up_ch_1_wr),
        .up_ch_wr_2(axi_ad9680_xcvr_up_ch_2_wr),
        .up_ch_wr_3(axi_ad9680_xcvr_up_ch_3_wr),
        .up_es_addr_0(axi_ad9680_xcvr_up_es_0_addr),
        .up_es_addr_1(axi_ad9680_xcvr_up_es_1_addr),
        .up_es_addr_2(axi_ad9680_xcvr_up_es_2_addr),
        .up_es_addr_3(axi_ad9680_xcvr_up_es_3_addr),
        .up_es_enb_0(axi_ad9680_xcvr_up_es_0_enb),
        .up_es_enb_1(axi_ad9680_xcvr_up_es_1_enb),
        .up_es_enb_2(axi_ad9680_xcvr_up_es_2_enb),
        .up_es_enb_3(axi_ad9680_xcvr_up_es_3_enb),
        .up_es_rdata_0(axi_ad9680_xcvr_up_es_0_rdata),
        .up_es_rdata_1(axi_ad9680_xcvr_up_es_1_rdata),
        .up_es_rdata_2(axi_ad9680_xcvr_up_es_2_rdata),
        .up_es_rdata_3(axi_ad9680_xcvr_up_es_3_rdata),
        .up_es_ready_0(axi_ad9680_xcvr_up_es_0_ready),
        .up_es_ready_1(axi_ad9680_xcvr_up_es_1_ready),
        .up_es_ready_2(axi_ad9680_xcvr_up_es_2_ready),
        .up_es_ready_3(axi_ad9680_xcvr_up_es_3_ready),
        .up_es_reset_0(axi_ad9680_xcvr_up_es_0_reset),
        .up_es_reset_1(axi_ad9680_xcvr_up_es_1_reset),
        .up_es_reset_2(axi_ad9680_xcvr_up_es_2_reset),
        .up_es_reset_3(axi_ad9680_xcvr_up_es_3_reset),
        .up_es_wdata_0(axi_ad9680_xcvr_up_es_0_wdata),
        .up_es_wdata_1(axi_ad9680_xcvr_up_es_1_wdata),
        .up_es_wdata_2(axi_ad9680_xcvr_up_es_2_wdata),
        .up_es_wdata_3(axi_ad9680_xcvr_up_es_3_wdata),
        .up_es_wr_0(axi_ad9680_xcvr_up_es_0_wr),
        .up_es_wr_1(axi_ad9680_xcvr_up_es_1_wr),
        .up_es_wr_2(axi_ad9680_xcvr_up_es_2_wr),
        .up_es_wr_3(axi_ad9680_xcvr_up_es_3_wr),
        .up_pll_rst(axi_ad9680_xcvr_up_pll_rst));
  system_axi_cpu_interconnect_0 axi_cpu_interconnect
       (.ACLK(sys_cpu_clk),
        .ARESETN(sys_cpu_resetn),
        .M00_ACLK(sys_cpu_clk),
        .M00_ARESETN(sys_cpu_resetn),
        .M00_AXI_araddr(axi_cpu_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arready(axi_cpu_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arvalid(axi_cpu_interconnect_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_cpu_interconnect_M00_AXI_AWADDR),
        .M00_AXI_awready(axi_cpu_interconnect_M00_AXI_AWREADY),
        .M00_AXI_awvalid(axi_cpu_interconnect_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_cpu_interconnect_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_cpu_interconnect_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_cpu_interconnect_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_cpu_interconnect_M00_AXI_RDATA),
        .M00_AXI_rready(axi_cpu_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_cpu_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_cpu_interconnect_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_cpu_interconnect_M00_AXI_WDATA),
        .M00_AXI_wready(axi_cpu_interconnect_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_cpu_interconnect_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_cpu_interconnect_M00_AXI_WVALID),
        .M01_ACLK(sys_cpu_clk),
        .M01_ARESETN(sys_cpu_resetn),
        .M01_AXI_araddr(axi_cpu_interconnect_M01_AXI_ARADDR),
        .M01_AXI_arprot(axi_cpu_interconnect_M01_AXI_ARPROT),
        .M01_AXI_arready(axi_cpu_interconnect_M01_AXI_ARREADY),
        .M01_AXI_arvalid(axi_cpu_interconnect_M01_AXI_ARVALID),
        .M01_AXI_awaddr(axi_cpu_interconnect_M01_AXI_AWADDR),
        .M01_AXI_awprot(axi_cpu_interconnect_M01_AXI_AWPROT),
        .M01_AXI_awready(axi_cpu_interconnect_M01_AXI_AWREADY),
        .M01_AXI_awvalid(axi_cpu_interconnect_M01_AXI_AWVALID),
        .M01_AXI_bready(axi_cpu_interconnect_M01_AXI_BREADY),
        .M01_AXI_bresp(axi_cpu_interconnect_M01_AXI_BRESP),
        .M01_AXI_bvalid(axi_cpu_interconnect_M01_AXI_BVALID),
        .M01_AXI_rdata(axi_cpu_interconnect_M01_AXI_RDATA),
        .M01_AXI_rready(axi_cpu_interconnect_M01_AXI_RREADY),
        .M01_AXI_rresp(axi_cpu_interconnect_M01_AXI_RRESP),
        .M01_AXI_rvalid(axi_cpu_interconnect_M01_AXI_RVALID),
        .M01_AXI_wdata(axi_cpu_interconnect_M01_AXI_WDATA),
        .M01_AXI_wready(axi_cpu_interconnect_M01_AXI_WREADY),
        .M01_AXI_wstrb(axi_cpu_interconnect_M01_AXI_WSTRB),
        .M01_AXI_wvalid(axi_cpu_interconnect_M01_AXI_WVALID),
        .M02_ACLK(sys_cpu_clk),
        .M02_ARESETN(sys_cpu_resetn),
        .M02_AXI_araddr(axi_cpu_interconnect_M02_AXI_ARADDR),
        .M02_AXI_arprot(axi_cpu_interconnect_M02_AXI_ARPROT),
        .M02_AXI_arready(axi_cpu_interconnect_M02_AXI_ARREADY),
        .M02_AXI_arvalid(axi_cpu_interconnect_M02_AXI_ARVALID),
        .M02_AXI_awaddr(axi_cpu_interconnect_M02_AXI_AWADDR),
        .M02_AXI_awprot(axi_cpu_interconnect_M02_AXI_AWPROT),
        .M02_AXI_awready(axi_cpu_interconnect_M02_AXI_AWREADY),
        .M02_AXI_awvalid(axi_cpu_interconnect_M02_AXI_AWVALID),
        .M02_AXI_bready(axi_cpu_interconnect_M02_AXI_BREADY),
        .M02_AXI_bresp(axi_cpu_interconnect_M02_AXI_BRESP),
        .M02_AXI_bvalid(axi_cpu_interconnect_M02_AXI_BVALID),
        .M02_AXI_rdata(axi_cpu_interconnect_M02_AXI_RDATA),
        .M02_AXI_rready(axi_cpu_interconnect_M02_AXI_RREADY),
        .M02_AXI_rresp(axi_cpu_interconnect_M02_AXI_RRESP),
        .M02_AXI_rvalid(axi_cpu_interconnect_M02_AXI_RVALID),
        .M02_AXI_wdata(axi_cpu_interconnect_M02_AXI_WDATA),
        .M02_AXI_wready(axi_cpu_interconnect_M02_AXI_WREADY),
        .M02_AXI_wstrb(axi_cpu_interconnect_M02_AXI_WSTRB),
        .M02_AXI_wvalid(axi_cpu_interconnect_M02_AXI_WVALID),
        .M03_ACLK(sys_cpu_clk),
        .M03_ARESETN(sys_cpu_resetn),
        .M03_AXI_araddr(axi_cpu_interconnect_M03_AXI_ARADDR),
        .M03_AXI_arprot(axi_cpu_interconnect_M03_AXI_ARPROT),
        .M03_AXI_arready(axi_cpu_interconnect_M03_AXI_ARREADY),
        .M03_AXI_arvalid(axi_cpu_interconnect_M03_AXI_ARVALID),
        .M03_AXI_awaddr(axi_cpu_interconnect_M03_AXI_AWADDR),
        .M03_AXI_awprot(axi_cpu_interconnect_M03_AXI_AWPROT),
        .M03_AXI_awready(axi_cpu_interconnect_M03_AXI_AWREADY),
        .M03_AXI_awvalid(axi_cpu_interconnect_M03_AXI_AWVALID),
        .M03_AXI_bready(axi_cpu_interconnect_M03_AXI_BREADY),
        .M03_AXI_bresp(axi_cpu_interconnect_M03_AXI_BRESP),
        .M03_AXI_bvalid(axi_cpu_interconnect_M03_AXI_BVALID),
        .M03_AXI_rdata(axi_cpu_interconnect_M03_AXI_RDATA),
        .M03_AXI_rready(axi_cpu_interconnect_M03_AXI_RREADY),
        .M03_AXI_rresp(axi_cpu_interconnect_M03_AXI_RRESP),
        .M03_AXI_rvalid(axi_cpu_interconnect_M03_AXI_RVALID),
        .M03_AXI_wdata(axi_cpu_interconnect_M03_AXI_WDATA),
        .M03_AXI_wready(axi_cpu_interconnect_M03_AXI_WREADY),
        .M03_AXI_wstrb(axi_cpu_interconnect_M03_AXI_WSTRB),
        .M03_AXI_wvalid(axi_cpu_interconnect_M03_AXI_WVALID),
        .M04_ACLK(sys_cpu_clk),
        .M04_ARESETN(sys_cpu_resetn),
        .M04_AXI_araddr(axi_cpu_interconnect_M04_AXI_ARADDR),
        .M04_AXI_arprot(axi_cpu_interconnect_M04_AXI_ARPROT),
        .M04_AXI_arready(axi_cpu_interconnect_M04_AXI_ARREADY),
        .M04_AXI_arvalid(axi_cpu_interconnect_M04_AXI_ARVALID),
        .M04_AXI_awaddr(axi_cpu_interconnect_M04_AXI_AWADDR),
        .M04_AXI_awprot(axi_cpu_interconnect_M04_AXI_AWPROT),
        .M04_AXI_awready(axi_cpu_interconnect_M04_AXI_AWREADY),
        .M04_AXI_awvalid(axi_cpu_interconnect_M04_AXI_AWVALID),
        .M04_AXI_bready(axi_cpu_interconnect_M04_AXI_BREADY),
        .M04_AXI_bresp(axi_cpu_interconnect_M04_AXI_BRESP),
        .M04_AXI_bvalid(axi_cpu_interconnect_M04_AXI_BVALID),
        .M04_AXI_rdata(axi_cpu_interconnect_M04_AXI_RDATA),
        .M04_AXI_rready(axi_cpu_interconnect_M04_AXI_RREADY),
        .M04_AXI_rresp(axi_cpu_interconnect_M04_AXI_RRESP),
        .M04_AXI_rvalid(axi_cpu_interconnect_M04_AXI_RVALID),
        .M04_AXI_wdata(axi_cpu_interconnect_M04_AXI_WDATA),
        .M04_AXI_wready(axi_cpu_interconnect_M04_AXI_WREADY),
        .M04_AXI_wstrb(axi_cpu_interconnect_M04_AXI_WSTRB),
        .M04_AXI_wvalid(axi_cpu_interconnect_M04_AXI_WVALID),
        .M05_ACLK(sys_cpu_clk),
        .M05_ARESETN(sys_cpu_resetn),
        .M05_AXI_araddr(axi_cpu_interconnect_M05_AXI_ARADDR),
        .M05_AXI_arprot(axi_cpu_interconnect_M05_AXI_ARPROT),
        .M05_AXI_arready(axi_cpu_interconnect_M05_AXI_ARREADY),
        .M05_AXI_arvalid(axi_cpu_interconnect_M05_AXI_ARVALID),
        .M05_AXI_awaddr(axi_cpu_interconnect_M05_AXI_AWADDR),
        .M05_AXI_awprot(axi_cpu_interconnect_M05_AXI_AWPROT),
        .M05_AXI_awready(axi_cpu_interconnect_M05_AXI_AWREADY),
        .M05_AXI_awvalid(axi_cpu_interconnect_M05_AXI_AWVALID),
        .M05_AXI_bready(axi_cpu_interconnect_M05_AXI_BREADY),
        .M05_AXI_bresp(axi_cpu_interconnect_M05_AXI_BRESP),
        .M05_AXI_bvalid(axi_cpu_interconnect_M05_AXI_BVALID),
        .M05_AXI_rdata(axi_cpu_interconnect_M05_AXI_RDATA),
        .M05_AXI_rready(axi_cpu_interconnect_M05_AXI_RREADY),
        .M05_AXI_rresp(axi_cpu_interconnect_M05_AXI_RRESP),
        .M05_AXI_rvalid(axi_cpu_interconnect_M05_AXI_RVALID),
        .M05_AXI_wdata(axi_cpu_interconnect_M05_AXI_WDATA),
        .M05_AXI_wready(axi_cpu_interconnect_M05_AXI_WREADY),
        .M05_AXI_wstrb(axi_cpu_interconnect_M05_AXI_WSTRB),
        .M05_AXI_wvalid(axi_cpu_interconnect_M05_AXI_WVALID),
        .M06_ACLK(sys_cpu_clk),
        .M06_ARESETN(sys_cpu_resetn),
        .M06_AXI_araddr(axi_cpu_interconnect_M06_AXI_ARADDR),
        .M06_AXI_arprot(axi_cpu_interconnect_M06_AXI_ARPROT),
        .M06_AXI_arready(axi_cpu_interconnect_M06_AXI_ARREADY),
        .M06_AXI_arvalid(axi_cpu_interconnect_M06_AXI_ARVALID),
        .M06_AXI_awaddr(axi_cpu_interconnect_M06_AXI_AWADDR),
        .M06_AXI_awprot(axi_cpu_interconnect_M06_AXI_AWPROT),
        .M06_AXI_awready(axi_cpu_interconnect_M06_AXI_AWREADY),
        .M06_AXI_awvalid(axi_cpu_interconnect_M06_AXI_AWVALID),
        .M06_AXI_bready(axi_cpu_interconnect_M06_AXI_BREADY),
        .M06_AXI_bresp(axi_cpu_interconnect_M06_AXI_BRESP),
        .M06_AXI_bvalid(axi_cpu_interconnect_M06_AXI_BVALID),
        .M06_AXI_rdata(axi_cpu_interconnect_M06_AXI_RDATA),
        .M06_AXI_rready(axi_cpu_interconnect_M06_AXI_RREADY),
        .M06_AXI_rresp(axi_cpu_interconnect_M06_AXI_RRESP),
        .M06_AXI_rvalid(axi_cpu_interconnect_M06_AXI_RVALID),
        .M06_AXI_wdata(axi_cpu_interconnect_M06_AXI_WDATA),
        .M06_AXI_wready(axi_cpu_interconnect_M06_AXI_WREADY),
        .M06_AXI_wstrb(axi_cpu_interconnect_M06_AXI_WSTRB),
        .M06_AXI_wvalid(axi_cpu_interconnect_M06_AXI_WVALID),
        .M07_ACLK(sys_cpu_clk),
        .M07_ARESETN(sys_cpu_resetn),
        .M07_AXI_araddr(axi_cpu_interconnect_M07_AXI_ARADDR),
        .M07_AXI_arprot(axi_cpu_interconnect_M07_AXI_ARPROT),
        .M07_AXI_arready(axi_cpu_interconnect_M07_AXI_ARREADY),
        .M07_AXI_arvalid(axi_cpu_interconnect_M07_AXI_ARVALID),
        .M07_AXI_awaddr(axi_cpu_interconnect_M07_AXI_AWADDR),
        .M07_AXI_awprot(axi_cpu_interconnect_M07_AXI_AWPROT),
        .M07_AXI_awready(axi_cpu_interconnect_M07_AXI_AWREADY),
        .M07_AXI_awvalid(axi_cpu_interconnect_M07_AXI_AWVALID),
        .M07_AXI_bready(axi_cpu_interconnect_M07_AXI_BREADY),
        .M07_AXI_bresp(axi_cpu_interconnect_M07_AXI_BRESP),
        .M07_AXI_bvalid(axi_cpu_interconnect_M07_AXI_BVALID),
        .M07_AXI_rdata(axi_cpu_interconnect_M07_AXI_RDATA),
        .M07_AXI_rready(axi_cpu_interconnect_M07_AXI_RREADY),
        .M07_AXI_rresp(axi_cpu_interconnect_M07_AXI_RRESP),
        .M07_AXI_rvalid(axi_cpu_interconnect_M07_AXI_RVALID),
        .M07_AXI_wdata(axi_cpu_interconnect_M07_AXI_WDATA),
        .M07_AXI_wready(axi_cpu_interconnect_M07_AXI_WREADY),
        .M07_AXI_wstrb(axi_cpu_interconnect_M07_AXI_WSTRB),
        .M07_AXI_wvalid(axi_cpu_interconnect_M07_AXI_WVALID),
        .M08_ACLK(sys_cpu_clk),
        .M08_ARESETN(sys_cpu_resetn),
        .M08_AXI_araddr(axi_cpu_interconnect_M08_AXI_ARADDR),
        .M08_AXI_arprot(axi_cpu_interconnect_M08_AXI_ARPROT),
        .M08_AXI_arready(axi_cpu_interconnect_M08_AXI_ARREADY),
        .M08_AXI_arvalid(axi_cpu_interconnect_M08_AXI_ARVALID),
        .M08_AXI_awaddr(axi_cpu_interconnect_M08_AXI_AWADDR),
        .M08_AXI_awprot(axi_cpu_interconnect_M08_AXI_AWPROT),
        .M08_AXI_awready(axi_cpu_interconnect_M08_AXI_AWREADY),
        .M08_AXI_awvalid(axi_cpu_interconnect_M08_AXI_AWVALID),
        .M08_AXI_bready(axi_cpu_interconnect_M08_AXI_BREADY),
        .M08_AXI_bresp(axi_cpu_interconnect_M08_AXI_BRESP),
        .M08_AXI_bvalid(axi_cpu_interconnect_M08_AXI_BVALID),
        .M08_AXI_rdata(axi_cpu_interconnect_M08_AXI_RDATA),
        .M08_AXI_rready(axi_cpu_interconnect_M08_AXI_RREADY),
        .M08_AXI_rresp(axi_cpu_interconnect_M08_AXI_RRESP),
        .M08_AXI_rvalid(axi_cpu_interconnect_M08_AXI_RVALID),
        .M08_AXI_wdata(axi_cpu_interconnect_M08_AXI_WDATA),
        .M08_AXI_wready(axi_cpu_interconnect_M08_AXI_WREADY),
        .M08_AXI_wstrb(axi_cpu_interconnect_M08_AXI_WSTRB),
        .M08_AXI_wvalid(axi_cpu_interconnect_M08_AXI_WVALID),
        .M09_ACLK(sys_cpu_clk),
        .M09_ARESETN(sys_cpu_resetn),
        .M09_AXI_araddr(axi_cpu_interconnect_M09_AXI_ARADDR),
        .M09_AXI_arprot(axi_cpu_interconnect_M09_AXI_ARPROT),
        .M09_AXI_arready(axi_cpu_interconnect_M09_AXI_ARREADY),
        .M09_AXI_arvalid(axi_cpu_interconnect_M09_AXI_ARVALID),
        .M09_AXI_awaddr(axi_cpu_interconnect_M09_AXI_AWADDR),
        .M09_AXI_awprot(axi_cpu_interconnect_M09_AXI_AWPROT),
        .M09_AXI_awready(axi_cpu_interconnect_M09_AXI_AWREADY),
        .M09_AXI_awvalid(axi_cpu_interconnect_M09_AXI_AWVALID),
        .M09_AXI_bready(axi_cpu_interconnect_M09_AXI_BREADY),
        .M09_AXI_bresp(axi_cpu_interconnect_M09_AXI_BRESP),
        .M09_AXI_bvalid(axi_cpu_interconnect_M09_AXI_BVALID),
        .M09_AXI_rdata(axi_cpu_interconnect_M09_AXI_RDATA),
        .M09_AXI_rready(axi_cpu_interconnect_M09_AXI_RREADY),
        .M09_AXI_rresp(axi_cpu_interconnect_M09_AXI_RRESP),
        .M09_AXI_rvalid(axi_cpu_interconnect_M09_AXI_RVALID),
        .M09_AXI_wdata(axi_cpu_interconnect_M09_AXI_WDATA),
        .M09_AXI_wready(axi_cpu_interconnect_M09_AXI_WREADY),
        .M09_AXI_wstrb(axi_cpu_interconnect_M09_AXI_WSTRB),
        .M09_AXI_wvalid(axi_cpu_interconnect_M09_AXI_WVALID),
        .M10_ACLK(sys_cpu_clk),
        .M10_ARESETN(sys_cpu_resetn),
        .M10_AXI_araddr(axi_cpu_interconnect_M10_AXI_ARADDR),
        .M10_AXI_arprot(axi_cpu_interconnect_M10_AXI_ARPROT),
        .M10_AXI_arready(axi_cpu_interconnect_M10_AXI_ARREADY),
        .M10_AXI_arvalid(axi_cpu_interconnect_M10_AXI_ARVALID),
        .M10_AXI_awaddr(axi_cpu_interconnect_M10_AXI_AWADDR),
        .M10_AXI_awprot(axi_cpu_interconnect_M10_AXI_AWPROT),
        .M10_AXI_awready(axi_cpu_interconnect_M10_AXI_AWREADY),
        .M10_AXI_awvalid(axi_cpu_interconnect_M10_AXI_AWVALID),
        .M10_AXI_bready(axi_cpu_interconnect_M10_AXI_BREADY),
        .M10_AXI_bresp(axi_cpu_interconnect_M10_AXI_BRESP),
        .M10_AXI_bvalid(axi_cpu_interconnect_M10_AXI_BVALID),
        .M10_AXI_rdata(axi_cpu_interconnect_M10_AXI_RDATA),
        .M10_AXI_rready(axi_cpu_interconnect_M10_AXI_RREADY),
        .M10_AXI_rresp(axi_cpu_interconnect_M10_AXI_RRESP),
        .M10_AXI_rvalid(axi_cpu_interconnect_M10_AXI_RVALID),
        .M10_AXI_wdata(axi_cpu_interconnect_M10_AXI_WDATA),
        .M10_AXI_wready(axi_cpu_interconnect_M10_AXI_WREADY),
        .M10_AXI_wstrb(axi_cpu_interconnect_M10_AXI_WSTRB),
        .M10_AXI_wvalid(axi_cpu_interconnect_M10_AXI_WVALID),
        .M11_ACLK(sys_cpu_clk),
        .M11_ARESETN(sys_cpu_resetn),
        .M11_AXI_araddr(axi_cpu_interconnect_M11_AXI_ARADDR),
        .M11_AXI_arprot(axi_cpu_interconnect_M11_AXI_ARPROT),
        .M11_AXI_arready(axi_cpu_interconnect_M11_AXI_ARREADY),
        .M11_AXI_arvalid(axi_cpu_interconnect_M11_AXI_ARVALID),
        .M11_AXI_awaddr(axi_cpu_interconnect_M11_AXI_AWADDR),
        .M11_AXI_awprot(axi_cpu_interconnect_M11_AXI_AWPROT),
        .M11_AXI_awready(axi_cpu_interconnect_M11_AXI_AWREADY),
        .M11_AXI_awvalid(axi_cpu_interconnect_M11_AXI_AWVALID),
        .M11_AXI_bready(axi_cpu_interconnect_M11_AXI_BREADY),
        .M11_AXI_bresp(axi_cpu_interconnect_M11_AXI_BRESP),
        .M11_AXI_bvalid(axi_cpu_interconnect_M11_AXI_BVALID),
        .M11_AXI_rdata(axi_cpu_interconnect_M11_AXI_RDATA),
        .M11_AXI_rready(axi_cpu_interconnect_M11_AXI_RREADY),
        .M11_AXI_rresp(axi_cpu_interconnect_M11_AXI_RRESP),
        .M11_AXI_rvalid(axi_cpu_interconnect_M11_AXI_RVALID),
        .M11_AXI_wdata(axi_cpu_interconnect_M11_AXI_WDATA),
        .M11_AXI_wready(axi_cpu_interconnect_M11_AXI_WREADY),
        .M11_AXI_wstrb(axi_cpu_interconnect_M11_AXI_WSTRB),
        .M11_AXI_wvalid(axi_cpu_interconnect_M11_AXI_WVALID),
        .M12_ACLK(sys_cpu_clk),
        .M12_ARESETN(sys_cpu_resetn),
        .M12_AXI_araddr(axi_cpu_interconnect_M12_AXI_ARADDR),
        .M12_AXI_arprot(axi_cpu_interconnect_M12_AXI_ARPROT),
        .M12_AXI_arready(axi_cpu_interconnect_M12_AXI_ARREADY),
        .M12_AXI_arvalid(axi_cpu_interconnect_M12_AXI_ARVALID),
        .M12_AXI_awaddr(axi_cpu_interconnect_M12_AXI_AWADDR),
        .M12_AXI_awprot(axi_cpu_interconnect_M12_AXI_AWPROT),
        .M12_AXI_awready(axi_cpu_interconnect_M12_AXI_AWREADY),
        .M12_AXI_awvalid(axi_cpu_interconnect_M12_AXI_AWVALID),
        .M12_AXI_bready(axi_cpu_interconnect_M12_AXI_BREADY),
        .M12_AXI_bresp(axi_cpu_interconnect_M12_AXI_BRESP),
        .M12_AXI_bvalid(axi_cpu_interconnect_M12_AXI_BVALID),
        .M12_AXI_rdata(axi_cpu_interconnect_M12_AXI_RDATA),
        .M12_AXI_rready(axi_cpu_interconnect_M12_AXI_RREADY),
        .M12_AXI_rresp(axi_cpu_interconnect_M12_AXI_RRESP),
        .M12_AXI_rvalid(axi_cpu_interconnect_M12_AXI_RVALID),
        .M12_AXI_wdata(axi_cpu_interconnect_M12_AXI_WDATA),
        .M12_AXI_wready(axi_cpu_interconnect_M12_AXI_WREADY),
        .M12_AXI_wstrb(axi_cpu_interconnect_M12_AXI_WSTRB),
        .M12_AXI_wvalid(axi_cpu_interconnect_M12_AXI_WVALID),
        .M13_ACLK(sys_cpu_clk),
        .M13_ARESETN(sys_cpu_resetn),
        .M13_AXI_araddr(axi_cpu_interconnect_M13_AXI_ARADDR),
        .M13_AXI_arprot(axi_cpu_interconnect_M13_AXI_ARPROT),
        .M13_AXI_arready(axi_cpu_interconnect_M13_AXI_ARREADY),
        .M13_AXI_arvalid(axi_cpu_interconnect_M13_AXI_ARVALID),
        .M13_AXI_awaddr(axi_cpu_interconnect_M13_AXI_AWADDR),
        .M13_AXI_awprot(axi_cpu_interconnect_M13_AXI_AWPROT),
        .M13_AXI_awready(axi_cpu_interconnect_M13_AXI_AWREADY),
        .M13_AXI_awvalid(axi_cpu_interconnect_M13_AXI_AWVALID),
        .M13_AXI_bready(axi_cpu_interconnect_M13_AXI_BREADY),
        .M13_AXI_bresp(axi_cpu_interconnect_M13_AXI_BRESP),
        .M13_AXI_bvalid(axi_cpu_interconnect_M13_AXI_BVALID),
        .M13_AXI_rdata(axi_cpu_interconnect_M13_AXI_RDATA),
        .M13_AXI_rready(axi_cpu_interconnect_M13_AXI_RREADY),
        .M13_AXI_rresp(axi_cpu_interconnect_M13_AXI_RRESP),
        .M13_AXI_rvalid(axi_cpu_interconnect_M13_AXI_RVALID),
        .M13_AXI_wdata(axi_cpu_interconnect_M13_AXI_WDATA),
        .M13_AXI_wready(axi_cpu_interconnect_M13_AXI_WREADY),
        .M13_AXI_wstrb(axi_cpu_interconnect_M13_AXI_WSTRB),
        .M13_AXI_wvalid(axi_cpu_interconnect_M13_AXI_WVALID),
        .M14_ACLK(sys_cpu_clk),
        .M14_ARESETN(sys_cpu_resetn),
        .M14_AXI_araddr(axi_cpu_interconnect_M14_AXI_ARADDR),
        .M14_AXI_arprot(axi_cpu_interconnect_M14_AXI_ARPROT),
        .M14_AXI_arready(axi_cpu_interconnect_M14_AXI_ARREADY),
        .M14_AXI_arvalid(axi_cpu_interconnect_M14_AXI_ARVALID),
        .M14_AXI_awaddr(axi_cpu_interconnect_M14_AXI_AWADDR),
        .M14_AXI_awprot(axi_cpu_interconnect_M14_AXI_AWPROT),
        .M14_AXI_awready(axi_cpu_interconnect_M14_AXI_AWREADY),
        .M14_AXI_awvalid(axi_cpu_interconnect_M14_AXI_AWVALID),
        .M14_AXI_bready(axi_cpu_interconnect_M14_AXI_BREADY),
        .M14_AXI_bresp(axi_cpu_interconnect_M14_AXI_BRESP),
        .M14_AXI_bvalid(axi_cpu_interconnect_M14_AXI_BVALID),
        .M14_AXI_rdata(axi_cpu_interconnect_M14_AXI_RDATA),
        .M14_AXI_rready(axi_cpu_interconnect_M14_AXI_RREADY),
        .M14_AXI_rresp(axi_cpu_interconnect_M14_AXI_RRESP),
        .M14_AXI_rvalid(axi_cpu_interconnect_M14_AXI_RVALID),
        .M14_AXI_wdata(axi_cpu_interconnect_M14_AXI_WDATA),
        .M14_AXI_wready(axi_cpu_interconnect_M14_AXI_WREADY),
        .M14_AXI_wstrb(axi_cpu_interconnect_M14_AXI_WSTRB),
        .M14_AXI_wvalid(axi_cpu_interconnect_M14_AXI_WVALID),
        .M15_ACLK(sys_cpu_clk),
        .M15_ARESETN(sys_cpu_resetn),
        .M15_AXI_araddr(axi_cpu_interconnect_M15_AXI_ARADDR),
        .M15_AXI_arprot(axi_cpu_interconnect_M15_AXI_ARPROT),
        .M15_AXI_arready(axi_cpu_interconnect_M15_AXI_ARREADY),
        .M15_AXI_arvalid(axi_cpu_interconnect_M15_AXI_ARVALID),
        .M15_AXI_awaddr(axi_cpu_interconnect_M15_AXI_AWADDR),
        .M15_AXI_awprot(axi_cpu_interconnect_M15_AXI_AWPROT),
        .M15_AXI_awready(axi_cpu_interconnect_M15_AXI_AWREADY),
        .M15_AXI_awvalid(axi_cpu_interconnect_M15_AXI_AWVALID),
        .M15_AXI_bready(axi_cpu_interconnect_M15_AXI_BREADY),
        .M15_AXI_bresp(axi_cpu_interconnect_M15_AXI_BRESP),
        .M15_AXI_bvalid(axi_cpu_interconnect_M15_AXI_BVALID),
        .M15_AXI_rdata(axi_cpu_interconnect_M15_AXI_RDATA),
        .M15_AXI_rready(axi_cpu_interconnect_M15_AXI_RREADY),
        .M15_AXI_rresp(axi_cpu_interconnect_M15_AXI_RRESP),
        .M15_AXI_rvalid(axi_cpu_interconnect_M15_AXI_RVALID),
        .M15_AXI_wdata(axi_cpu_interconnect_M15_AXI_WDATA),
        .M15_AXI_wready(axi_cpu_interconnect_M15_AXI_WREADY),
        .M15_AXI_wstrb(axi_cpu_interconnect_M15_AXI_WSTRB),
        .M15_AXI_wvalid(axi_cpu_interconnect_M15_AXI_WVALID),
        .S00_ACLK(sys_cpu_clk),
        .S00_ARESETN(sys_cpu_resetn),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arburst(S00_AXI_1_ARBURST),
        .S00_AXI_arcache(S00_AXI_1_ARCACHE),
        .S00_AXI_arid(S00_AXI_1_ARID),
        .S00_AXI_arlen(S00_AXI_1_ARLEN),
        .S00_AXI_arlock(S00_AXI_1_ARLOCK),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arqos(S00_AXI_1_ARQOS),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arsize(S00_AXI_1_ARSIZE),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awburst(S00_AXI_1_AWBURST),
        .S00_AXI_awcache(S00_AXI_1_AWCACHE),
        .S00_AXI_awid(S00_AXI_1_AWID),
        .S00_AXI_awlen(S00_AXI_1_AWLEN),
        .S00_AXI_awlock(S00_AXI_1_AWLOCK),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awqos(S00_AXI_1_AWQOS),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awsize(S00_AXI_1_AWSIZE),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bid(S00_AXI_1_BID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rid(S00_AXI_1_RID),
        .S00_AXI_rlast(S00_AXI_1_RLAST),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wid(S00_AXI_1_WID),
        .S00_AXI_wlast(S00_AXI_1_WLAST),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID));
  system_axi_ddr_cntrl_0 axi_ddr_cntrl
       (.aresetn(axi_rstgen_peripheral_aresetn),
        .ddr3_addr(axi_ddr_cntrl_DDR3_ADDR),
        .ddr3_ba(axi_ddr_cntrl_DDR3_BA),
        .ddr3_cas_n(axi_ddr_cntrl_DDR3_CAS_N),
        .ddr3_ck_n(axi_ddr_cntrl_DDR3_CK_N),
        .ddr3_ck_p(axi_ddr_cntrl_DDR3_CK_P),
        .ddr3_cke(axi_ddr_cntrl_DDR3_CKE),
        .ddr3_cs_n(axi_ddr_cntrl_DDR3_CS_N),
        .ddr3_dm(axi_ddr_cntrl_DDR3_DM),
        .ddr3_dq(ddr3_dq[63:0]),
        .ddr3_dqs_n(ddr3_dqs_n[7:0]),
        .ddr3_dqs_p(ddr3_dqs_p[7:0]),
        .ddr3_odt(axi_ddr_cntrl_DDR3_ODT),
        .ddr3_ras_n(axi_ddr_cntrl_DDR3_RAS_N),
        .ddr3_reset_n(axi_ddr_cntrl_DDR3_RESET_N),
        .ddr3_we_n(axi_ddr_cntrl_DDR3_WE_N),
        .device_temp_i(GND_12_dout),
        .init_calib_complete(axi_ddr_cntrl_init_calib_complete),
        .s_axi_araddr(axi_ad9680_offload_MAXI_0_ARADDR),
        .s_axi_arburst(axi_ad9680_offload_MAXI_0_ARBURST),
        .s_axi_arcache({1'b0,1'b0,1'b1,1'b1}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen(axi_ad9680_offload_MAXI_0_ARLEN),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(axi_ad9680_offload_MAXI_0_ARREADY),
        .s_axi_arsize(axi_ad9680_offload_MAXI_0_ARSIZE),
        .s_axi_arvalid(axi_ad9680_offload_MAXI_0_ARVALID),
        .s_axi_awaddr(axi_ad9680_offload_MAXI_0_AWADDR),
        .s_axi_awburst(axi_ad9680_offload_MAXI_0_AWBURST),
        .s_axi_awcache({1'b0,1'b0,1'b1,1'b1}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen(axi_ad9680_offload_MAXI_0_AWLEN),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(axi_ad9680_offload_MAXI_0_AWREADY),
        .s_axi_awsize(axi_ad9680_offload_MAXI_0_AWSIZE),
        .s_axi_awvalid(axi_ad9680_offload_MAXI_0_AWVALID),
        .s_axi_bready(axi_ad9680_offload_MAXI_0_BREADY),
        .s_axi_bresp(axi_ad9680_offload_MAXI_0_BRESP),
        .s_axi_bvalid(axi_ad9680_offload_MAXI_0_BVALID),
        .s_axi_rdata(axi_ad9680_offload_MAXI_0_RDATA),
        .s_axi_rlast(axi_ad9680_offload_MAXI_0_RLAST),
        .s_axi_rready(axi_ad9680_offload_MAXI_0_RREADY),
        .s_axi_rresp(axi_ad9680_offload_MAXI_0_RRESP),
        .s_axi_rvalid(axi_ad9680_offload_MAXI_0_RVALID),
        .s_axi_wdata(axi_ad9680_offload_MAXI_0_WDATA),
        .s_axi_wlast(axi_ad9680_offload_MAXI_0_WLAST),
        .s_axi_wready(axi_ad9680_offload_MAXI_0_WREADY),
        .s_axi_wstrb(axi_ad9680_offload_MAXI_0_WSTRB),
        .s_axi_wvalid(axi_ad9680_offload_MAXI_0_WVALID),
        .sys_clk_n(sys_clk_1_CLK_N),
        .sys_clk_p(sys_clk_1_CLK_P),
        .sys_rst(sys_rst_1),
        .ui_clk(axi_ddr_cntrl_ui_clk));
  system_axi_hdmi_clkgen_0 axi_hdmi_clkgen
       (.clk(sys_200m_clk),
        .clk_0(axi_hdmi_clkgen_clk_0),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M02_AXI_ARADDR[15:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M02_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M02_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M02_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M02_AXI_AWADDR[15:0]),
        .s_axi_awprot(axi_cpu_interconnect_M02_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M02_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M02_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M02_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M02_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M02_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M02_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M02_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M02_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M02_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M02_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M02_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M02_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M02_AXI_WVALID));
  system_axi_hdmi_core_0 axi_hdmi_core
       (.hdmi_24_data(axi_hdmi_core_hdmi_24_data),
        .hdmi_24_data_e(axi_hdmi_core_hdmi_24_data_e),
        .hdmi_24_hsync(axi_hdmi_core_hdmi_24_hsync),
        .hdmi_24_vsync(axi_hdmi_core_hdmi_24_vsync),
        .hdmi_out_clk(axi_hdmi_core_hdmi_out_clk),
        .reference_clk(axi_hdmi_clkgen_clk_0),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M04_AXI_ARADDR[15:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M04_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M04_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M04_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M04_AXI_AWADDR[15:0]),
        .s_axi_awprot(axi_cpu_interconnect_M04_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M04_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M04_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M04_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M04_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M04_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M04_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M04_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M04_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M04_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M04_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M04_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M04_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M04_AXI_WVALID),
        .vdma_clk(sys_cpu_clk),
        .vdma_data(axi_hdmi_dma_m_axis_TDATA),
        .vdma_end_of_frame(axi_hdmi_dma_m_axis_TLAST),
        .vdma_ready(axi_hdmi_dma_m_axis_TREADY),
        .vdma_valid(axi_hdmi_dma_m_axis_TVALID));
  system_axi_hdmi_dma_0 axi_hdmi_dma
       (.irq(axi_hdmi_dma_irq),
        .m_axis_aclk(sys_cpu_clk),
        .m_axis_data(axi_hdmi_dma_m_axis_TDATA),
        .m_axis_last(axi_hdmi_dma_m_axis_TLAST),
        .m_axis_ready(axi_hdmi_dma_m_axis_TREADY),
        .m_axis_valid(axi_hdmi_dma_m_axis_TVALID),
        .m_src_axi_aclk(sys_cpu_clk),
        .m_src_axi_araddr(axi_hdmi_dma_m_src_axi_ARADDR),
        .m_src_axi_arburst(axi_hdmi_dma_m_src_axi_ARBURST),
        .m_src_axi_arcache(axi_hdmi_dma_m_src_axi_ARCACHE),
        .m_src_axi_aresetn(sys_cpu_resetn),
        .m_src_axi_arlen(axi_hdmi_dma_m_src_axi_ARLEN),
        .m_src_axi_arprot(axi_hdmi_dma_m_src_axi_ARPROT),
        .m_src_axi_arready(axi_hdmi_dma_m_src_axi_ARREADY),
        .m_src_axi_arsize(axi_hdmi_dma_m_src_axi_ARSIZE),
        .m_src_axi_arvalid(axi_hdmi_dma_m_src_axi_ARVALID),
        .m_src_axi_rdata(axi_hdmi_dma_m_src_axi_RDATA),
        .m_src_axi_rlast(axi_hdmi_dma_m_src_axi_RLAST),
        .m_src_axi_rready(axi_hdmi_dma_m_src_axi_RREADY),
        .m_src_axi_rresp(axi_hdmi_dma_m_src_axi_RRESP),
        .m_src_axi_rvalid(axi_hdmi_dma_m_src_axi_RVALID),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M03_AXI_ARADDR[10:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M03_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M03_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M03_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M03_AXI_AWADDR[10:0]),
        .s_axi_awprot(axi_cpu_interconnect_M03_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M03_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M03_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M03_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M03_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M03_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M03_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M03_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M03_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M03_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M03_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M03_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M03_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M03_AXI_WVALID));
  system_axi_hp0_interconnect_0 axi_hp0_interconnect
       (.M00_AXI_araddr(axi_hp0_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_hp0_interconnect_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_hp0_interconnect_M00_AXI_ARCACHE),
        .M00_AXI_arlen(axi_hp0_interconnect_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_hp0_interconnect_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_hp0_interconnect_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_hp0_interconnect_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_hp0_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_hp0_interconnect_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_hp0_interconnect_M00_AXI_ARVALID),
        .M00_AXI_rdata(axi_hp0_interconnect_M00_AXI_RDATA),
        .M00_AXI_rlast(axi_hp0_interconnect_M00_AXI_RLAST),
        .M00_AXI_rready(axi_hp0_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_hp0_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_hp0_interconnect_M00_AXI_RVALID),
        .S00_AXI_araddr(axi_hdmi_dma_m_src_axi_ARADDR),
        .S00_AXI_arburst(axi_hdmi_dma_m_src_axi_ARBURST),
        .S00_AXI_arcache(axi_hdmi_dma_m_src_axi_ARCACHE),
        .S00_AXI_arlen(axi_hdmi_dma_m_src_axi_ARLEN),
        .S00_AXI_arlock({1'b0,1'b0}),
        .S00_AXI_arprot(axi_hdmi_dma_m_src_axi_ARPROT),
        .S00_AXI_arqos({1'b0,1'b0,1'b0,1'b0}),
        .S00_AXI_arready(axi_hdmi_dma_m_src_axi_ARREADY),
        .S00_AXI_arsize(axi_hdmi_dma_m_src_axi_ARSIZE),
        .S00_AXI_arvalid(axi_hdmi_dma_m_src_axi_ARVALID),
        .S00_AXI_rdata(axi_hdmi_dma_m_src_axi_RDATA),
        .S00_AXI_rlast(axi_hdmi_dma_m_src_axi_RLAST),
        .S00_AXI_rready(axi_hdmi_dma_m_src_axi_RREADY),
        .S00_AXI_rresp(axi_hdmi_dma_m_src_axi_RRESP),
        .S00_AXI_rvalid(axi_hdmi_dma_m_src_axi_RVALID),
        .aclk(sys_cpu_clk),
        .aresetn(sys_cpu_resetn));
  system_axi_hp1_interconnect_0 axi_hp1_interconnect
       (.M00_AXI_araddr(axi_hp1_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_hp1_interconnect_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_hp1_interconnect_M00_AXI_ARCACHE),
        .M00_AXI_arlen(axi_hp1_interconnect_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_hp1_interconnect_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_hp1_interconnect_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_hp1_interconnect_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_hp1_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_hp1_interconnect_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_hp1_interconnect_M00_AXI_ARVALID),
        .M00_AXI_rdata(axi_hp1_interconnect_M00_AXI_RDATA),
        .M00_AXI_rlast(axi_hp1_interconnect_M00_AXI_RLAST),
        .M00_AXI_rready(axi_hp1_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_hp1_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_hp1_interconnect_M00_AXI_RVALID),
        .S00_AXI_araddr(axi_ad9144_dma_m_src_axi_ARADDR),
        .S00_AXI_arburst(axi_ad9144_dma_m_src_axi_ARBURST),
        .S00_AXI_arcache(axi_ad9144_dma_m_src_axi_ARCACHE),
        .S00_AXI_arlen(axi_ad9144_dma_m_src_axi_ARLEN),
        .S00_AXI_arlock({1'b0,1'b0}),
        .S00_AXI_arprot(axi_ad9144_dma_m_src_axi_ARPROT),
        .S00_AXI_arqos({1'b0,1'b0,1'b0,1'b0}),
        .S00_AXI_arready(axi_ad9144_dma_m_src_axi_ARREADY),
        .S00_AXI_arsize(axi_ad9144_dma_m_src_axi_ARSIZE),
        .S00_AXI_arvalid(axi_ad9144_dma_m_src_axi_ARVALID),
        .S00_AXI_rdata(axi_ad9144_dma_m_src_axi_RDATA),
        .S00_AXI_rlast(axi_ad9144_dma_m_src_axi_RLAST),
        .S00_AXI_rready(axi_ad9144_dma_m_src_axi_RREADY),
        .S00_AXI_rresp(axi_ad9144_dma_m_src_axi_RRESP),
        .S00_AXI_rvalid(axi_ad9144_dma_m_src_axi_RVALID),
        .aclk(sys_cpu_clk),
        .aresetn(sys_cpu_resetn));
  system_axi_hp2_interconnect_0 axi_hp2_interconnect
       (.M00_AXI_awaddr(axi_hp2_interconnect_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_hp2_interconnect_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_hp2_interconnect_M00_AXI_AWCACHE),
        .M00_AXI_awlen(axi_hp2_interconnect_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_hp2_interconnect_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_hp2_interconnect_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_hp2_interconnect_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_hp2_interconnect_M00_AXI_AWREADY),
        .M00_AXI_awsize(axi_hp2_interconnect_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_hp2_interconnect_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_hp2_interconnect_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_hp2_interconnect_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_hp2_interconnect_M00_AXI_BVALID),
        .M00_AXI_wdata(axi_hp2_interconnect_M00_AXI_WDATA),
        .M00_AXI_wlast(axi_hp2_interconnect_M00_AXI_WLAST),
        .M00_AXI_wready(axi_hp2_interconnect_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_hp2_interconnect_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_hp2_interconnect_M00_AXI_WVALID),
        .S00_AXI_awaddr(axi_ad9680_dma_m_dest_axi_AWADDR),
        .S00_AXI_awburst(axi_ad9680_dma_m_dest_axi_AWBURST),
        .S00_AXI_awcache(axi_ad9680_dma_m_dest_axi_AWCACHE),
        .S00_AXI_awlen(axi_ad9680_dma_m_dest_axi_AWLEN),
        .S00_AXI_awlock({1'b0,1'b0}),
        .S00_AXI_awprot(axi_ad9680_dma_m_dest_axi_AWPROT),
        .S00_AXI_awqos({1'b0,1'b0,1'b0,1'b0}),
        .S00_AXI_awready(axi_ad9680_dma_m_dest_axi_AWREADY),
        .S00_AXI_awsize(axi_ad9680_dma_m_dest_axi_AWSIZE),
        .S00_AXI_awvalid(axi_ad9680_dma_m_dest_axi_AWVALID),
        .S00_AXI_bready(axi_ad9680_dma_m_dest_axi_BREADY),
        .S00_AXI_bresp(axi_ad9680_dma_m_dest_axi_BRESP),
        .S00_AXI_bvalid(axi_ad9680_dma_m_dest_axi_BVALID),
        .S00_AXI_wdata(axi_ad9680_dma_m_dest_axi_WDATA),
        .S00_AXI_wlast(axi_ad9680_dma_m_dest_axi_WLAST),
        .S00_AXI_wready(axi_ad9680_dma_m_dest_axi_WREADY),
        .S00_AXI_wstrb(axi_ad9680_dma_m_dest_axi_WSTRB),
        .S00_AXI_wvalid(axi_ad9680_dma_m_dest_axi_WVALID),
        .aclk(sys_cpu_clk),
        .aresetn(sys_cpu_resetn));
  system_axi_hp3_interconnect_0 axi_hp3_interconnect
       (.M00_AXI_araddr(axi_hp3_interconnect_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_hp3_interconnect_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_hp3_interconnect_M00_AXI_ARCACHE),
        .M00_AXI_arlen(axi_hp3_interconnect_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_hp3_interconnect_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_hp3_interconnect_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_hp3_interconnect_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_hp3_interconnect_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_hp3_interconnect_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_hp3_interconnect_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_hp3_interconnect_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_hp3_interconnect_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_hp3_interconnect_M00_AXI_AWCACHE),
        .M00_AXI_awlen(axi_hp3_interconnect_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_hp3_interconnect_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_hp3_interconnect_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_hp3_interconnect_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_hp3_interconnect_M00_AXI_AWREADY),
        .M00_AXI_awsize(axi_hp3_interconnect_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_hp3_interconnect_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_hp3_interconnect_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_hp3_interconnect_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_hp3_interconnect_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_hp3_interconnect_M00_AXI_RDATA),
        .M00_AXI_rlast(axi_hp3_interconnect_M00_AXI_RLAST),
        .M00_AXI_rready(axi_hp3_interconnect_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_hp3_interconnect_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_hp3_interconnect_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_hp3_interconnect_M00_AXI_WDATA),
        .M00_AXI_wlast(axi_hp3_interconnect_M00_AXI_WLAST),
        .M00_AXI_wready(axi_hp3_interconnect_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_hp3_interconnect_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_hp3_interconnect_M00_AXI_WVALID),
        .S00_AXI_araddr(axi_ad9680_xcvr_m_axi_ARADDR),
        .S00_AXI_arprot(axi_ad9680_xcvr_m_axi_ARPROT),
        .S00_AXI_arready(axi_ad9680_xcvr_m_axi_ARREADY),
        .S00_AXI_arvalid(axi_ad9680_xcvr_m_axi_ARVALID),
        .S00_AXI_awaddr(axi_ad9680_xcvr_m_axi_AWADDR),
        .S00_AXI_awprot(axi_ad9680_xcvr_m_axi_AWPROT),
        .S00_AXI_awready(axi_ad9680_xcvr_m_axi_AWREADY),
        .S00_AXI_awvalid(axi_ad9680_xcvr_m_axi_AWVALID),
        .S00_AXI_bready(axi_ad9680_xcvr_m_axi_BREADY),
        .S00_AXI_bresp(axi_ad9680_xcvr_m_axi_BRESP),
        .S00_AXI_bvalid(axi_ad9680_xcvr_m_axi_BVALID),
        .S00_AXI_rdata(axi_ad9680_xcvr_m_axi_RDATA),
        .S00_AXI_rready(axi_ad9680_xcvr_m_axi_RREADY),
        .S00_AXI_rresp(axi_ad9680_xcvr_m_axi_RRESP),
        .S00_AXI_rvalid(axi_ad9680_xcvr_m_axi_RVALID),
        .S00_AXI_wdata(axi_ad9680_xcvr_m_axi_WDATA),
        .S00_AXI_wready(axi_ad9680_xcvr_m_axi_WREADY),
        .S00_AXI_wstrb(axi_ad9680_xcvr_m_axi_WSTRB),
        .S00_AXI_wvalid(axi_ad9680_xcvr_m_axi_WVALID),
        .aclk(sys_cpu_clk),
        .aresetn(sys_cpu_resetn));
  system_axi_iic_main_0 axi_iic_main
       (.iic2intc_irpt(axi_iic_main_iic2intc_irpt),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M00_AXI_ARADDR[8:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arready(axi_cpu_interconnect_M00_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M00_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M00_AXI_AWADDR[8:0]),
        .s_axi_awready(axi_cpu_interconnect_M00_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M00_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M00_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M00_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M00_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M00_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M00_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M00_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M00_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M00_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M00_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M00_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M00_AXI_WVALID),
        .scl_i(axi_iic_main_IIC_SCL_I),
        .scl_o(axi_iic_main_IIC_SCL_O),
        .scl_t(axi_iic_main_IIC_SCL_T),
        .sda_i(axi_iic_main_IIC_SDA_I),
        .sda_o(axi_iic_main_IIC_SDA_O),
        .sda_t(axi_iic_main_IIC_SDA_T));
  system_axi_rstgen_0 axi_rstgen
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(sys_cpu_resetn),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(axi_rstgen_peripheral_aresetn),
        .slowest_sync_clk(axi_ddr_cntrl_ui_clk));
  system_axi_spdif_tx_core_0 axi_spdif_tx_core
       (.dma_req_aclk(sys_cpu_clk),
        .dma_req_daready(sys_ps7_DMA0_ACK_TREADY),
        .dma_req_datype(sys_ps7_DMA0_ACK_TUSER),
        .dma_req_davalid(sys_ps7_DMA0_ACK_TVALID),
        .dma_req_drlast(axi_spdif_tx_core_dma_req_TLAST),
        .dma_req_drready(axi_spdif_tx_core_dma_req_TREADY),
        .dma_req_drtype(axi_spdif_tx_core_dma_req_TUSER),
        .dma_req_drvalid(axi_spdif_tx_core_dma_req_TVALID),
        .dma_req_rstn(sys_cpu_resetn),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M05_AXI_ARADDR[15:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M05_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M05_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M05_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M05_AXI_AWADDR[15:0]),
        .s_axi_awprot(axi_cpu_interconnect_M05_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M05_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M05_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M05_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M05_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M05_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M05_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M05_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M05_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M05_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M05_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M05_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M05_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M05_AXI_WVALID),
        .spdif_data_clk(sys_audio_clkgen_clk_out1),
        .spdif_tx_o(axi_spdif_tx_core_spdif_tx_o));
  system_axi_sysid_0_0 axi_sysid_0
       (.pr_rom_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rom_addr(axi_sysid_0_rom_addr),
        .s_axi_aclk(sys_cpu_clk),
        .s_axi_araddr(axi_cpu_interconnect_M01_AXI_ARADDR[15:0]),
        .s_axi_aresetn(sys_cpu_resetn),
        .s_axi_arprot(axi_cpu_interconnect_M01_AXI_ARPROT),
        .s_axi_arready(axi_cpu_interconnect_M01_AXI_ARREADY),
        .s_axi_arvalid(axi_cpu_interconnect_M01_AXI_ARVALID),
        .s_axi_awaddr(axi_cpu_interconnect_M01_AXI_AWADDR[15:0]),
        .s_axi_awprot(axi_cpu_interconnect_M01_AXI_AWPROT),
        .s_axi_awready(axi_cpu_interconnect_M01_AXI_AWREADY),
        .s_axi_awvalid(axi_cpu_interconnect_M01_AXI_AWVALID),
        .s_axi_bready(axi_cpu_interconnect_M01_AXI_BREADY),
        .s_axi_bresp(axi_cpu_interconnect_M01_AXI_BRESP),
        .s_axi_bvalid(axi_cpu_interconnect_M01_AXI_BVALID),
        .s_axi_rdata(axi_cpu_interconnect_M01_AXI_RDATA),
        .s_axi_rready(axi_cpu_interconnect_M01_AXI_RREADY),
        .s_axi_rresp(axi_cpu_interconnect_M01_AXI_RRESP),
        .s_axi_rvalid(axi_cpu_interconnect_M01_AXI_RVALID),
        .s_axi_wdata(axi_cpu_interconnect_M01_AXI_WDATA),
        .s_axi_wready(axi_cpu_interconnect_M01_AXI_WREADY),
        .s_axi_wstrb(axi_cpu_interconnect_M01_AXI_WSTRB),
        .s_axi_wvalid(axi_cpu_interconnect_M01_AXI_WVALID),
        .sys_rom_data(rom_sys_0_rom_data));
  system_rom_sys_0_0 rom_sys_0
       (.clk(sys_cpu_clk),
        .rom_addr(axi_sysid_0_rom_addr),
        .rom_data(rom_sys_0_rom_data));
  system_sys_200m_rstgen_0 sys_200m_rstgen
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(sys_ps7_FCLK_RESET1_N),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(sys_200m_resetn),
        .peripheral_reset(sys_200m_reset),
        .slowest_sync_clk(sys_200m_clk));
  system_sys_audio_clkgen_0 sys_audio_clkgen
       (.clk_in1(sys_200m_clk),
        .clk_out1(sys_audio_clkgen_clk_out1),
        .resetn(sys_cpu_resetn));
  system_sys_concat_intc_0 sys_concat_intc
       (.In0(GND_1_dout),
        .In1(GND_1_dout),
        .In10(axi_ad9144_jesd_irq),
        .In11(axi_ad9680_jesd_irq),
        .In12(axi_ad9144_dma_irq),
        .In13(axi_ad9680_dma_irq),
        .In14(axi_iic_main_iic2intc_irpt),
        .In15(axi_hdmi_dma_irq),
        .In2(GND_1_dout),
        .In3(GND_1_dout),
        .In4(GND_1_dout),
        .In5(GND_1_dout),
        .In6(GND_1_dout),
        .In7(GND_1_dout),
        .In8(GND_1_dout),
        .In9(GND_1_dout),
        .dout(sys_concat_intc_dout));
  system_sys_ps7_0 sys_ps7
       (.DDR_Addr(ddr_addr[14:0]),
        .DDR_BankAddr(ddr_ba[2:0]),
        .DDR_CAS_n(ddr_cas_n),
        .DDR_CKE(ddr_cke),
        .DDR_CS_n(ddr_cs_n),
        .DDR_Clk(ddr_ck_p),
        .DDR_Clk_n(ddr_ck_n),
        .DDR_DM(ddr_dm[3:0]),
        .DDR_DQ(ddr_dq[31:0]),
        .DDR_DQS(ddr_dqs_p[3:0]),
        .DDR_DQS_n(ddr_dqs_n[3:0]),
        .DDR_DRSTB(ddr_reset_n),
        .DDR_ODT(ddr_odt),
        .DDR_RAS_n(ddr_ras_n),
        .DDR_VRN(fixed_io_ddr_vrn),
        .DDR_VRP(fixed_io_ddr_vrp),
        .DDR_WEB(ddr_we_n),
        .DMA0_ACLK(sys_cpu_clk),
        .DMA0_DAREADY(sys_ps7_DMA0_ACK_TREADY),
        .DMA0_DATYPE(sys_ps7_DMA0_ACK_TUSER),
        .DMA0_DAVALID(sys_ps7_DMA0_ACK_TVALID),
        .DMA0_DRLAST(axi_spdif_tx_core_dma_req_TLAST),
        .DMA0_DRREADY(axi_spdif_tx_core_dma_req_TREADY),
        .DMA0_DRTYPE(axi_spdif_tx_core_dma_req_TUSER),
        .DMA0_DRVALID(axi_spdif_tx_core_dma_req_TVALID),
        .FCLK_CLK0(sys_cpu_clk),
        .FCLK_CLK1(sys_200m_clk),
        .FCLK_RESET0_N(sys_ps7_FCLK_RESET0_N),
        .FCLK_RESET1_N(sys_ps7_FCLK_RESET1_N),
        .GPIO_I(gpio_i_1),
        .GPIO_O(sys_ps7_GPIO_O),
        .GPIO_T(sys_ps7_GPIO_T),
        .IRQ_F2P(sys_concat_intc_dout),
        .MIO(fixed_io_mio[53:0]),
        .M_AXI_GP0_ACLK(sys_cpu_clk),
        .M_AXI_GP0_ARADDR(S00_AXI_1_ARADDR),
        .M_AXI_GP0_ARBURST(S00_AXI_1_ARBURST),
        .M_AXI_GP0_ARCACHE(S00_AXI_1_ARCACHE),
        .M_AXI_GP0_ARID(S00_AXI_1_ARID),
        .M_AXI_GP0_ARLEN(S00_AXI_1_ARLEN),
        .M_AXI_GP0_ARLOCK(S00_AXI_1_ARLOCK),
        .M_AXI_GP0_ARPROT(S00_AXI_1_ARPROT),
        .M_AXI_GP0_ARQOS(S00_AXI_1_ARQOS),
        .M_AXI_GP0_ARREADY(S00_AXI_1_ARREADY),
        .M_AXI_GP0_ARSIZE(S00_AXI_1_ARSIZE),
        .M_AXI_GP0_ARVALID(S00_AXI_1_ARVALID),
        .M_AXI_GP0_AWADDR(S00_AXI_1_AWADDR),
        .M_AXI_GP0_AWBURST(S00_AXI_1_AWBURST),
        .M_AXI_GP0_AWCACHE(S00_AXI_1_AWCACHE),
        .M_AXI_GP0_AWID(S00_AXI_1_AWID),
        .M_AXI_GP0_AWLEN(S00_AXI_1_AWLEN),
        .M_AXI_GP0_AWLOCK(S00_AXI_1_AWLOCK),
        .M_AXI_GP0_AWPROT(S00_AXI_1_AWPROT),
        .M_AXI_GP0_AWQOS(S00_AXI_1_AWQOS),
        .M_AXI_GP0_AWREADY(S00_AXI_1_AWREADY),
        .M_AXI_GP0_AWSIZE(S00_AXI_1_AWSIZE),
        .M_AXI_GP0_AWVALID(S00_AXI_1_AWVALID),
        .M_AXI_GP0_BID(S00_AXI_1_BID),
        .M_AXI_GP0_BREADY(S00_AXI_1_BREADY),
        .M_AXI_GP0_BRESP(S00_AXI_1_BRESP),
        .M_AXI_GP0_BVALID(S00_AXI_1_BVALID),
        .M_AXI_GP0_RDATA(S00_AXI_1_RDATA),
        .M_AXI_GP0_RID(S00_AXI_1_RID),
        .M_AXI_GP0_RLAST(S00_AXI_1_RLAST),
        .M_AXI_GP0_RREADY(S00_AXI_1_RREADY),
        .M_AXI_GP0_RRESP(S00_AXI_1_RRESP),
        .M_AXI_GP0_RVALID(S00_AXI_1_RVALID),
        .M_AXI_GP0_WDATA(S00_AXI_1_WDATA),
        .M_AXI_GP0_WID(S00_AXI_1_WID),
        .M_AXI_GP0_WLAST(S00_AXI_1_WLAST),
        .M_AXI_GP0_WREADY(S00_AXI_1_WREADY),
        .M_AXI_GP0_WSTRB(S00_AXI_1_WSTRB),
        .M_AXI_GP0_WVALID(S00_AXI_1_WVALID),
        .PS_CLK(fixed_io_ps_clk),
        .PS_PORB(fixed_io_ps_porb),
        .PS_SRSTB(fixed_io_ps_srstb),
        .SPI0_MISO_I(spi0_sdi_i_1),
        .SPI0_MOSI_I(spi0_sdo_i_1),
        .SPI0_MOSI_O(sys_ps7_SPI0_MOSI_O),
        .SPI0_SCLK_I(spi0_clk_i_1),
        .SPI0_SCLK_O(sys_ps7_SPI0_SCLK_O),
        .SPI0_SS1_O(sys_ps7_SPI0_SS1_O),
        .SPI0_SS2_O(sys_ps7_SPI0_SS2_O),
        .SPI0_SS_I(spi0_csn_i_1),
        .SPI0_SS_O(sys_ps7_SPI0_SS_O),
        .SPI1_MISO_I(spi1_sdi_i_1),
        .SPI1_MOSI_I(spi1_sdo_i_1),
        .SPI1_MOSI_O(sys_ps7_SPI1_MOSI_O),
        .SPI1_SCLK_I(spi1_clk_i_1),
        .SPI1_SCLK_O(sys_ps7_SPI1_SCLK_O),
        .SPI1_SS1_O(sys_ps7_SPI1_SS1_O),
        .SPI1_SS2_O(sys_ps7_SPI1_SS2_O),
        .SPI1_SS_I(spi1_csn_i_1),
        .SPI1_SS_O(sys_ps7_SPI1_SS_O),
        .S_AXI_HP0_ACLK(sys_cpu_clk),
        .S_AXI_HP0_ARADDR(axi_hp0_interconnect_M00_AXI_ARADDR),
        .S_AXI_HP0_ARBURST(axi_hp0_interconnect_M00_AXI_ARBURST),
        .S_AXI_HP0_ARCACHE(axi_hp0_interconnect_M00_AXI_ARCACHE),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN(axi_hp0_interconnect_M00_AXI_ARLEN),
        .S_AXI_HP0_ARLOCK(axi_hp0_interconnect_M00_AXI_ARLOCK),
        .S_AXI_HP0_ARPROT(axi_hp0_interconnect_M00_AXI_ARPROT),
        .S_AXI_HP0_ARQOS(axi_hp0_interconnect_M00_AXI_ARQOS),
        .S_AXI_HP0_ARREADY(axi_hp0_interconnect_M00_AXI_ARREADY),
        .S_AXI_HP0_ARSIZE(axi_hp0_interconnect_M00_AXI_ARSIZE),
        .S_AXI_HP0_ARVALID(axi_hp0_interconnect_M00_AXI_ARVALID),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b1}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b1,1'b1}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWSIZE({1'b0,1'b1,1'b1}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_RDATA(axi_hp0_interconnect_M00_AXI_RDATA),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RLAST(axi_hp0_interconnect_M00_AXI_RLAST),
        .S_AXI_HP0_RREADY(axi_hp0_interconnect_M00_AXI_RREADY),
        .S_AXI_HP0_RRESP(axi_hp0_interconnect_M00_AXI_RRESP),
        .S_AXI_HP0_RVALID(axi_hp0_interconnect_M00_AXI_RVALID),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(sys_cpu_clk),
        .S_AXI_HP1_ARADDR(axi_hp1_interconnect_M00_AXI_ARADDR),
        .S_AXI_HP1_ARBURST(axi_hp1_interconnect_M00_AXI_ARBURST),
        .S_AXI_HP1_ARCACHE(axi_hp1_interconnect_M00_AXI_ARCACHE),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN(axi_hp1_interconnect_M00_AXI_ARLEN),
        .S_AXI_HP1_ARLOCK(axi_hp1_interconnect_M00_AXI_ARLOCK),
        .S_AXI_HP1_ARPROT(axi_hp1_interconnect_M00_AXI_ARPROT),
        .S_AXI_HP1_ARQOS(axi_hp1_interconnect_M00_AXI_ARQOS),
        .S_AXI_HP1_ARREADY(axi_hp1_interconnect_M00_AXI_ARREADY),
        .S_AXI_HP1_ARSIZE(axi_hp1_interconnect_M00_AXI_ARSIZE),
        .S_AXI_HP1_ARVALID(axi_hp1_interconnect_M00_AXI_ARVALID),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b1}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b1,1'b1}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWSIZE({1'b0,1'b1,1'b1}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_RDATA(axi_hp1_interconnect_M00_AXI_RDATA),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RLAST(axi_hp1_interconnect_M00_AXI_RLAST),
        .S_AXI_HP1_RREADY(axi_hp1_interconnect_M00_AXI_RREADY),
        .S_AXI_HP1_RRESP(axi_hp1_interconnect_M00_AXI_RRESP),
        .S_AXI_HP1_RVALID(axi_hp1_interconnect_M00_AXI_RVALID),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(sys_cpu_clk),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b1}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b1,1'b1}),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARSIZE({1'b0,1'b1,1'b1}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR(axi_hp2_interconnect_M00_AXI_AWADDR),
        .S_AXI_HP2_AWBURST(axi_hp2_interconnect_M00_AXI_AWBURST),
        .S_AXI_HP2_AWCACHE(axi_hp2_interconnect_M00_AXI_AWCACHE),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN(axi_hp2_interconnect_M00_AXI_AWLEN),
        .S_AXI_HP2_AWLOCK(axi_hp2_interconnect_M00_AXI_AWLOCK),
        .S_AXI_HP2_AWPROT(axi_hp2_interconnect_M00_AXI_AWPROT),
        .S_AXI_HP2_AWQOS(axi_hp2_interconnect_M00_AXI_AWQOS),
        .S_AXI_HP2_AWREADY(axi_hp2_interconnect_M00_AXI_AWREADY),
        .S_AXI_HP2_AWSIZE(axi_hp2_interconnect_M00_AXI_AWSIZE),
        .S_AXI_HP2_AWVALID(axi_hp2_interconnect_M00_AXI_AWVALID),
        .S_AXI_HP2_BREADY(axi_hp2_interconnect_M00_AXI_BREADY),
        .S_AXI_HP2_BRESP(axi_hp2_interconnect_M00_AXI_BRESP),
        .S_AXI_HP2_BVALID(axi_hp2_interconnect_M00_AXI_BVALID),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_WDATA(axi_hp2_interconnect_M00_AXI_WDATA),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(axi_hp2_interconnect_M00_AXI_WLAST),
        .S_AXI_HP2_WREADY(axi_hp2_interconnect_M00_AXI_WREADY),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB(axi_hp2_interconnect_M00_AXI_WSTRB),
        .S_AXI_HP2_WVALID(axi_hp2_interconnect_M00_AXI_WVALID),
        .S_AXI_HP3_ACLK(sys_cpu_clk),
        .S_AXI_HP3_ARADDR(axi_hp3_interconnect_M00_AXI_ARADDR),
        .S_AXI_HP3_ARBURST(axi_hp3_interconnect_M00_AXI_ARBURST),
        .S_AXI_HP3_ARCACHE(axi_hp3_interconnect_M00_AXI_ARCACHE),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN(axi_hp3_interconnect_M00_AXI_ARLEN),
        .S_AXI_HP3_ARLOCK(axi_hp3_interconnect_M00_AXI_ARLOCK),
        .S_AXI_HP3_ARPROT(axi_hp3_interconnect_M00_AXI_ARPROT),
        .S_AXI_HP3_ARQOS(axi_hp3_interconnect_M00_AXI_ARQOS),
        .S_AXI_HP3_ARREADY(axi_hp3_interconnect_M00_AXI_ARREADY),
        .S_AXI_HP3_ARSIZE(axi_hp3_interconnect_M00_AXI_ARSIZE),
        .S_AXI_HP3_ARVALID(axi_hp3_interconnect_M00_AXI_ARVALID),
        .S_AXI_HP3_AWADDR(axi_hp3_interconnect_M00_AXI_AWADDR),
        .S_AXI_HP3_AWBURST(axi_hp3_interconnect_M00_AXI_AWBURST),
        .S_AXI_HP3_AWCACHE(axi_hp3_interconnect_M00_AXI_AWCACHE),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN(axi_hp3_interconnect_M00_AXI_AWLEN),
        .S_AXI_HP3_AWLOCK(axi_hp3_interconnect_M00_AXI_AWLOCK),
        .S_AXI_HP3_AWPROT(axi_hp3_interconnect_M00_AXI_AWPROT),
        .S_AXI_HP3_AWQOS(axi_hp3_interconnect_M00_AXI_AWQOS),
        .S_AXI_HP3_AWREADY(axi_hp3_interconnect_M00_AXI_AWREADY),
        .S_AXI_HP3_AWSIZE(axi_hp3_interconnect_M00_AXI_AWSIZE),
        .S_AXI_HP3_AWVALID(axi_hp3_interconnect_M00_AXI_AWVALID),
        .S_AXI_HP3_BREADY(axi_hp3_interconnect_M00_AXI_BREADY),
        .S_AXI_HP3_BRESP(axi_hp3_interconnect_M00_AXI_BRESP),
        .S_AXI_HP3_BVALID(axi_hp3_interconnect_M00_AXI_BVALID),
        .S_AXI_HP3_RDATA(axi_hp3_interconnect_M00_AXI_RDATA),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RLAST(axi_hp3_interconnect_M00_AXI_RLAST),
        .S_AXI_HP3_RREADY(axi_hp3_interconnect_M00_AXI_RREADY),
        .S_AXI_HP3_RRESP(axi_hp3_interconnect_M00_AXI_RRESP),
        .S_AXI_HP3_RVALID(axi_hp3_interconnect_M00_AXI_RVALID),
        .S_AXI_HP3_WDATA(axi_hp3_interconnect_M00_AXI_WDATA),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(axi_hp3_interconnect_M00_AXI_WLAST),
        .S_AXI_HP3_WREADY(axi_hp3_interconnect_M00_AXI_WREADY),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB(axi_hp3_interconnect_M00_AXI_WSTRB),
        .S_AXI_HP3_WVALID(axi_hp3_interconnect_M00_AXI_WVALID),
        .USB0_VBUS_PWRFAULT(1'b0));
  system_sys_rstgen_0 sys_rstgen
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(sys_ps7_FCLK_RESET0_N),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(sys_cpu_resetn),
        .peripheral_reset(sys_cpu_reset),
        .slowest_sync_clk(sys_cpu_clk));
  system_system_ila_0_0 system_ila_0
       (.SLOT_0_JESD204_TX_ILAS_CONFIG_addr(Conn_addr),
        .SLOT_0_JESD204_TX_ILAS_CONFIG_data(Conn_data),
        .SLOT_0_JESD204_TX_ILAS_CONFIG_rd(Conn_rd),
        .SLOT_1_JESD204_TX_CFG_continuous_cgs(Conn1_continuous_cgs),
        .SLOT_1_JESD204_TX_CFG_continuous_ilas(Conn1_continuous_ilas),
        .SLOT_1_JESD204_TX_CFG_device_beats_per_multiframe(Conn1_device_beats_per_multiframe),
        .SLOT_1_JESD204_TX_CFG_device_lmfc_offset(Conn1_device_lmfc_offset),
        .SLOT_1_JESD204_TX_CFG_device_octets_per_frame(Conn1_device_octets_per_frame),
        .SLOT_1_JESD204_TX_CFG_device_octets_per_multiframe(Conn1_device_octets_per_multiframe),
        .SLOT_1_JESD204_TX_CFG_device_sysref_disable(Conn1_device_sysref_disable),
        .SLOT_1_JESD204_TX_CFG_device_sysref_oneshot(Conn1_device_sysref_oneshot),
        .SLOT_1_JESD204_TX_CFG_disable_char_replacement(Conn1_disable_char_replacement),
        .SLOT_1_JESD204_TX_CFG_disable_scrambler(Conn1_disable_scrambler),
        .SLOT_1_JESD204_TX_CFG_lanes_disable(Conn1_lanes_disable),
        .SLOT_1_JESD204_TX_CFG_links_disable(Conn1_links_disable),
        .SLOT_1_JESD204_TX_CFG_mframes_per_ilas(Conn1_mframes_per_ilas),
        .SLOT_1_JESD204_TX_CFG_octets_per_frame(Conn1_octets_per_frame),
        .SLOT_1_JESD204_TX_CFG_octets_per_multiframe(Conn1_octets_per_multiframe),
        .SLOT_1_JESD204_TX_CFG_skip_ilas(Conn1_skip_ilas),
        .SLOT_2_JESD204_TX_CTRL_manual_sync_request(Conn2_manual_sync_request),
        .SLOT_3_JESD204_TX_EVENT_sysref_alignment_error(Conn3_sysref_alignment_error),
        .SLOT_3_JESD204_TX_EVENT_sysref_edge(Conn3_sysref_edge),
        .SLOT_4_JESD204_TX_STATUS_state(Conn4_state),
        .SLOT_4_JESD204_TX_STATUS_sync(Conn4_sync),
        .SLOT_4_JESD204_TX_STATUS_synth_params0(Conn4_synth_params0),
        .SLOT_4_JESD204_TX_STATUS_synth_params1(Conn4_synth_params1),
        .SLOT_4_JESD204_TX_STATUS_synth_params2(Conn4_synth_params2),
        .clk(util_daq2_xcvr_tx_out_clk_0));
  system_system_ila_1_0 system_ila_1
       (.SLOT_0_JESD204_TX_BUS_txcharisk(axi_ad9144_jesd_tx_phy0_txcharisk),
        .SLOT_0_JESD204_TX_BUS_txdata(axi_ad9144_jesd_tx_phy0_txdata),
        .SLOT_0_JESD204_TX_BUS_txheader(axi_ad9144_jesd_tx_phy0_txheader),
        .SLOT_1_IF_XCVR_CH_addr(axi_ad9144_xcvr_up_ch_0_addr),
        .SLOT_1_IF_XCVR_CH_bufstatus(axi_ad9144_xcvr_up_ch_0_bufstatus),
        .SLOT_1_IF_XCVR_CH_bufstatus_rst(axi_ad9144_xcvr_up_ch_0_bufstatus_rst),
        .SLOT_1_IF_XCVR_CH_enb(axi_ad9144_xcvr_up_ch_0_enb),
        .SLOT_1_IF_XCVR_CH_lpm_dfe_n(axi_ad9144_xcvr_up_ch_0_lpm_dfe_n),
        .SLOT_1_IF_XCVR_CH_out_clk_sel(axi_ad9144_xcvr_up_ch_0_out_clk_sel),
        .SLOT_1_IF_XCVR_CH_pll_locked(axi_ad9144_xcvr_up_ch_0_pll_locked),
        .SLOT_1_IF_XCVR_CH_prbscntreset(axi_ad9144_xcvr_up_ch_0_prbscntreset),
        .SLOT_1_IF_XCVR_CH_prbserr(1'b0),
        .SLOT_1_IF_XCVR_CH_prbsforceerr(axi_ad9144_xcvr_up_ch_0_prbsforceerr),
        .SLOT_1_IF_XCVR_CH_prbslocked(1'b0),
        .SLOT_1_IF_XCVR_CH_prbssel(axi_ad9144_xcvr_up_ch_0_prbssel),
        .SLOT_1_IF_XCVR_CH_rate(axi_ad9144_xcvr_up_ch_0_rate),
        .SLOT_1_IF_XCVR_CH_rdata(axi_ad9144_xcvr_up_ch_0_rdata),
        .SLOT_1_IF_XCVR_CH_ready(axi_ad9144_xcvr_up_ch_0_ready),
        .SLOT_1_IF_XCVR_CH_rst(axi_ad9144_xcvr_up_ch_0_rst),
        .SLOT_1_IF_XCVR_CH_rst_done(axi_ad9144_xcvr_up_ch_0_rst_done),
        .SLOT_1_IF_XCVR_CH_sys_clk_sel(axi_ad9144_xcvr_up_ch_0_sys_clk_sel),
        .SLOT_1_IF_XCVR_CH_tx_diffctrl(axi_ad9144_xcvr_up_ch_0_tx_diffctrl),
        .SLOT_1_IF_XCVR_CH_tx_postcursor(axi_ad9144_xcvr_up_ch_0_tx_postcursor),
        .SLOT_1_IF_XCVR_CH_tx_precursor(axi_ad9144_xcvr_up_ch_0_tx_precursor),
        .SLOT_1_IF_XCVR_CH_user_ready(axi_ad9144_xcvr_up_ch_0_user_ready),
        .SLOT_1_IF_XCVR_CH_wdata(axi_ad9144_xcvr_up_ch_0_wdata),
        .SLOT_1_IF_XCVR_CH_wr(axi_ad9144_xcvr_up_ch_0_wr),
        .SLOT_2_IF_XCVR_CH_addr(axi_ad9144_xcvr_up_ch_1_addr),
        .SLOT_2_IF_XCVR_CH_bufstatus(axi_ad9144_xcvr_up_ch_1_bufstatus),
        .SLOT_2_IF_XCVR_CH_bufstatus_rst(axi_ad9144_xcvr_up_ch_1_bufstatus_rst),
        .SLOT_2_IF_XCVR_CH_enb(axi_ad9144_xcvr_up_ch_1_enb),
        .SLOT_2_IF_XCVR_CH_lpm_dfe_n(axi_ad9144_xcvr_up_ch_1_lpm_dfe_n),
        .SLOT_2_IF_XCVR_CH_out_clk_sel(axi_ad9144_xcvr_up_ch_1_out_clk_sel),
        .SLOT_2_IF_XCVR_CH_pll_locked(axi_ad9144_xcvr_up_ch_1_pll_locked),
        .SLOT_2_IF_XCVR_CH_prbscntreset(axi_ad9144_xcvr_up_ch_1_prbscntreset),
        .SLOT_2_IF_XCVR_CH_prbserr(1'b0),
        .SLOT_2_IF_XCVR_CH_prbsforceerr(axi_ad9144_xcvr_up_ch_1_prbsforceerr),
        .SLOT_2_IF_XCVR_CH_prbslocked(1'b0),
        .SLOT_2_IF_XCVR_CH_prbssel(axi_ad9144_xcvr_up_ch_1_prbssel),
        .SLOT_2_IF_XCVR_CH_rate(axi_ad9144_xcvr_up_ch_1_rate),
        .SLOT_2_IF_XCVR_CH_rdata(axi_ad9144_xcvr_up_ch_1_rdata),
        .SLOT_2_IF_XCVR_CH_ready(axi_ad9144_xcvr_up_ch_1_ready),
        .SLOT_2_IF_XCVR_CH_rst(axi_ad9144_xcvr_up_ch_1_rst),
        .SLOT_2_IF_XCVR_CH_rst_done(axi_ad9144_xcvr_up_ch_1_rst_done),
        .SLOT_2_IF_XCVR_CH_sys_clk_sel(axi_ad9144_xcvr_up_ch_1_sys_clk_sel),
        .SLOT_2_IF_XCVR_CH_tx_diffctrl(axi_ad9144_xcvr_up_ch_1_tx_diffctrl),
        .SLOT_2_IF_XCVR_CH_tx_postcursor(axi_ad9144_xcvr_up_ch_1_tx_postcursor),
        .SLOT_2_IF_XCVR_CH_tx_precursor(axi_ad9144_xcvr_up_ch_1_tx_precursor),
        .SLOT_2_IF_XCVR_CH_user_ready(axi_ad9144_xcvr_up_ch_1_user_ready),
        .SLOT_2_IF_XCVR_CH_wdata(axi_ad9144_xcvr_up_ch_1_wdata),
        .SLOT_2_IF_XCVR_CH_wr(axi_ad9144_xcvr_up_ch_1_wr),
        .SLOT_3_IF_XCVR_CH_addr(axi_ad9144_xcvr_up_ch_2_addr),
        .SLOT_3_IF_XCVR_CH_bufstatus(axi_ad9144_xcvr_up_ch_2_bufstatus),
        .SLOT_3_IF_XCVR_CH_bufstatus_rst(axi_ad9144_xcvr_up_ch_2_bufstatus_rst),
        .SLOT_3_IF_XCVR_CH_enb(axi_ad9144_xcvr_up_ch_2_enb),
        .SLOT_3_IF_XCVR_CH_lpm_dfe_n(axi_ad9144_xcvr_up_ch_2_lpm_dfe_n),
        .SLOT_3_IF_XCVR_CH_out_clk_sel(axi_ad9144_xcvr_up_ch_2_out_clk_sel),
        .SLOT_3_IF_XCVR_CH_pll_locked(axi_ad9144_xcvr_up_ch_2_pll_locked),
        .SLOT_3_IF_XCVR_CH_prbscntreset(axi_ad9144_xcvr_up_ch_2_prbscntreset),
        .SLOT_3_IF_XCVR_CH_prbserr(1'b0),
        .SLOT_3_IF_XCVR_CH_prbsforceerr(axi_ad9144_xcvr_up_ch_2_prbsforceerr),
        .SLOT_3_IF_XCVR_CH_prbslocked(1'b0),
        .SLOT_3_IF_XCVR_CH_prbssel(axi_ad9144_xcvr_up_ch_2_prbssel),
        .SLOT_3_IF_XCVR_CH_rate(axi_ad9144_xcvr_up_ch_2_rate),
        .SLOT_3_IF_XCVR_CH_rdata(axi_ad9144_xcvr_up_ch_2_rdata),
        .SLOT_3_IF_XCVR_CH_ready(axi_ad9144_xcvr_up_ch_2_ready),
        .SLOT_3_IF_XCVR_CH_rst(axi_ad9144_xcvr_up_ch_2_rst),
        .SLOT_3_IF_XCVR_CH_rst_done(axi_ad9144_xcvr_up_ch_2_rst_done),
        .SLOT_3_IF_XCVR_CH_sys_clk_sel(axi_ad9144_xcvr_up_ch_2_sys_clk_sel),
        .SLOT_3_IF_XCVR_CH_tx_diffctrl(axi_ad9144_xcvr_up_ch_2_tx_diffctrl),
        .SLOT_3_IF_XCVR_CH_tx_postcursor(axi_ad9144_xcvr_up_ch_2_tx_postcursor),
        .SLOT_3_IF_XCVR_CH_tx_precursor(axi_ad9144_xcvr_up_ch_2_tx_precursor),
        .SLOT_3_IF_XCVR_CH_user_ready(axi_ad9144_xcvr_up_ch_2_user_ready),
        .SLOT_3_IF_XCVR_CH_wdata(axi_ad9144_xcvr_up_ch_2_wdata),
        .SLOT_3_IF_XCVR_CH_wr(axi_ad9144_xcvr_up_ch_2_wr),
        .SLOT_4_IF_XCVR_CH_addr(axi_ad9144_xcvr_up_ch_3_addr),
        .SLOT_4_IF_XCVR_CH_bufstatus(axi_ad9144_xcvr_up_ch_3_bufstatus),
        .SLOT_4_IF_XCVR_CH_bufstatus_rst(axi_ad9144_xcvr_up_ch_3_bufstatus_rst),
        .SLOT_4_IF_XCVR_CH_enb(axi_ad9144_xcvr_up_ch_3_enb),
        .SLOT_4_IF_XCVR_CH_lpm_dfe_n(axi_ad9144_xcvr_up_ch_3_lpm_dfe_n),
        .SLOT_4_IF_XCVR_CH_out_clk_sel(axi_ad9144_xcvr_up_ch_3_out_clk_sel),
        .SLOT_4_IF_XCVR_CH_pll_locked(axi_ad9144_xcvr_up_ch_3_pll_locked),
        .SLOT_4_IF_XCVR_CH_prbscntreset(axi_ad9144_xcvr_up_ch_3_prbscntreset),
        .SLOT_4_IF_XCVR_CH_prbserr(1'b0),
        .SLOT_4_IF_XCVR_CH_prbsforceerr(axi_ad9144_xcvr_up_ch_3_prbsforceerr),
        .SLOT_4_IF_XCVR_CH_prbslocked(1'b0),
        .SLOT_4_IF_XCVR_CH_prbssel(axi_ad9144_xcvr_up_ch_3_prbssel),
        .SLOT_4_IF_XCVR_CH_rate(axi_ad9144_xcvr_up_ch_3_rate),
        .SLOT_4_IF_XCVR_CH_rdata(axi_ad9144_xcvr_up_ch_3_rdata),
        .SLOT_4_IF_XCVR_CH_ready(axi_ad9144_xcvr_up_ch_3_ready),
        .SLOT_4_IF_XCVR_CH_rst(axi_ad9144_xcvr_up_ch_3_rst),
        .SLOT_4_IF_XCVR_CH_rst_done(axi_ad9144_xcvr_up_ch_3_rst_done),
        .SLOT_4_IF_XCVR_CH_sys_clk_sel(axi_ad9144_xcvr_up_ch_3_sys_clk_sel),
        .SLOT_4_IF_XCVR_CH_tx_diffctrl(axi_ad9144_xcvr_up_ch_3_tx_diffctrl),
        .SLOT_4_IF_XCVR_CH_tx_postcursor(axi_ad9144_xcvr_up_ch_3_tx_postcursor),
        .SLOT_4_IF_XCVR_CH_tx_precursor(axi_ad9144_xcvr_up_ch_3_tx_precursor),
        .SLOT_4_IF_XCVR_CH_user_ready(axi_ad9144_xcvr_up_ch_3_user_ready),
        .SLOT_4_IF_XCVR_CH_wdata(axi_ad9144_xcvr_up_ch_3_wdata),
        .SLOT_4_IF_XCVR_CH_wr(axi_ad9144_xcvr_up_ch_3_wr),
        .SLOT_5_IF_XCVR_CM_addr(axi_ad9144_xcvr_up_cm_0_addr),
        .SLOT_5_IF_XCVR_CM_enb(axi_ad9144_xcvr_up_cm_0_enb),
        .SLOT_5_IF_XCVR_CM_rdata(axi_ad9144_xcvr_up_cm_0_rdata),
        .SLOT_5_IF_XCVR_CM_ready(axi_ad9144_xcvr_up_cm_0_ready),
        .SLOT_5_IF_XCVR_CM_wdata(axi_ad9144_xcvr_up_cm_0_wdata),
        .SLOT_5_IF_XCVR_CM_wr(axi_ad9144_xcvr_up_cm_0_wr),
        .clk(sys_cpu_clk));
  system_system_ila_2_0 system_ila_2
       (.SLOT_0_JESD204_TX_BUS_txcharisk(axi_ad9144_jesd_tx_phy1_txcharisk),
        .SLOT_0_JESD204_TX_BUS_txdata(axi_ad9144_jesd_tx_phy1_txdata),
        .SLOT_0_JESD204_TX_BUS_txheader(axi_ad9144_jesd_tx_phy1_txheader),
        .clk(sys_cpu_clk));
  system_system_ila_3_0 system_ila_3
       (.SLOT_0_JESD204_TX_BUS_txcharisk(axi_ad9144_jesd_tx_phy2_txcharisk),
        .SLOT_0_JESD204_TX_BUS_txdata(axi_ad9144_jesd_tx_phy2_txdata),
        .SLOT_0_JESD204_TX_BUS_txheader(axi_ad9144_jesd_tx_phy2_txheader),
        .clk(sys_cpu_clk));
  system_system_ila_4_0 system_ila_4
       (.SLOT_0_JESD204_TX_BUS_txcharisk(axi_ad9144_jesd_tx_phy3_txcharisk),
        .SLOT_0_JESD204_TX_BUS_txdata(axi_ad9144_jesd_tx_phy3_txdata),
        .SLOT_0_JESD204_TX_BUS_txheader(axi_ad9144_jesd_tx_phy3_txheader),
        .clk(sys_cpu_clk));
  system_util_daq2_xcvr_0 util_daq2_xcvr
       (.cpll_ref_clk_0(rx_ref_clk_0_1),
        .cpll_ref_clk_1(rx_ref_clk_0_1),
        .cpll_ref_clk_2(rx_ref_clk_0_1),
        .cpll_ref_clk_3(rx_ref_clk_0_1),
        .qpll_ref_clk_0(tx_ref_clk_0_1),
        .rx_0_n(rx_data_0_n_1),
        .rx_0_p(rx_data_0_p_1),
        .rx_1_n(rx_data_1_n_1),
        .rx_1_p(rx_data_1_p_1),
        .rx_2_n(rx_data_2_n_1),
        .rx_2_p(rx_data_2_p_1),
        .rx_3_n(rx_data_3_n_1),
        .rx_3_p(rx_data_3_p_1),
        .rx_block_sync_0(util_daq2_xcvr_rx_0_rxblock_sync),
        .rx_block_sync_1(util_daq2_xcvr_rx_1_rxblock_sync),
        .rx_block_sync_2(util_daq2_xcvr_rx_2_rxblock_sync),
        .rx_block_sync_3(util_daq2_xcvr_rx_3_rxblock_sync),
        .rx_calign_0(axi_ad9680_jesd_phy_en_char_align),
        .rx_calign_1(axi_ad9680_jesd_phy_en_char_align),
        .rx_calign_2(axi_ad9680_jesd_phy_en_char_align),
        .rx_calign_3(axi_ad9680_jesd_phy_en_char_align),
        .rx_charisk_0(util_daq2_xcvr_rx_0_rxcharisk),
        .rx_charisk_1(util_daq2_xcvr_rx_1_rxcharisk),
        .rx_charisk_2(util_daq2_xcvr_rx_2_rxcharisk),
        .rx_charisk_3(util_daq2_xcvr_rx_3_rxcharisk),
        .rx_clk_0(util_daq2_xcvr_rx_out_clk_0),
        .rx_clk_1(util_daq2_xcvr_rx_out_clk_0),
        .rx_clk_2(util_daq2_xcvr_rx_out_clk_0),
        .rx_clk_3(util_daq2_xcvr_rx_out_clk_0),
        .rx_data_0(util_daq2_xcvr_rx_0_rxdata),
        .rx_data_1(util_daq2_xcvr_rx_1_rxdata),
        .rx_data_2(util_daq2_xcvr_rx_2_rxdata),
        .rx_data_3(util_daq2_xcvr_rx_3_rxdata),
        .rx_disperr_0(util_daq2_xcvr_rx_0_rxdisperr),
        .rx_disperr_1(util_daq2_xcvr_rx_1_rxdisperr),
        .rx_disperr_2(util_daq2_xcvr_rx_2_rxdisperr),
        .rx_disperr_3(util_daq2_xcvr_rx_3_rxdisperr),
        .rx_header_0(util_daq2_xcvr_rx_0_rxheader),
        .rx_header_1(util_daq2_xcvr_rx_1_rxheader),
        .rx_header_2(util_daq2_xcvr_rx_2_rxheader),
        .rx_header_3(util_daq2_xcvr_rx_3_rxheader),
        .rx_notintable_0(util_daq2_xcvr_rx_0_rxnotintable),
        .rx_notintable_1(util_daq2_xcvr_rx_1_rxnotintable),
        .rx_notintable_2(util_daq2_xcvr_rx_2_rxnotintable),
        .rx_notintable_3(util_daq2_xcvr_rx_3_rxnotintable),
        .rx_out_clk_0(util_daq2_xcvr_rx_out_clk_0),
        .tx_0_n(util_daq2_xcvr_tx_0_n),
        .tx_0_p(util_daq2_xcvr_tx_0_p),
        .tx_1_n(util_daq2_xcvr_tx_1_n),
        .tx_1_p(util_daq2_xcvr_tx_1_p),
        .tx_2_n(util_daq2_xcvr_tx_2_n),
        .tx_2_p(util_daq2_xcvr_tx_2_p),
        .tx_3_n(util_daq2_xcvr_tx_3_n),
        .tx_3_p(util_daq2_xcvr_tx_3_p),
        .tx_charisk_0(axi_ad9144_jesd_tx_phy0_txcharisk),
        .tx_charisk_1(axi_ad9144_jesd_tx_phy3_txcharisk),
        .tx_charisk_2(axi_ad9144_jesd_tx_phy1_txcharisk),
        .tx_charisk_3(axi_ad9144_jesd_tx_phy2_txcharisk),
        .tx_clk_0(util_daq2_xcvr_tx_out_clk_0),
        .tx_clk_1(util_daq2_xcvr_tx_out_clk_0),
        .tx_clk_2(util_daq2_xcvr_tx_out_clk_0),
        .tx_clk_3(util_daq2_xcvr_tx_out_clk_0),
        .tx_data_0(axi_ad9144_jesd_tx_phy0_txdata),
        .tx_data_1(axi_ad9144_jesd_tx_phy3_txdata),
        .tx_data_2(axi_ad9144_jesd_tx_phy1_txdata),
        .tx_data_3(axi_ad9144_jesd_tx_phy2_txdata),
        .tx_header_0(axi_ad9144_jesd_tx_phy0_txheader),
        .tx_header_1(axi_ad9144_jesd_tx_phy3_txheader),
        .tx_header_2(axi_ad9144_jesd_tx_phy1_txheader),
        .tx_header_3(axi_ad9144_jesd_tx_phy2_txheader),
        .tx_out_clk_0(util_daq2_xcvr_tx_out_clk_0),
        .up_clk(sys_cpu_clk),
        .up_cm_addr_0(axi_ad9144_xcvr_up_cm_0_addr),
        .up_cm_enb_0(axi_ad9144_xcvr_up_cm_0_enb),
        .up_cm_rdata_0(axi_ad9144_xcvr_up_cm_0_rdata),
        .up_cm_ready_0(axi_ad9144_xcvr_up_cm_0_ready),
        .up_cm_wdata_0(axi_ad9144_xcvr_up_cm_0_wdata),
        .up_cm_wr_0(axi_ad9144_xcvr_up_cm_0_wr),
        .up_cpll_rst_0(axi_ad9680_xcvr_up_pll_rst),
        .up_cpll_rst_1(axi_ad9680_xcvr_up_pll_rst),
        .up_cpll_rst_2(axi_ad9680_xcvr_up_pll_rst),
        .up_cpll_rst_3(axi_ad9680_xcvr_up_pll_rst),
        .up_es_addr_0(axi_ad9680_xcvr_up_es_0_addr),
        .up_es_addr_1(axi_ad9680_xcvr_up_es_1_addr),
        .up_es_addr_2(axi_ad9680_xcvr_up_es_2_addr),
        .up_es_addr_3(axi_ad9680_xcvr_up_es_3_addr),
        .up_es_enb_0(axi_ad9680_xcvr_up_es_0_enb),
        .up_es_enb_1(axi_ad9680_xcvr_up_es_1_enb),
        .up_es_enb_2(axi_ad9680_xcvr_up_es_2_enb),
        .up_es_enb_3(axi_ad9680_xcvr_up_es_3_enb),
        .up_es_rdata_0(axi_ad9680_xcvr_up_es_0_rdata),
        .up_es_rdata_1(axi_ad9680_xcvr_up_es_1_rdata),
        .up_es_rdata_2(axi_ad9680_xcvr_up_es_2_rdata),
        .up_es_rdata_3(axi_ad9680_xcvr_up_es_3_rdata),
        .up_es_ready_0(axi_ad9680_xcvr_up_es_0_ready),
        .up_es_ready_1(axi_ad9680_xcvr_up_es_1_ready),
        .up_es_ready_2(axi_ad9680_xcvr_up_es_2_ready),
        .up_es_ready_3(axi_ad9680_xcvr_up_es_3_ready),
        .up_es_reset_0(axi_ad9680_xcvr_up_es_0_reset),
        .up_es_reset_1(axi_ad9680_xcvr_up_es_1_reset),
        .up_es_reset_2(axi_ad9680_xcvr_up_es_2_reset),
        .up_es_reset_3(axi_ad9680_xcvr_up_es_3_reset),
        .up_es_wdata_0(axi_ad9680_xcvr_up_es_0_wdata),
        .up_es_wdata_1(axi_ad9680_xcvr_up_es_1_wdata),
        .up_es_wdata_2(axi_ad9680_xcvr_up_es_2_wdata),
        .up_es_wdata_3(axi_ad9680_xcvr_up_es_3_wdata),
        .up_es_wr_0(axi_ad9680_xcvr_up_es_0_wr),
        .up_es_wr_1(axi_ad9680_xcvr_up_es_1_wr),
        .up_es_wr_2(axi_ad9680_xcvr_up_es_2_wr),
        .up_es_wr_3(axi_ad9680_xcvr_up_es_3_wr),
        .up_qpll_rst_0(axi_ad9144_xcvr_up_pll_rst),
        .up_rstn(sys_cpu_resetn),
        .up_rx_addr_0(axi_ad9680_xcvr_up_ch_0_addr),
        .up_rx_addr_1(axi_ad9680_xcvr_up_ch_1_addr),
        .up_rx_addr_2(axi_ad9680_xcvr_up_ch_2_addr),
        .up_rx_addr_3(axi_ad9680_xcvr_up_ch_3_addr),
        .up_rx_bufstatus_0(axi_ad9680_xcvr_up_ch_0_bufstatus),
        .up_rx_bufstatus_1(axi_ad9680_xcvr_up_ch_1_bufstatus),
        .up_rx_bufstatus_2(axi_ad9680_xcvr_up_ch_2_bufstatus),
        .up_rx_bufstatus_3(axi_ad9680_xcvr_up_ch_3_bufstatus),
        .up_rx_bufstatus_rst_0(axi_ad9680_xcvr_up_ch_0_bufstatus_rst),
        .up_rx_bufstatus_rst_1(axi_ad9680_xcvr_up_ch_1_bufstatus_rst),
        .up_rx_bufstatus_rst_2(axi_ad9680_xcvr_up_ch_2_bufstatus_rst),
        .up_rx_bufstatus_rst_3(axi_ad9680_xcvr_up_ch_3_bufstatus_rst),
        .up_rx_enb_0(axi_ad9680_xcvr_up_ch_0_enb),
        .up_rx_enb_1(axi_ad9680_xcvr_up_ch_1_enb),
        .up_rx_enb_2(axi_ad9680_xcvr_up_ch_2_enb),
        .up_rx_enb_3(axi_ad9680_xcvr_up_ch_3_enb),
        .up_rx_lpm_dfe_n_0(axi_ad9680_xcvr_up_ch_0_lpm_dfe_n),
        .up_rx_lpm_dfe_n_1(axi_ad9680_xcvr_up_ch_1_lpm_dfe_n),
        .up_rx_lpm_dfe_n_2(axi_ad9680_xcvr_up_ch_2_lpm_dfe_n),
        .up_rx_lpm_dfe_n_3(axi_ad9680_xcvr_up_ch_3_lpm_dfe_n),
        .up_rx_out_clk_sel_0(axi_ad9680_xcvr_up_ch_0_out_clk_sel),
        .up_rx_out_clk_sel_1(axi_ad9680_xcvr_up_ch_1_out_clk_sel),
        .up_rx_out_clk_sel_2(axi_ad9680_xcvr_up_ch_2_out_clk_sel),
        .up_rx_out_clk_sel_3(axi_ad9680_xcvr_up_ch_3_out_clk_sel),
        .up_rx_pll_locked_0(axi_ad9680_xcvr_up_ch_0_pll_locked),
        .up_rx_pll_locked_1(axi_ad9680_xcvr_up_ch_1_pll_locked),
        .up_rx_pll_locked_2(axi_ad9680_xcvr_up_ch_2_pll_locked),
        .up_rx_pll_locked_3(axi_ad9680_xcvr_up_ch_3_pll_locked),
        .up_rx_prbscntreset_0(axi_ad9680_xcvr_up_ch_0_prbscntreset),
        .up_rx_prbscntreset_1(axi_ad9680_xcvr_up_ch_1_prbscntreset),
        .up_rx_prbscntreset_2(axi_ad9680_xcvr_up_ch_2_prbscntreset),
        .up_rx_prbscntreset_3(axi_ad9680_xcvr_up_ch_3_prbscntreset),
        .up_rx_prbserr_0(axi_ad9680_xcvr_up_ch_0_prbserr),
        .up_rx_prbserr_1(axi_ad9680_xcvr_up_ch_1_prbserr),
        .up_rx_prbserr_2(axi_ad9680_xcvr_up_ch_2_prbserr),
        .up_rx_prbserr_3(axi_ad9680_xcvr_up_ch_3_prbserr),
        .up_rx_prbslocked_0(axi_ad9680_xcvr_up_ch_0_prbslocked),
        .up_rx_prbslocked_1(axi_ad9680_xcvr_up_ch_1_prbslocked),
        .up_rx_prbslocked_2(axi_ad9680_xcvr_up_ch_2_prbslocked),
        .up_rx_prbslocked_3(axi_ad9680_xcvr_up_ch_3_prbslocked),
        .up_rx_prbssel_0(axi_ad9680_xcvr_up_ch_0_prbssel),
        .up_rx_prbssel_1(axi_ad9680_xcvr_up_ch_1_prbssel),
        .up_rx_prbssel_2(axi_ad9680_xcvr_up_ch_2_prbssel),
        .up_rx_prbssel_3(axi_ad9680_xcvr_up_ch_3_prbssel),
        .up_rx_rate_0(axi_ad9680_xcvr_up_ch_0_rate),
        .up_rx_rate_1(axi_ad9680_xcvr_up_ch_1_rate),
        .up_rx_rate_2(axi_ad9680_xcvr_up_ch_2_rate),
        .up_rx_rate_3(axi_ad9680_xcvr_up_ch_3_rate),
        .up_rx_rdata_0(axi_ad9680_xcvr_up_ch_0_rdata),
        .up_rx_rdata_1(axi_ad9680_xcvr_up_ch_1_rdata),
        .up_rx_rdata_2(axi_ad9680_xcvr_up_ch_2_rdata),
        .up_rx_rdata_3(axi_ad9680_xcvr_up_ch_3_rdata),
        .up_rx_ready_0(axi_ad9680_xcvr_up_ch_0_ready),
        .up_rx_ready_1(axi_ad9680_xcvr_up_ch_1_ready),
        .up_rx_ready_2(axi_ad9680_xcvr_up_ch_2_ready),
        .up_rx_ready_3(axi_ad9680_xcvr_up_ch_3_ready),
        .up_rx_rst_0(axi_ad9680_xcvr_up_ch_0_rst),
        .up_rx_rst_1(axi_ad9680_xcvr_up_ch_1_rst),
        .up_rx_rst_2(axi_ad9680_xcvr_up_ch_2_rst),
        .up_rx_rst_3(axi_ad9680_xcvr_up_ch_3_rst),
        .up_rx_rst_done_0(axi_ad9680_xcvr_up_ch_0_rst_done),
        .up_rx_rst_done_1(axi_ad9680_xcvr_up_ch_1_rst_done),
        .up_rx_rst_done_2(axi_ad9680_xcvr_up_ch_2_rst_done),
        .up_rx_rst_done_3(axi_ad9680_xcvr_up_ch_3_rst_done),
        .up_rx_sys_clk_sel_0(axi_ad9680_xcvr_up_ch_0_sys_clk_sel),
        .up_rx_sys_clk_sel_1(axi_ad9680_xcvr_up_ch_1_sys_clk_sel),
        .up_rx_sys_clk_sel_2(axi_ad9680_xcvr_up_ch_2_sys_clk_sel),
        .up_rx_sys_clk_sel_3(axi_ad9680_xcvr_up_ch_3_sys_clk_sel),
        .up_rx_user_ready_0(axi_ad9680_xcvr_up_ch_0_user_ready),
        .up_rx_user_ready_1(axi_ad9680_xcvr_up_ch_1_user_ready),
        .up_rx_user_ready_2(axi_ad9680_xcvr_up_ch_2_user_ready),
        .up_rx_user_ready_3(axi_ad9680_xcvr_up_ch_3_user_ready),
        .up_rx_wdata_0(axi_ad9680_xcvr_up_ch_0_wdata),
        .up_rx_wdata_1(axi_ad9680_xcvr_up_ch_1_wdata),
        .up_rx_wdata_2(axi_ad9680_xcvr_up_ch_2_wdata),
        .up_rx_wdata_3(axi_ad9680_xcvr_up_ch_3_wdata),
        .up_rx_wr_0(axi_ad9680_xcvr_up_ch_0_wr),
        .up_rx_wr_1(axi_ad9680_xcvr_up_ch_1_wr),
        .up_rx_wr_2(axi_ad9680_xcvr_up_ch_2_wr),
        .up_rx_wr_3(axi_ad9680_xcvr_up_ch_3_wr),
        .up_tx_addr_0(axi_ad9144_xcvr_up_ch_0_addr),
        .up_tx_addr_1(axi_ad9144_xcvr_up_ch_3_addr),
        .up_tx_addr_2(axi_ad9144_xcvr_up_ch_1_addr),
        .up_tx_addr_3(axi_ad9144_xcvr_up_ch_2_addr),
        .up_tx_bufstatus_0(axi_ad9144_xcvr_up_ch_0_bufstatus),
        .up_tx_bufstatus_1(axi_ad9144_xcvr_up_ch_3_bufstatus),
        .up_tx_bufstatus_2(axi_ad9144_xcvr_up_ch_1_bufstatus),
        .up_tx_bufstatus_3(axi_ad9144_xcvr_up_ch_2_bufstatus),
        .up_tx_diffctrl_0(axi_ad9144_xcvr_up_ch_0_tx_diffctrl),
        .up_tx_diffctrl_1(axi_ad9144_xcvr_up_ch_3_tx_diffctrl),
        .up_tx_diffctrl_2(axi_ad9144_xcvr_up_ch_1_tx_diffctrl),
        .up_tx_diffctrl_3(axi_ad9144_xcvr_up_ch_2_tx_diffctrl),
        .up_tx_enb_0(axi_ad9144_xcvr_up_ch_0_enb),
        .up_tx_enb_1(axi_ad9144_xcvr_up_ch_3_enb),
        .up_tx_enb_2(axi_ad9144_xcvr_up_ch_1_enb),
        .up_tx_enb_3(axi_ad9144_xcvr_up_ch_2_enb),
        .up_tx_lpm_dfe_n_0(axi_ad9144_xcvr_up_ch_0_lpm_dfe_n),
        .up_tx_lpm_dfe_n_1(axi_ad9144_xcvr_up_ch_3_lpm_dfe_n),
        .up_tx_lpm_dfe_n_2(axi_ad9144_xcvr_up_ch_1_lpm_dfe_n),
        .up_tx_lpm_dfe_n_3(axi_ad9144_xcvr_up_ch_2_lpm_dfe_n),
        .up_tx_out_clk_sel_0(axi_ad9144_xcvr_up_ch_0_out_clk_sel),
        .up_tx_out_clk_sel_1(axi_ad9144_xcvr_up_ch_3_out_clk_sel),
        .up_tx_out_clk_sel_2(axi_ad9144_xcvr_up_ch_1_out_clk_sel),
        .up_tx_out_clk_sel_3(axi_ad9144_xcvr_up_ch_2_out_clk_sel),
        .up_tx_pll_locked_0(axi_ad9144_xcvr_up_ch_0_pll_locked),
        .up_tx_pll_locked_1(axi_ad9144_xcvr_up_ch_3_pll_locked),
        .up_tx_pll_locked_2(axi_ad9144_xcvr_up_ch_1_pll_locked),
        .up_tx_pll_locked_3(axi_ad9144_xcvr_up_ch_2_pll_locked),
        .up_tx_postcursor_0(axi_ad9144_xcvr_up_ch_0_tx_postcursor),
        .up_tx_postcursor_1(axi_ad9144_xcvr_up_ch_3_tx_postcursor),
        .up_tx_postcursor_2(axi_ad9144_xcvr_up_ch_1_tx_postcursor),
        .up_tx_postcursor_3(axi_ad9144_xcvr_up_ch_2_tx_postcursor),
        .up_tx_prbsforceerr_0(axi_ad9144_xcvr_up_ch_0_prbsforceerr),
        .up_tx_prbsforceerr_1(axi_ad9144_xcvr_up_ch_3_prbsforceerr),
        .up_tx_prbsforceerr_2(axi_ad9144_xcvr_up_ch_1_prbsforceerr),
        .up_tx_prbsforceerr_3(axi_ad9144_xcvr_up_ch_2_prbsforceerr),
        .up_tx_prbssel_0(axi_ad9144_xcvr_up_ch_0_prbssel),
        .up_tx_prbssel_1(axi_ad9144_xcvr_up_ch_3_prbssel),
        .up_tx_prbssel_2(axi_ad9144_xcvr_up_ch_1_prbssel),
        .up_tx_prbssel_3(axi_ad9144_xcvr_up_ch_2_prbssel),
        .up_tx_precursor_0(axi_ad9144_xcvr_up_ch_0_tx_precursor),
        .up_tx_precursor_1(axi_ad9144_xcvr_up_ch_3_tx_precursor),
        .up_tx_precursor_2(axi_ad9144_xcvr_up_ch_1_tx_precursor),
        .up_tx_precursor_3(axi_ad9144_xcvr_up_ch_2_tx_precursor),
        .up_tx_rate_0(axi_ad9144_xcvr_up_ch_0_rate),
        .up_tx_rate_1(axi_ad9144_xcvr_up_ch_3_rate),
        .up_tx_rate_2(axi_ad9144_xcvr_up_ch_1_rate),
        .up_tx_rate_3(axi_ad9144_xcvr_up_ch_2_rate),
        .up_tx_rdata_0(axi_ad9144_xcvr_up_ch_0_rdata),
        .up_tx_rdata_1(axi_ad9144_xcvr_up_ch_3_rdata),
        .up_tx_rdata_2(axi_ad9144_xcvr_up_ch_1_rdata),
        .up_tx_rdata_3(axi_ad9144_xcvr_up_ch_2_rdata),
        .up_tx_ready_0(axi_ad9144_xcvr_up_ch_0_ready),
        .up_tx_ready_1(axi_ad9144_xcvr_up_ch_3_ready),
        .up_tx_ready_2(axi_ad9144_xcvr_up_ch_1_ready),
        .up_tx_ready_3(axi_ad9144_xcvr_up_ch_2_ready),
        .up_tx_rst_0(axi_ad9144_xcvr_up_ch_0_rst),
        .up_tx_rst_1(axi_ad9144_xcvr_up_ch_3_rst),
        .up_tx_rst_2(axi_ad9144_xcvr_up_ch_1_rst),
        .up_tx_rst_3(axi_ad9144_xcvr_up_ch_2_rst),
        .up_tx_rst_done_0(axi_ad9144_xcvr_up_ch_0_rst_done),
        .up_tx_rst_done_1(axi_ad9144_xcvr_up_ch_3_rst_done),
        .up_tx_rst_done_2(axi_ad9144_xcvr_up_ch_1_rst_done),
        .up_tx_rst_done_3(axi_ad9144_xcvr_up_ch_2_rst_done),
        .up_tx_sys_clk_sel_0(axi_ad9144_xcvr_up_ch_0_sys_clk_sel),
        .up_tx_sys_clk_sel_1(axi_ad9144_xcvr_up_ch_3_sys_clk_sel),
        .up_tx_sys_clk_sel_2(axi_ad9144_xcvr_up_ch_1_sys_clk_sel),
        .up_tx_sys_clk_sel_3(axi_ad9144_xcvr_up_ch_2_sys_clk_sel),
        .up_tx_user_ready_0(axi_ad9144_xcvr_up_ch_0_user_ready),
        .up_tx_user_ready_1(axi_ad9144_xcvr_up_ch_3_user_ready),
        .up_tx_user_ready_2(axi_ad9144_xcvr_up_ch_1_user_ready),
        .up_tx_user_ready_3(axi_ad9144_xcvr_up_ch_2_user_ready),
        .up_tx_wdata_0(axi_ad9144_xcvr_up_ch_0_wdata),
        .up_tx_wdata_1(axi_ad9144_xcvr_up_ch_3_wdata),
        .up_tx_wdata_2(axi_ad9144_xcvr_up_ch_1_wdata),
        .up_tx_wdata_3(axi_ad9144_xcvr_up_ch_2_wdata),
        .up_tx_wr_0(axi_ad9144_xcvr_up_ch_0_wr),
        .up_tx_wr_1(axi_ad9144_xcvr_up_ch_3_wr),
        .up_tx_wr_2(axi_ad9144_xcvr_up_ch_1_wr),
        .up_tx_wr_3(axi_ad9144_xcvr_up_ch_2_wr));
endmodule

module system_axi_cpu_interconnect_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arprot,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awprot,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arprot,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awprot,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M04_ACLK,
    M04_ARESETN,
    M04_AXI_araddr,
    M04_AXI_arprot,
    M04_AXI_arready,
    M04_AXI_arvalid,
    M04_AXI_awaddr,
    M04_AXI_awprot,
    M04_AXI_awready,
    M04_AXI_awvalid,
    M04_AXI_bready,
    M04_AXI_bresp,
    M04_AXI_bvalid,
    M04_AXI_rdata,
    M04_AXI_rready,
    M04_AXI_rresp,
    M04_AXI_rvalid,
    M04_AXI_wdata,
    M04_AXI_wready,
    M04_AXI_wstrb,
    M04_AXI_wvalid,
    M05_ACLK,
    M05_ARESETN,
    M05_AXI_araddr,
    M05_AXI_arprot,
    M05_AXI_arready,
    M05_AXI_arvalid,
    M05_AXI_awaddr,
    M05_AXI_awprot,
    M05_AXI_awready,
    M05_AXI_awvalid,
    M05_AXI_bready,
    M05_AXI_bresp,
    M05_AXI_bvalid,
    M05_AXI_rdata,
    M05_AXI_rready,
    M05_AXI_rresp,
    M05_AXI_rvalid,
    M05_AXI_wdata,
    M05_AXI_wready,
    M05_AXI_wstrb,
    M05_AXI_wvalid,
    M06_ACLK,
    M06_ARESETN,
    M06_AXI_araddr,
    M06_AXI_arprot,
    M06_AXI_arready,
    M06_AXI_arvalid,
    M06_AXI_awaddr,
    M06_AXI_awprot,
    M06_AXI_awready,
    M06_AXI_awvalid,
    M06_AXI_bready,
    M06_AXI_bresp,
    M06_AXI_bvalid,
    M06_AXI_rdata,
    M06_AXI_rready,
    M06_AXI_rresp,
    M06_AXI_rvalid,
    M06_AXI_wdata,
    M06_AXI_wready,
    M06_AXI_wstrb,
    M06_AXI_wvalid,
    M07_ACLK,
    M07_ARESETN,
    M07_AXI_araddr,
    M07_AXI_arprot,
    M07_AXI_arready,
    M07_AXI_arvalid,
    M07_AXI_awaddr,
    M07_AXI_awprot,
    M07_AXI_awready,
    M07_AXI_awvalid,
    M07_AXI_bready,
    M07_AXI_bresp,
    M07_AXI_bvalid,
    M07_AXI_rdata,
    M07_AXI_rready,
    M07_AXI_rresp,
    M07_AXI_rvalid,
    M07_AXI_wdata,
    M07_AXI_wready,
    M07_AXI_wstrb,
    M07_AXI_wvalid,
    M08_ACLK,
    M08_ARESETN,
    M08_AXI_araddr,
    M08_AXI_arprot,
    M08_AXI_arready,
    M08_AXI_arvalid,
    M08_AXI_awaddr,
    M08_AXI_awprot,
    M08_AXI_awready,
    M08_AXI_awvalid,
    M08_AXI_bready,
    M08_AXI_bresp,
    M08_AXI_bvalid,
    M08_AXI_rdata,
    M08_AXI_rready,
    M08_AXI_rresp,
    M08_AXI_rvalid,
    M08_AXI_wdata,
    M08_AXI_wready,
    M08_AXI_wstrb,
    M08_AXI_wvalid,
    M09_ACLK,
    M09_ARESETN,
    M09_AXI_araddr,
    M09_AXI_arprot,
    M09_AXI_arready,
    M09_AXI_arvalid,
    M09_AXI_awaddr,
    M09_AXI_awprot,
    M09_AXI_awready,
    M09_AXI_awvalid,
    M09_AXI_bready,
    M09_AXI_bresp,
    M09_AXI_bvalid,
    M09_AXI_rdata,
    M09_AXI_rready,
    M09_AXI_rresp,
    M09_AXI_rvalid,
    M09_AXI_wdata,
    M09_AXI_wready,
    M09_AXI_wstrb,
    M09_AXI_wvalid,
    M10_ACLK,
    M10_ARESETN,
    M10_AXI_araddr,
    M10_AXI_arprot,
    M10_AXI_arready,
    M10_AXI_arvalid,
    M10_AXI_awaddr,
    M10_AXI_awprot,
    M10_AXI_awready,
    M10_AXI_awvalid,
    M10_AXI_bready,
    M10_AXI_bresp,
    M10_AXI_bvalid,
    M10_AXI_rdata,
    M10_AXI_rready,
    M10_AXI_rresp,
    M10_AXI_rvalid,
    M10_AXI_wdata,
    M10_AXI_wready,
    M10_AXI_wstrb,
    M10_AXI_wvalid,
    M11_ACLK,
    M11_ARESETN,
    M11_AXI_araddr,
    M11_AXI_arprot,
    M11_AXI_arready,
    M11_AXI_arvalid,
    M11_AXI_awaddr,
    M11_AXI_awprot,
    M11_AXI_awready,
    M11_AXI_awvalid,
    M11_AXI_bready,
    M11_AXI_bresp,
    M11_AXI_bvalid,
    M11_AXI_rdata,
    M11_AXI_rready,
    M11_AXI_rresp,
    M11_AXI_rvalid,
    M11_AXI_wdata,
    M11_AXI_wready,
    M11_AXI_wstrb,
    M11_AXI_wvalid,
    M12_ACLK,
    M12_ARESETN,
    M12_AXI_araddr,
    M12_AXI_arprot,
    M12_AXI_arready,
    M12_AXI_arvalid,
    M12_AXI_awaddr,
    M12_AXI_awprot,
    M12_AXI_awready,
    M12_AXI_awvalid,
    M12_AXI_bready,
    M12_AXI_bresp,
    M12_AXI_bvalid,
    M12_AXI_rdata,
    M12_AXI_rready,
    M12_AXI_rresp,
    M12_AXI_rvalid,
    M12_AXI_wdata,
    M12_AXI_wready,
    M12_AXI_wstrb,
    M12_AXI_wvalid,
    M13_ACLK,
    M13_ARESETN,
    M13_AXI_araddr,
    M13_AXI_arprot,
    M13_AXI_arready,
    M13_AXI_arvalid,
    M13_AXI_awaddr,
    M13_AXI_awprot,
    M13_AXI_awready,
    M13_AXI_awvalid,
    M13_AXI_bready,
    M13_AXI_bresp,
    M13_AXI_bvalid,
    M13_AXI_rdata,
    M13_AXI_rready,
    M13_AXI_rresp,
    M13_AXI_rvalid,
    M13_AXI_wdata,
    M13_AXI_wready,
    M13_AXI_wstrb,
    M13_AXI_wvalid,
    M14_ACLK,
    M14_ARESETN,
    M14_AXI_araddr,
    M14_AXI_arprot,
    M14_AXI_arready,
    M14_AXI_arvalid,
    M14_AXI_awaddr,
    M14_AXI_awprot,
    M14_AXI_awready,
    M14_AXI_awvalid,
    M14_AXI_bready,
    M14_AXI_bresp,
    M14_AXI_bvalid,
    M14_AXI_rdata,
    M14_AXI_rready,
    M14_AXI_rresp,
    M14_AXI_rvalid,
    M14_AXI_wdata,
    M14_AXI_wready,
    M14_AXI_wstrb,
    M14_AXI_wvalid,
    M15_ACLK,
    M15_ARESETN,
    M15_AXI_araddr,
    M15_AXI_arprot,
    M15_AXI_arready,
    M15_AXI_arvalid,
    M15_AXI_awaddr,
    M15_AXI_awprot,
    M15_AXI_awready,
    M15_AXI_awvalid,
    M15_AXI_bready,
    M15_AXI_bresp,
    M15_AXI_bvalid,
    M15_AXI_rdata,
    M15_AXI_rready,
    M15_AXI_rresp,
    M15_AXI_rvalid,
    M15_AXI_wdata,
    M15_AXI_wready,
    M15_AXI_wstrb,
    M15_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  input [0:0]M01_AXI_arready;
  output [0:0]M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  input [0:0]M01_AXI_awready;
  output [0:0]M01_AXI_awvalid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [31:0]M02_AXI_araddr;
  output [2:0]M02_AXI_arprot;
  input [0:0]M02_AXI_arready;
  output [0:0]M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  output [2:0]M02_AXI_awprot;
  input [0:0]M02_AXI_awready;
  output [0:0]M02_AXI_awvalid;
  output [0:0]M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input [0:0]M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output [0:0]M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input [0:0]M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input [0:0]M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output [0:0]M02_AXI_wvalid;
  input M03_ACLK;
  input M03_ARESETN;
  output [31:0]M03_AXI_araddr;
  output [2:0]M03_AXI_arprot;
  input [0:0]M03_AXI_arready;
  output [0:0]M03_AXI_arvalid;
  output [31:0]M03_AXI_awaddr;
  output [2:0]M03_AXI_awprot;
  input [0:0]M03_AXI_awready;
  output [0:0]M03_AXI_awvalid;
  output [0:0]M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input [0:0]M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output [0:0]M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input [0:0]M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input [0:0]M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output [0:0]M03_AXI_wvalid;
  input M04_ACLK;
  input M04_ARESETN;
  output [31:0]M04_AXI_araddr;
  output [2:0]M04_AXI_arprot;
  input [0:0]M04_AXI_arready;
  output [0:0]M04_AXI_arvalid;
  output [31:0]M04_AXI_awaddr;
  output [2:0]M04_AXI_awprot;
  input [0:0]M04_AXI_awready;
  output [0:0]M04_AXI_awvalid;
  output [0:0]M04_AXI_bready;
  input [1:0]M04_AXI_bresp;
  input [0:0]M04_AXI_bvalid;
  input [31:0]M04_AXI_rdata;
  output [0:0]M04_AXI_rready;
  input [1:0]M04_AXI_rresp;
  input [0:0]M04_AXI_rvalid;
  output [31:0]M04_AXI_wdata;
  input [0:0]M04_AXI_wready;
  output [3:0]M04_AXI_wstrb;
  output [0:0]M04_AXI_wvalid;
  input M05_ACLK;
  input M05_ARESETN;
  output [31:0]M05_AXI_araddr;
  output [2:0]M05_AXI_arprot;
  input [0:0]M05_AXI_arready;
  output [0:0]M05_AXI_arvalid;
  output [31:0]M05_AXI_awaddr;
  output [2:0]M05_AXI_awprot;
  input [0:0]M05_AXI_awready;
  output [0:0]M05_AXI_awvalid;
  output [0:0]M05_AXI_bready;
  input [1:0]M05_AXI_bresp;
  input [0:0]M05_AXI_bvalid;
  input [31:0]M05_AXI_rdata;
  output [0:0]M05_AXI_rready;
  input [1:0]M05_AXI_rresp;
  input [0:0]M05_AXI_rvalid;
  output [31:0]M05_AXI_wdata;
  input [0:0]M05_AXI_wready;
  output [3:0]M05_AXI_wstrb;
  output [0:0]M05_AXI_wvalid;
  input M06_ACLK;
  input M06_ARESETN;
  output [31:0]M06_AXI_araddr;
  output [2:0]M06_AXI_arprot;
  input M06_AXI_arready;
  output M06_AXI_arvalid;
  output [31:0]M06_AXI_awaddr;
  output [2:0]M06_AXI_awprot;
  input M06_AXI_awready;
  output M06_AXI_awvalid;
  output M06_AXI_bready;
  input [1:0]M06_AXI_bresp;
  input M06_AXI_bvalid;
  input [31:0]M06_AXI_rdata;
  output M06_AXI_rready;
  input [1:0]M06_AXI_rresp;
  input M06_AXI_rvalid;
  output [31:0]M06_AXI_wdata;
  input M06_AXI_wready;
  output [3:0]M06_AXI_wstrb;
  output M06_AXI_wvalid;
  input M07_ACLK;
  input M07_ARESETN;
  output [31:0]M07_AXI_araddr;
  output [2:0]M07_AXI_arprot;
  input M07_AXI_arready;
  output M07_AXI_arvalid;
  output [31:0]M07_AXI_awaddr;
  output [2:0]M07_AXI_awprot;
  input M07_AXI_awready;
  output M07_AXI_awvalid;
  output M07_AXI_bready;
  input [1:0]M07_AXI_bresp;
  input M07_AXI_bvalid;
  input [31:0]M07_AXI_rdata;
  output M07_AXI_rready;
  input [1:0]M07_AXI_rresp;
  input M07_AXI_rvalid;
  output [31:0]M07_AXI_wdata;
  input M07_AXI_wready;
  output [3:0]M07_AXI_wstrb;
  output M07_AXI_wvalid;
  input M08_ACLK;
  input M08_ARESETN;
  output [31:0]M08_AXI_araddr;
  output [2:0]M08_AXI_arprot;
  input M08_AXI_arready;
  output M08_AXI_arvalid;
  output [31:0]M08_AXI_awaddr;
  output [2:0]M08_AXI_awprot;
  input M08_AXI_awready;
  output M08_AXI_awvalid;
  output M08_AXI_bready;
  input [1:0]M08_AXI_bresp;
  input M08_AXI_bvalid;
  input [31:0]M08_AXI_rdata;
  output M08_AXI_rready;
  input [1:0]M08_AXI_rresp;
  input M08_AXI_rvalid;
  output [31:0]M08_AXI_wdata;
  input M08_AXI_wready;
  output [3:0]M08_AXI_wstrb;
  output M08_AXI_wvalid;
  input M09_ACLK;
  input M09_ARESETN;
  output [31:0]M09_AXI_araddr;
  output [2:0]M09_AXI_arprot;
  input M09_AXI_arready;
  output M09_AXI_arvalid;
  output [31:0]M09_AXI_awaddr;
  output [2:0]M09_AXI_awprot;
  input M09_AXI_awready;
  output M09_AXI_awvalid;
  output M09_AXI_bready;
  input [1:0]M09_AXI_bresp;
  input M09_AXI_bvalid;
  input [31:0]M09_AXI_rdata;
  output M09_AXI_rready;
  input [1:0]M09_AXI_rresp;
  input M09_AXI_rvalid;
  output [31:0]M09_AXI_wdata;
  input M09_AXI_wready;
  output [3:0]M09_AXI_wstrb;
  output M09_AXI_wvalid;
  input M10_ACLK;
  input M10_ARESETN;
  output [31:0]M10_AXI_araddr;
  output [2:0]M10_AXI_arprot;
  input M10_AXI_arready;
  output M10_AXI_arvalid;
  output [31:0]M10_AXI_awaddr;
  output [2:0]M10_AXI_awprot;
  input M10_AXI_awready;
  output M10_AXI_awvalid;
  output M10_AXI_bready;
  input [1:0]M10_AXI_bresp;
  input M10_AXI_bvalid;
  input [31:0]M10_AXI_rdata;
  output M10_AXI_rready;
  input [1:0]M10_AXI_rresp;
  input M10_AXI_rvalid;
  output [31:0]M10_AXI_wdata;
  input M10_AXI_wready;
  output [3:0]M10_AXI_wstrb;
  output M10_AXI_wvalid;
  input M11_ACLK;
  input M11_ARESETN;
  output [31:0]M11_AXI_araddr;
  output [2:0]M11_AXI_arprot;
  input M11_AXI_arready;
  output M11_AXI_arvalid;
  output [31:0]M11_AXI_awaddr;
  output [2:0]M11_AXI_awprot;
  input M11_AXI_awready;
  output M11_AXI_awvalid;
  output M11_AXI_bready;
  input [1:0]M11_AXI_bresp;
  input M11_AXI_bvalid;
  input [31:0]M11_AXI_rdata;
  output M11_AXI_rready;
  input [1:0]M11_AXI_rresp;
  input M11_AXI_rvalid;
  output [31:0]M11_AXI_wdata;
  input M11_AXI_wready;
  output [3:0]M11_AXI_wstrb;
  output M11_AXI_wvalid;
  input M12_ACLK;
  input M12_ARESETN;
  output [31:0]M12_AXI_araddr;
  output [2:0]M12_AXI_arprot;
  input M12_AXI_arready;
  output M12_AXI_arvalid;
  output [31:0]M12_AXI_awaddr;
  output [2:0]M12_AXI_awprot;
  input M12_AXI_awready;
  output M12_AXI_awvalid;
  output M12_AXI_bready;
  input [1:0]M12_AXI_bresp;
  input M12_AXI_bvalid;
  input [31:0]M12_AXI_rdata;
  output M12_AXI_rready;
  input [1:0]M12_AXI_rresp;
  input M12_AXI_rvalid;
  output [31:0]M12_AXI_wdata;
  input M12_AXI_wready;
  output [3:0]M12_AXI_wstrb;
  output M12_AXI_wvalid;
  input M13_ACLK;
  input M13_ARESETN;
  output [31:0]M13_AXI_araddr;
  output [2:0]M13_AXI_arprot;
  input M13_AXI_arready;
  output M13_AXI_arvalid;
  output [31:0]M13_AXI_awaddr;
  output [2:0]M13_AXI_awprot;
  input M13_AXI_awready;
  output M13_AXI_awvalid;
  output M13_AXI_bready;
  input [1:0]M13_AXI_bresp;
  input M13_AXI_bvalid;
  input [31:0]M13_AXI_rdata;
  output M13_AXI_rready;
  input [1:0]M13_AXI_rresp;
  input M13_AXI_rvalid;
  output [31:0]M13_AXI_wdata;
  input M13_AXI_wready;
  output [3:0]M13_AXI_wstrb;
  output M13_AXI_wvalid;
  input M14_ACLK;
  input M14_ARESETN;
  output [31:0]M14_AXI_araddr;
  output [2:0]M14_AXI_arprot;
  input M14_AXI_arready;
  output M14_AXI_arvalid;
  output [31:0]M14_AXI_awaddr;
  output [2:0]M14_AXI_awprot;
  input M14_AXI_awready;
  output M14_AXI_awvalid;
  output M14_AXI_bready;
  input [1:0]M14_AXI_bresp;
  input M14_AXI_bvalid;
  input [31:0]M14_AXI_rdata;
  output M14_AXI_rready;
  input [1:0]M14_AXI_rresp;
  input M14_AXI_rvalid;
  output [31:0]M14_AXI_wdata;
  input M14_AXI_wready;
  output [3:0]M14_AXI_wstrb;
  output M14_AXI_wvalid;
  input M15_ACLK;
  input M15_ARESETN;
  output [31:0]M15_AXI_araddr;
  output [2:0]M15_AXI_arprot;
  input M15_AXI_arready;
  output M15_AXI_arvalid;
  output [31:0]M15_AXI_awaddr;
  output [2:0]M15_AXI_awprot;
  input M15_AXI_awready;
  output M15_AXI_awvalid;
  output M15_AXI_bready;
  input [1:0]M15_AXI_bresp;
  input M15_AXI_bvalid;
  input [31:0]M15_AXI_rdata;
  output M15_AXI_rready;
  input [1:0]M15_AXI_rresp;
  input M15_AXI_rvalid;
  output [31:0]M15_AXI_wdata;
  input M15_AXI_wready;
  output [3:0]M15_AXI_wstrb;
  output M15_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire axi_cpu_interconnect_ACLK_net;
  wire axi_cpu_interconnect_ARESETN_net;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_ARADDR;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_ARBURST;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_ARCACHE;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_ARID;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_ARLEN;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_ARLOCK;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_ARPROT;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_ARQOS;
  wire axi_cpu_interconnect_to_s00_couplers_ARREADY;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_ARSIZE;
  wire axi_cpu_interconnect_to_s00_couplers_ARVALID;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_AWADDR;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_AWBURST;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_AWCACHE;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_AWID;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_AWLEN;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_AWLOCK;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_AWPROT;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_AWQOS;
  wire axi_cpu_interconnect_to_s00_couplers_AWREADY;
  wire [2:0]axi_cpu_interconnect_to_s00_couplers_AWSIZE;
  wire axi_cpu_interconnect_to_s00_couplers_AWVALID;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_BID;
  wire axi_cpu_interconnect_to_s00_couplers_BREADY;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_BRESP;
  wire axi_cpu_interconnect_to_s00_couplers_BVALID;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_RDATA;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_RID;
  wire axi_cpu_interconnect_to_s00_couplers_RLAST;
  wire axi_cpu_interconnect_to_s00_couplers_RREADY;
  wire [1:0]axi_cpu_interconnect_to_s00_couplers_RRESP;
  wire axi_cpu_interconnect_to_s00_couplers_RVALID;
  wire [31:0]axi_cpu_interconnect_to_s00_couplers_WDATA;
  wire [11:0]axi_cpu_interconnect_to_s00_couplers_WID;
  wire axi_cpu_interconnect_to_s00_couplers_WLAST;
  wire axi_cpu_interconnect_to_s00_couplers_WREADY;
  wire [3:0]axi_cpu_interconnect_to_s00_couplers_WSTRB;
  wire axi_cpu_interconnect_to_s00_couplers_WVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m00_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m00_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m00_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m00_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m00_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m01_couplers_to_axi_cpu_interconnect_ARPROT;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m01_couplers_to_axi_cpu_interconnect_AWPROT;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m01_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m01_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m01_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m01_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m01_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m02_couplers_to_axi_cpu_interconnect_ARPROT;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m02_couplers_to_axi_cpu_interconnect_AWPROT;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m02_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m02_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m02_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m02_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m02_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m03_couplers_to_axi_cpu_interconnect_ARPROT;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m03_couplers_to_axi_cpu_interconnect_AWPROT;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m03_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m03_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m03_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m03_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m03_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m04_couplers_to_axi_cpu_interconnect_ARPROT;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m04_couplers_to_axi_cpu_interconnect_AWPROT;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m04_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m04_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m04_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m04_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m04_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m05_couplers_to_axi_cpu_interconnect_ARPROT;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_ARREADY;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m05_couplers_to_axi_cpu_interconnect_AWPROT;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_AWREADY;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_AWVALID;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m05_couplers_to_axi_cpu_interconnect_BRESP;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_RDATA;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m05_couplers_to_axi_cpu_interconnect_RRESP;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m05_couplers_to_axi_cpu_interconnect_WDATA;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m05_couplers_to_axi_cpu_interconnect_WSTRB;
  wire [0:0]m05_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m06_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m06_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m06_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m06_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m06_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m06_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m06_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m06_couplers_to_axi_cpu_interconnect_BRESP;
  wire m06_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_RDATA;
  wire m06_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m06_couplers_to_axi_cpu_interconnect_RRESP;
  wire m06_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m06_couplers_to_axi_cpu_interconnect_WDATA;
  wire m06_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m06_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m06_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m07_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m07_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m07_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m07_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m07_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m07_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m07_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m07_couplers_to_axi_cpu_interconnect_BRESP;
  wire m07_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_RDATA;
  wire m07_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m07_couplers_to_axi_cpu_interconnect_RRESP;
  wire m07_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m07_couplers_to_axi_cpu_interconnect_WDATA;
  wire m07_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m07_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m07_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m08_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m08_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m08_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m08_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m08_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m08_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m08_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m08_couplers_to_axi_cpu_interconnect_BRESP;
  wire m08_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_RDATA;
  wire m08_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m08_couplers_to_axi_cpu_interconnect_RRESP;
  wire m08_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m08_couplers_to_axi_cpu_interconnect_WDATA;
  wire m08_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m08_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m08_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m09_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m09_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m09_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m09_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m09_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m09_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m09_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m09_couplers_to_axi_cpu_interconnect_BRESP;
  wire m09_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_RDATA;
  wire m09_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m09_couplers_to_axi_cpu_interconnect_RRESP;
  wire m09_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m09_couplers_to_axi_cpu_interconnect_WDATA;
  wire m09_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m09_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m09_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m10_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m10_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m10_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m10_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m10_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m10_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m10_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m10_couplers_to_axi_cpu_interconnect_BRESP;
  wire m10_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_RDATA;
  wire m10_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m10_couplers_to_axi_cpu_interconnect_RRESP;
  wire m10_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m10_couplers_to_axi_cpu_interconnect_WDATA;
  wire m10_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m10_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m10_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m11_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m11_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m11_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m11_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m11_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m11_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m11_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m11_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m11_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m11_couplers_to_axi_cpu_interconnect_BRESP;
  wire m11_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m11_couplers_to_axi_cpu_interconnect_RDATA;
  wire m11_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m11_couplers_to_axi_cpu_interconnect_RRESP;
  wire m11_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m11_couplers_to_axi_cpu_interconnect_WDATA;
  wire m11_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m11_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m11_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m12_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m12_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m12_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m12_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m12_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m12_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m12_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m12_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m12_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m12_couplers_to_axi_cpu_interconnect_BRESP;
  wire m12_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m12_couplers_to_axi_cpu_interconnect_RDATA;
  wire m12_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m12_couplers_to_axi_cpu_interconnect_RRESP;
  wire m12_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m12_couplers_to_axi_cpu_interconnect_WDATA;
  wire m12_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m12_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m12_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m13_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m13_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m13_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m13_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m13_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m13_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m13_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m13_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m13_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m13_couplers_to_axi_cpu_interconnect_BRESP;
  wire m13_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m13_couplers_to_axi_cpu_interconnect_RDATA;
  wire m13_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m13_couplers_to_axi_cpu_interconnect_RRESP;
  wire m13_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m13_couplers_to_axi_cpu_interconnect_WDATA;
  wire m13_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m13_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m13_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m14_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m14_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m14_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m14_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m14_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m14_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m14_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m14_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m14_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m14_couplers_to_axi_cpu_interconnect_BRESP;
  wire m14_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m14_couplers_to_axi_cpu_interconnect_RDATA;
  wire m14_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m14_couplers_to_axi_cpu_interconnect_RRESP;
  wire m14_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m14_couplers_to_axi_cpu_interconnect_WDATA;
  wire m14_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m14_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m14_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]m15_couplers_to_axi_cpu_interconnect_ARADDR;
  wire [2:0]m15_couplers_to_axi_cpu_interconnect_ARPROT;
  wire m15_couplers_to_axi_cpu_interconnect_ARREADY;
  wire m15_couplers_to_axi_cpu_interconnect_ARVALID;
  wire [31:0]m15_couplers_to_axi_cpu_interconnect_AWADDR;
  wire [2:0]m15_couplers_to_axi_cpu_interconnect_AWPROT;
  wire m15_couplers_to_axi_cpu_interconnect_AWREADY;
  wire m15_couplers_to_axi_cpu_interconnect_AWVALID;
  wire m15_couplers_to_axi_cpu_interconnect_BREADY;
  wire [1:0]m15_couplers_to_axi_cpu_interconnect_BRESP;
  wire m15_couplers_to_axi_cpu_interconnect_BVALID;
  wire [31:0]m15_couplers_to_axi_cpu_interconnect_RDATA;
  wire m15_couplers_to_axi_cpu_interconnect_RREADY;
  wire [1:0]m15_couplers_to_axi_cpu_interconnect_RRESP;
  wire m15_couplers_to_axi_cpu_interconnect_RVALID;
  wire [31:0]m15_couplers_to_axi_cpu_interconnect_WDATA;
  wire m15_couplers_to_axi_cpu_interconnect_WREADY;
  wire [3:0]m15_couplers_to_axi_cpu_interconnect_WSTRB;
  wire m15_couplers_to_axi_cpu_interconnect_WVALID;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [31:0]xbar_to_m00_couplers_ARADDR;
  wire [0:0]xbar_to_m00_couplers_ARREADY;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [31:0]xbar_to_m00_couplers_AWADDR;
  wire [0:0]xbar_to_m00_couplers_AWREADY;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire [0:0]xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire [0:0]xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [63:32]xbar_to_m01_couplers_ARADDR;
  wire [5:3]xbar_to_m01_couplers_ARPROT;
  wire [0:0]xbar_to_m01_couplers_ARREADY;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [63:32]xbar_to_m01_couplers_AWADDR;
  wire [5:3]xbar_to_m01_couplers_AWPROT;
  wire [0:0]xbar_to_m01_couplers_AWREADY;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire [0:0]xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire [0:0]xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire [0:0]xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [95:64]xbar_to_m02_couplers_ARADDR;
  wire [8:6]xbar_to_m02_couplers_ARPROT;
  wire [0:0]xbar_to_m02_couplers_ARREADY;
  wire [2:2]xbar_to_m02_couplers_ARVALID;
  wire [95:64]xbar_to_m02_couplers_AWADDR;
  wire [8:6]xbar_to_m02_couplers_AWPROT;
  wire [0:0]xbar_to_m02_couplers_AWREADY;
  wire [2:2]xbar_to_m02_couplers_AWVALID;
  wire [2:2]xbar_to_m02_couplers_BREADY;
  wire [1:0]xbar_to_m02_couplers_BRESP;
  wire [0:0]xbar_to_m02_couplers_BVALID;
  wire [31:0]xbar_to_m02_couplers_RDATA;
  wire [2:2]xbar_to_m02_couplers_RREADY;
  wire [1:0]xbar_to_m02_couplers_RRESP;
  wire [0:0]xbar_to_m02_couplers_RVALID;
  wire [95:64]xbar_to_m02_couplers_WDATA;
  wire [0:0]xbar_to_m02_couplers_WREADY;
  wire [11:8]xbar_to_m02_couplers_WSTRB;
  wire [2:2]xbar_to_m02_couplers_WVALID;
  wire [127:96]xbar_to_m03_couplers_ARADDR;
  wire [11:9]xbar_to_m03_couplers_ARPROT;
  wire [0:0]xbar_to_m03_couplers_ARREADY;
  wire [3:3]xbar_to_m03_couplers_ARVALID;
  wire [127:96]xbar_to_m03_couplers_AWADDR;
  wire [11:9]xbar_to_m03_couplers_AWPROT;
  wire [0:0]xbar_to_m03_couplers_AWREADY;
  wire [3:3]xbar_to_m03_couplers_AWVALID;
  wire [3:3]xbar_to_m03_couplers_BREADY;
  wire [1:0]xbar_to_m03_couplers_BRESP;
  wire [0:0]xbar_to_m03_couplers_BVALID;
  wire [31:0]xbar_to_m03_couplers_RDATA;
  wire [3:3]xbar_to_m03_couplers_RREADY;
  wire [1:0]xbar_to_m03_couplers_RRESP;
  wire [0:0]xbar_to_m03_couplers_RVALID;
  wire [127:96]xbar_to_m03_couplers_WDATA;
  wire [0:0]xbar_to_m03_couplers_WREADY;
  wire [15:12]xbar_to_m03_couplers_WSTRB;
  wire [3:3]xbar_to_m03_couplers_WVALID;
  wire [159:128]xbar_to_m04_couplers_ARADDR;
  wire [14:12]xbar_to_m04_couplers_ARPROT;
  wire [0:0]xbar_to_m04_couplers_ARREADY;
  wire [4:4]xbar_to_m04_couplers_ARVALID;
  wire [159:128]xbar_to_m04_couplers_AWADDR;
  wire [14:12]xbar_to_m04_couplers_AWPROT;
  wire [0:0]xbar_to_m04_couplers_AWREADY;
  wire [4:4]xbar_to_m04_couplers_AWVALID;
  wire [4:4]xbar_to_m04_couplers_BREADY;
  wire [1:0]xbar_to_m04_couplers_BRESP;
  wire [0:0]xbar_to_m04_couplers_BVALID;
  wire [31:0]xbar_to_m04_couplers_RDATA;
  wire [4:4]xbar_to_m04_couplers_RREADY;
  wire [1:0]xbar_to_m04_couplers_RRESP;
  wire [0:0]xbar_to_m04_couplers_RVALID;
  wire [159:128]xbar_to_m04_couplers_WDATA;
  wire [0:0]xbar_to_m04_couplers_WREADY;
  wire [19:16]xbar_to_m04_couplers_WSTRB;
  wire [4:4]xbar_to_m04_couplers_WVALID;
  wire [191:160]xbar_to_m05_couplers_ARADDR;
  wire [17:15]xbar_to_m05_couplers_ARPROT;
  wire [0:0]xbar_to_m05_couplers_ARREADY;
  wire [5:5]xbar_to_m05_couplers_ARVALID;
  wire [191:160]xbar_to_m05_couplers_AWADDR;
  wire [17:15]xbar_to_m05_couplers_AWPROT;
  wire [0:0]xbar_to_m05_couplers_AWREADY;
  wire [5:5]xbar_to_m05_couplers_AWVALID;
  wire [5:5]xbar_to_m05_couplers_BREADY;
  wire [1:0]xbar_to_m05_couplers_BRESP;
  wire [0:0]xbar_to_m05_couplers_BVALID;
  wire [31:0]xbar_to_m05_couplers_RDATA;
  wire [5:5]xbar_to_m05_couplers_RREADY;
  wire [1:0]xbar_to_m05_couplers_RRESP;
  wire [0:0]xbar_to_m05_couplers_RVALID;
  wire [191:160]xbar_to_m05_couplers_WDATA;
  wire [0:0]xbar_to_m05_couplers_WREADY;
  wire [23:20]xbar_to_m05_couplers_WSTRB;
  wire [5:5]xbar_to_m05_couplers_WVALID;
  wire [223:192]xbar_to_m06_couplers_ARADDR;
  wire [20:18]xbar_to_m06_couplers_ARPROT;
  wire xbar_to_m06_couplers_ARREADY;
  wire [6:6]xbar_to_m06_couplers_ARVALID;
  wire [223:192]xbar_to_m06_couplers_AWADDR;
  wire [20:18]xbar_to_m06_couplers_AWPROT;
  wire xbar_to_m06_couplers_AWREADY;
  wire [6:6]xbar_to_m06_couplers_AWVALID;
  wire [6:6]xbar_to_m06_couplers_BREADY;
  wire [1:0]xbar_to_m06_couplers_BRESP;
  wire xbar_to_m06_couplers_BVALID;
  wire [31:0]xbar_to_m06_couplers_RDATA;
  wire [6:6]xbar_to_m06_couplers_RREADY;
  wire [1:0]xbar_to_m06_couplers_RRESP;
  wire xbar_to_m06_couplers_RVALID;
  wire [223:192]xbar_to_m06_couplers_WDATA;
  wire xbar_to_m06_couplers_WREADY;
  wire [27:24]xbar_to_m06_couplers_WSTRB;
  wire [6:6]xbar_to_m06_couplers_WVALID;
  wire [255:224]xbar_to_m07_couplers_ARADDR;
  wire [23:21]xbar_to_m07_couplers_ARPROT;
  wire xbar_to_m07_couplers_ARREADY;
  wire [7:7]xbar_to_m07_couplers_ARVALID;
  wire [255:224]xbar_to_m07_couplers_AWADDR;
  wire [23:21]xbar_to_m07_couplers_AWPROT;
  wire xbar_to_m07_couplers_AWREADY;
  wire [7:7]xbar_to_m07_couplers_AWVALID;
  wire [7:7]xbar_to_m07_couplers_BREADY;
  wire [1:0]xbar_to_m07_couplers_BRESP;
  wire xbar_to_m07_couplers_BVALID;
  wire [31:0]xbar_to_m07_couplers_RDATA;
  wire [7:7]xbar_to_m07_couplers_RREADY;
  wire [1:0]xbar_to_m07_couplers_RRESP;
  wire xbar_to_m07_couplers_RVALID;
  wire [255:224]xbar_to_m07_couplers_WDATA;
  wire xbar_to_m07_couplers_WREADY;
  wire [31:28]xbar_to_m07_couplers_WSTRB;
  wire [7:7]xbar_to_m07_couplers_WVALID;
  wire [287:256]xbar_to_m08_couplers_ARADDR;
  wire [26:24]xbar_to_m08_couplers_ARPROT;
  wire xbar_to_m08_couplers_ARREADY;
  wire [8:8]xbar_to_m08_couplers_ARVALID;
  wire [287:256]xbar_to_m08_couplers_AWADDR;
  wire [26:24]xbar_to_m08_couplers_AWPROT;
  wire xbar_to_m08_couplers_AWREADY;
  wire [8:8]xbar_to_m08_couplers_AWVALID;
  wire [8:8]xbar_to_m08_couplers_BREADY;
  wire [1:0]xbar_to_m08_couplers_BRESP;
  wire xbar_to_m08_couplers_BVALID;
  wire [31:0]xbar_to_m08_couplers_RDATA;
  wire [8:8]xbar_to_m08_couplers_RREADY;
  wire [1:0]xbar_to_m08_couplers_RRESP;
  wire xbar_to_m08_couplers_RVALID;
  wire [287:256]xbar_to_m08_couplers_WDATA;
  wire xbar_to_m08_couplers_WREADY;
  wire [35:32]xbar_to_m08_couplers_WSTRB;
  wire [8:8]xbar_to_m08_couplers_WVALID;
  wire [319:288]xbar_to_m09_couplers_ARADDR;
  wire [29:27]xbar_to_m09_couplers_ARPROT;
  wire xbar_to_m09_couplers_ARREADY;
  wire [9:9]xbar_to_m09_couplers_ARVALID;
  wire [319:288]xbar_to_m09_couplers_AWADDR;
  wire [29:27]xbar_to_m09_couplers_AWPROT;
  wire xbar_to_m09_couplers_AWREADY;
  wire [9:9]xbar_to_m09_couplers_AWVALID;
  wire [9:9]xbar_to_m09_couplers_BREADY;
  wire [1:0]xbar_to_m09_couplers_BRESP;
  wire xbar_to_m09_couplers_BVALID;
  wire [31:0]xbar_to_m09_couplers_RDATA;
  wire [9:9]xbar_to_m09_couplers_RREADY;
  wire [1:0]xbar_to_m09_couplers_RRESP;
  wire xbar_to_m09_couplers_RVALID;
  wire [319:288]xbar_to_m09_couplers_WDATA;
  wire xbar_to_m09_couplers_WREADY;
  wire [39:36]xbar_to_m09_couplers_WSTRB;
  wire [9:9]xbar_to_m09_couplers_WVALID;
  wire [351:320]xbar_to_m10_couplers_ARADDR;
  wire [32:30]xbar_to_m10_couplers_ARPROT;
  wire xbar_to_m10_couplers_ARREADY;
  wire [10:10]xbar_to_m10_couplers_ARVALID;
  wire [351:320]xbar_to_m10_couplers_AWADDR;
  wire [32:30]xbar_to_m10_couplers_AWPROT;
  wire xbar_to_m10_couplers_AWREADY;
  wire [10:10]xbar_to_m10_couplers_AWVALID;
  wire [10:10]xbar_to_m10_couplers_BREADY;
  wire [1:0]xbar_to_m10_couplers_BRESP;
  wire xbar_to_m10_couplers_BVALID;
  wire [31:0]xbar_to_m10_couplers_RDATA;
  wire [10:10]xbar_to_m10_couplers_RREADY;
  wire [1:0]xbar_to_m10_couplers_RRESP;
  wire xbar_to_m10_couplers_RVALID;
  wire [351:320]xbar_to_m10_couplers_WDATA;
  wire xbar_to_m10_couplers_WREADY;
  wire [43:40]xbar_to_m10_couplers_WSTRB;
  wire [10:10]xbar_to_m10_couplers_WVALID;
  wire [383:352]xbar_to_m11_couplers_ARADDR;
  wire [35:33]xbar_to_m11_couplers_ARPROT;
  wire xbar_to_m11_couplers_ARREADY;
  wire [11:11]xbar_to_m11_couplers_ARVALID;
  wire [383:352]xbar_to_m11_couplers_AWADDR;
  wire [35:33]xbar_to_m11_couplers_AWPROT;
  wire xbar_to_m11_couplers_AWREADY;
  wire [11:11]xbar_to_m11_couplers_AWVALID;
  wire [11:11]xbar_to_m11_couplers_BREADY;
  wire [1:0]xbar_to_m11_couplers_BRESP;
  wire xbar_to_m11_couplers_BVALID;
  wire [31:0]xbar_to_m11_couplers_RDATA;
  wire [11:11]xbar_to_m11_couplers_RREADY;
  wire [1:0]xbar_to_m11_couplers_RRESP;
  wire xbar_to_m11_couplers_RVALID;
  wire [383:352]xbar_to_m11_couplers_WDATA;
  wire xbar_to_m11_couplers_WREADY;
  wire [47:44]xbar_to_m11_couplers_WSTRB;
  wire [11:11]xbar_to_m11_couplers_WVALID;
  wire [415:384]xbar_to_m12_couplers_ARADDR;
  wire [38:36]xbar_to_m12_couplers_ARPROT;
  wire xbar_to_m12_couplers_ARREADY;
  wire [12:12]xbar_to_m12_couplers_ARVALID;
  wire [415:384]xbar_to_m12_couplers_AWADDR;
  wire [38:36]xbar_to_m12_couplers_AWPROT;
  wire xbar_to_m12_couplers_AWREADY;
  wire [12:12]xbar_to_m12_couplers_AWVALID;
  wire [12:12]xbar_to_m12_couplers_BREADY;
  wire [1:0]xbar_to_m12_couplers_BRESP;
  wire xbar_to_m12_couplers_BVALID;
  wire [31:0]xbar_to_m12_couplers_RDATA;
  wire [12:12]xbar_to_m12_couplers_RREADY;
  wire [1:0]xbar_to_m12_couplers_RRESP;
  wire xbar_to_m12_couplers_RVALID;
  wire [415:384]xbar_to_m12_couplers_WDATA;
  wire xbar_to_m12_couplers_WREADY;
  wire [51:48]xbar_to_m12_couplers_WSTRB;
  wire [12:12]xbar_to_m12_couplers_WVALID;
  wire [447:416]xbar_to_m13_couplers_ARADDR;
  wire [41:39]xbar_to_m13_couplers_ARPROT;
  wire xbar_to_m13_couplers_ARREADY;
  wire [13:13]xbar_to_m13_couplers_ARVALID;
  wire [447:416]xbar_to_m13_couplers_AWADDR;
  wire [41:39]xbar_to_m13_couplers_AWPROT;
  wire xbar_to_m13_couplers_AWREADY;
  wire [13:13]xbar_to_m13_couplers_AWVALID;
  wire [13:13]xbar_to_m13_couplers_BREADY;
  wire [1:0]xbar_to_m13_couplers_BRESP;
  wire xbar_to_m13_couplers_BVALID;
  wire [31:0]xbar_to_m13_couplers_RDATA;
  wire [13:13]xbar_to_m13_couplers_RREADY;
  wire [1:0]xbar_to_m13_couplers_RRESP;
  wire xbar_to_m13_couplers_RVALID;
  wire [447:416]xbar_to_m13_couplers_WDATA;
  wire xbar_to_m13_couplers_WREADY;
  wire [55:52]xbar_to_m13_couplers_WSTRB;
  wire [13:13]xbar_to_m13_couplers_WVALID;
  wire [479:448]xbar_to_m14_couplers_ARADDR;
  wire [44:42]xbar_to_m14_couplers_ARPROT;
  wire xbar_to_m14_couplers_ARREADY;
  wire [14:14]xbar_to_m14_couplers_ARVALID;
  wire [479:448]xbar_to_m14_couplers_AWADDR;
  wire [44:42]xbar_to_m14_couplers_AWPROT;
  wire xbar_to_m14_couplers_AWREADY;
  wire [14:14]xbar_to_m14_couplers_AWVALID;
  wire [14:14]xbar_to_m14_couplers_BREADY;
  wire [1:0]xbar_to_m14_couplers_BRESP;
  wire xbar_to_m14_couplers_BVALID;
  wire [31:0]xbar_to_m14_couplers_RDATA;
  wire [14:14]xbar_to_m14_couplers_RREADY;
  wire [1:0]xbar_to_m14_couplers_RRESP;
  wire xbar_to_m14_couplers_RVALID;
  wire [479:448]xbar_to_m14_couplers_WDATA;
  wire xbar_to_m14_couplers_WREADY;
  wire [59:56]xbar_to_m14_couplers_WSTRB;
  wire [14:14]xbar_to_m14_couplers_WVALID;
  wire [511:480]xbar_to_m15_couplers_ARADDR;
  wire [47:45]xbar_to_m15_couplers_ARPROT;
  wire xbar_to_m15_couplers_ARREADY;
  wire [15:15]xbar_to_m15_couplers_ARVALID;
  wire [511:480]xbar_to_m15_couplers_AWADDR;
  wire [47:45]xbar_to_m15_couplers_AWPROT;
  wire xbar_to_m15_couplers_AWREADY;
  wire [15:15]xbar_to_m15_couplers_AWVALID;
  wire [15:15]xbar_to_m15_couplers_BREADY;
  wire [1:0]xbar_to_m15_couplers_BRESP;
  wire xbar_to_m15_couplers_BVALID;
  wire [31:0]xbar_to_m15_couplers_RDATA;
  wire [15:15]xbar_to_m15_couplers_RREADY;
  wire [1:0]xbar_to_m15_couplers_RRESP;
  wire xbar_to_m15_couplers_RVALID;
  wire [511:480]xbar_to_m15_couplers_WDATA;
  wire xbar_to_m15_couplers_WREADY;
  wire [63:60]xbar_to_m15_couplers_WSTRB;
  wire [15:15]xbar_to_m15_couplers_WVALID;
  wire [47:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [47:0]NLW_xbar_m_axi_awprot_UNCONNECTED;

  assign M00_AXI_araddr[31:0] = m00_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M00_AXI_arvalid[0] = m00_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M00_AXI_awaddr[31:0] = m00_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M00_AXI_awvalid[0] = m00_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M00_AXI_bready[0] = m00_couplers_to_axi_cpu_interconnect_BREADY;
  assign M00_AXI_rready[0] = m00_couplers_to_axi_cpu_interconnect_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_axi_cpu_interconnect_WDATA;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M00_AXI_wvalid[0] = m00_couplers_to_axi_cpu_interconnect_WVALID;
  assign M01_AXI_araddr[31:0] = m01_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M01_AXI_arprot[2:0] = m01_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M01_AXI_arvalid[0] = m01_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M01_AXI_awaddr[31:0] = m01_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M01_AXI_awprot[2:0] = m01_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M01_AXI_awvalid[0] = m01_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M01_AXI_bready[0] = m01_couplers_to_axi_cpu_interconnect_BREADY;
  assign M01_AXI_rready[0] = m01_couplers_to_axi_cpu_interconnect_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_axi_cpu_interconnect_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M01_AXI_wvalid[0] = m01_couplers_to_axi_cpu_interconnect_WVALID;
  assign M02_AXI_araddr[31:0] = m02_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M02_AXI_arprot[2:0] = m02_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M02_AXI_arvalid[0] = m02_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M02_AXI_awaddr[31:0] = m02_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M02_AXI_awprot[2:0] = m02_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M02_AXI_awvalid[0] = m02_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M02_AXI_bready[0] = m02_couplers_to_axi_cpu_interconnect_BREADY;
  assign M02_AXI_rready[0] = m02_couplers_to_axi_cpu_interconnect_RREADY;
  assign M02_AXI_wdata[31:0] = m02_couplers_to_axi_cpu_interconnect_WDATA;
  assign M02_AXI_wstrb[3:0] = m02_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M02_AXI_wvalid[0] = m02_couplers_to_axi_cpu_interconnect_WVALID;
  assign M03_AXI_araddr[31:0] = m03_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M03_AXI_arprot[2:0] = m03_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M03_AXI_arvalid[0] = m03_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M03_AXI_awaddr[31:0] = m03_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M03_AXI_awprot[2:0] = m03_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M03_AXI_awvalid[0] = m03_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M03_AXI_bready[0] = m03_couplers_to_axi_cpu_interconnect_BREADY;
  assign M03_AXI_rready[0] = m03_couplers_to_axi_cpu_interconnect_RREADY;
  assign M03_AXI_wdata[31:0] = m03_couplers_to_axi_cpu_interconnect_WDATA;
  assign M03_AXI_wstrb[3:0] = m03_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M03_AXI_wvalid[0] = m03_couplers_to_axi_cpu_interconnect_WVALID;
  assign M04_AXI_araddr[31:0] = m04_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M04_AXI_arprot[2:0] = m04_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M04_AXI_arvalid[0] = m04_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M04_AXI_awaddr[31:0] = m04_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M04_AXI_awprot[2:0] = m04_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M04_AXI_awvalid[0] = m04_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M04_AXI_bready[0] = m04_couplers_to_axi_cpu_interconnect_BREADY;
  assign M04_AXI_rready[0] = m04_couplers_to_axi_cpu_interconnect_RREADY;
  assign M04_AXI_wdata[31:0] = m04_couplers_to_axi_cpu_interconnect_WDATA;
  assign M04_AXI_wstrb[3:0] = m04_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M04_AXI_wvalid[0] = m04_couplers_to_axi_cpu_interconnect_WVALID;
  assign M05_AXI_araddr[31:0] = m05_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M05_AXI_arprot[2:0] = m05_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M05_AXI_arvalid[0] = m05_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M05_AXI_awaddr[31:0] = m05_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M05_AXI_awprot[2:0] = m05_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M05_AXI_awvalid[0] = m05_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M05_AXI_bready[0] = m05_couplers_to_axi_cpu_interconnect_BREADY;
  assign M05_AXI_rready[0] = m05_couplers_to_axi_cpu_interconnect_RREADY;
  assign M05_AXI_wdata[31:0] = m05_couplers_to_axi_cpu_interconnect_WDATA;
  assign M05_AXI_wstrb[3:0] = m05_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M05_AXI_wvalid[0] = m05_couplers_to_axi_cpu_interconnect_WVALID;
  assign M06_AXI_araddr[31:0] = m06_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M06_AXI_arprot[2:0] = m06_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M06_AXI_arvalid = m06_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M06_AXI_awaddr[31:0] = m06_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M06_AXI_awprot[2:0] = m06_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M06_AXI_awvalid = m06_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M06_AXI_bready = m06_couplers_to_axi_cpu_interconnect_BREADY;
  assign M06_AXI_rready = m06_couplers_to_axi_cpu_interconnect_RREADY;
  assign M06_AXI_wdata[31:0] = m06_couplers_to_axi_cpu_interconnect_WDATA;
  assign M06_AXI_wstrb[3:0] = m06_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M06_AXI_wvalid = m06_couplers_to_axi_cpu_interconnect_WVALID;
  assign M07_AXI_araddr[31:0] = m07_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M07_AXI_arprot[2:0] = m07_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M07_AXI_arvalid = m07_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M07_AXI_awaddr[31:0] = m07_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M07_AXI_awprot[2:0] = m07_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M07_AXI_awvalid = m07_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M07_AXI_bready = m07_couplers_to_axi_cpu_interconnect_BREADY;
  assign M07_AXI_rready = m07_couplers_to_axi_cpu_interconnect_RREADY;
  assign M07_AXI_wdata[31:0] = m07_couplers_to_axi_cpu_interconnect_WDATA;
  assign M07_AXI_wstrb[3:0] = m07_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M07_AXI_wvalid = m07_couplers_to_axi_cpu_interconnect_WVALID;
  assign M08_AXI_araddr[31:0] = m08_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M08_AXI_arprot[2:0] = m08_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M08_AXI_arvalid = m08_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M08_AXI_awaddr[31:0] = m08_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M08_AXI_awprot[2:0] = m08_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M08_AXI_awvalid = m08_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M08_AXI_bready = m08_couplers_to_axi_cpu_interconnect_BREADY;
  assign M08_AXI_rready = m08_couplers_to_axi_cpu_interconnect_RREADY;
  assign M08_AXI_wdata[31:0] = m08_couplers_to_axi_cpu_interconnect_WDATA;
  assign M08_AXI_wstrb[3:0] = m08_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M08_AXI_wvalid = m08_couplers_to_axi_cpu_interconnect_WVALID;
  assign M09_AXI_araddr[31:0] = m09_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M09_AXI_arprot[2:0] = m09_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M09_AXI_arvalid = m09_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M09_AXI_awaddr[31:0] = m09_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M09_AXI_awprot[2:0] = m09_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M09_AXI_awvalid = m09_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M09_AXI_bready = m09_couplers_to_axi_cpu_interconnect_BREADY;
  assign M09_AXI_rready = m09_couplers_to_axi_cpu_interconnect_RREADY;
  assign M09_AXI_wdata[31:0] = m09_couplers_to_axi_cpu_interconnect_WDATA;
  assign M09_AXI_wstrb[3:0] = m09_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M09_AXI_wvalid = m09_couplers_to_axi_cpu_interconnect_WVALID;
  assign M10_AXI_araddr[31:0] = m10_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M10_AXI_arprot[2:0] = m10_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M10_AXI_arvalid = m10_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M10_AXI_awaddr[31:0] = m10_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M10_AXI_awprot[2:0] = m10_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M10_AXI_awvalid = m10_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M10_AXI_bready = m10_couplers_to_axi_cpu_interconnect_BREADY;
  assign M10_AXI_rready = m10_couplers_to_axi_cpu_interconnect_RREADY;
  assign M10_AXI_wdata[31:0] = m10_couplers_to_axi_cpu_interconnect_WDATA;
  assign M10_AXI_wstrb[3:0] = m10_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M10_AXI_wvalid = m10_couplers_to_axi_cpu_interconnect_WVALID;
  assign M11_AXI_araddr[31:0] = m11_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M11_AXI_arprot[2:0] = m11_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M11_AXI_arvalid = m11_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M11_AXI_awaddr[31:0] = m11_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M11_AXI_awprot[2:0] = m11_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M11_AXI_awvalid = m11_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M11_AXI_bready = m11_couplers_to_axi_cpu_interconnect_BREADY;
  assign M11_AXI_rready = m11_couplers_to_axi_cpu_interconnect_RREADY;
  assign M11_AXI_wdata[31:0] = m11_couplers_to_axi_cpu_interconnect_WDATA;
  assign M11_AXI_wstrb[3:0] = m11_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M11_AXI_wvalid = m11_couplers_to_axi_cpu_interconnect_WVALID;
  assign M12_AXI_araddr[31:0] = m12_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M12_AXI_arprot[2:0] = m12_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M12_AXI_arvalid = m12_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M12_AXI_awaddr[31:0] = m12_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M12_AXI_awprot[2:0] = m12_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M12_AXI_awvalid = m12_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M12_AXI_bready = m12_couplers_to_axi_cpu_interconnect_BREADY;
  assign M12_AXI_rready = m12_couplers_to_axi_cpu_interconnect_RREADY;
  assign M12_AXI_wdata[31:0] = m12_couplers_to_axi_cpu_interconnect_WDATA;
  assign M12_AXI_wstrb[3:0] = m12_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M12_AXI_wvalid = m12_couplers_to_axi_cpu_interconnect_WVALID;
  assign M13_AXI_araddr[31:0] = m13_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M13_AXI_arprot[2:0] = m13_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M13_AXI_arvalid = m13_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M13_AXI_awaddr[31:0] = m13_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M13_AXI_awprot[2:0] = m13_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M13_AXI_awvalid = m13_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M13_AXI_bready = m13_couplers_to_axi_cpu_interconnect_BREADY;
  assign M13_AXI_rready = m13_couplers_to_axi_cpu_interconnect_RREADY;
  assign M13_AXI_wdata[31:0] = m13_couplers_to_axi_cpu_interconnect_WDATA;
  assign M13_AXI_wstrb[3:0] = m13_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M13_AXI_wvalid = m13_couplers_to_axi_cpu_interconnect_WVALID;
  assign M14_AXI_araddr[31:0] = m14_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M14_AXI_arprot[2:0] = m14_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M14_AXI_arvalid = m14_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M14_AXI_awaddr[31:0] = m14_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M14_AXI_awprot[2:0] = m14_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M14_AXI_awvalid = m14_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M14_AXI_bready = m14_couplers_to_axi_cpu_interconnect_BREADY;
  assign M14_AXI_rready = m14_couplers_to_axi_cpu_interconnect_RREADY;
  assign M14_AXI_wdata[31:0] = m14_couplers_to_axi_cpu_interconnect_WDATA;
  assign M14_AXI_wstrb[3:0] = m14_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M14_AXI_wvalid = m14_couplers_to_axi_cpu_interconnect_WVALID;
  assign M15_AXI_araddr[31:0] = m15_couplers_to_axi_cpu_interconnect_ARADDR;
  assign M15_AXI_arprot[2:0] = m15_couplers_to_axi_cpu_interconnect_ARPROT;
  assign M15_AXI_arvalid = m15_couplers_to_axi_cpu_interconnect_ARVALID;
  assign M15_AXI_awaddr[31:0] = m15_couplers_to_axi_cpu_interconnect_AWADDR;
  assign M15_AXI_awprot[2:0] = m15_couplers_to_axi_cpu_interconnect_AWPROT;
  assign M15_AXI_awvalid = m15_couplers_to_axi_cpu_interconnect_AWVALID;
  assign M15_AXI_bready = m15_couplers_to_axi_cpu_interconnect_BREADY;
  assign M15_AXI_rready = m15_couplers_to_axi_cpu_interconnect_RREADY;
  assign M15_AXI_wdata[31:0] = m15_couplers_to_axi_cpu_interconnect_WDATA;
  assign M15_AXI_wstrb[3:0] = m15_couplers_to_axi_cpu_interconnect_WSTRB;
  assign M15_AXI_wvalid = m15_couplers_to_axi_cpu_interconnect_WVALID;
  assign S00_AXI_arready = axi_cpu_interconnect_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = axi_cpu_interconnect_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[11:0] = axi_cpu_interconnect_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = axi_cpu_interconnect_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_cpu_interconnect_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = axi_cpu_interconnect_to_s00_couplers_RDATA;
  assign S00_AXI_rid[11:0] = axi_cpu_interconnect_to_s00_couplers_RID;
  assign S00_AXI_rlast = axi_cpu_interconnect_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = axi_cpu_interconnect_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_cpu_interconnect_to_s00_couplers_RVALID;
  assign S00_AXI_wready = axi_cpu_interconnect_to_s00_couplers_WREADY;
  assign axi_cpu_interconnect_ACLK_net = ACLK;
  assign axi_cpu_interconnect_ARESETN_net = ARESETN;
  assign axi_cpu_interconnect_to_s00_couplers_ARADDR = S00_AXI_araddr[31:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARID = S00_AXI_arid[11:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARLEN = S00_AXI_arlen[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARLOCK = S00_AXI_arlock[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_cpu_interconnect_to_s00_couplers_AWADDR = S00_AXI_awaddr[31:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWID = S00_AXI_awid[11:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWLEN = S00_AXI_awlen[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWLOCK = S00_AXI_awlock[1:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign axi_cpu_interconnect_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_cpu_interconnect_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_cpu_interconnect_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_cpu_interconnect_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign axi_cpu_interconnect_to_s00_couplers_WID = S00_AXI_wid[11:0];
  assign axi_cpu_interconnect_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_cpu_interconnect_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign axi_cpu_interconnect_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign m00_couplers_to_axi_cpu_interconnect_ARREADY = M00_AXI_arready[0];
  assign m00_couplers_to_axi_cpu_interconnect_AWREADY = M00_AXI_awready[0];
  assign m00_couplers_to_axi_cpu_interconnect_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_axi_cpu_interconnect_BVALID = M00_AXI_bvalid[0];
  assign m00_couplers_to_axi_cpu_interconnect_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_axi_cpu_interconnect_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_axi_cpu_interconnect_RVALID = M00_AXI_rvalid[0];
  assign m00_couplers_to_axi_cpu_interconnect_WREADY = M00_AXI_wready[0];
  assign m01_couplers_to_axi_cpu_interconnect_ARREADY = M01_AXI_arready[0];
  assign m01_couplers_to_axi_cpu_interconnect_AWREADY = M01_AXI_awready[0];
  assign m01_couplers_to_axi_cpu_interconnect_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_axi_cpu_interconnect_BVALID = M01_AXI_bvalid[0];
  assign m01_couplers_to_axi_cpu_interconnect_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_axi_cpu_interconnect_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_axi_cpu_interconnect_RVALID = M01_AXI_rvalid[0];
  assign m01_couplers_to_axi_cpu_interconnect_WREADY = M01_AXI_wready[0];
  assign m02_couplers_to_axi_cpu_interconnect_ARREADY = M02_AXI_arready[0];
  assign m02_couplers_to_axi_cpu_interconnect_AWREADY = M02_AXI_awready[0];
  assign m02_couplers_to_axi_cpu_interconnect_BRESP = M02_AXI_bresp[1:0];
  assign m02_couplers_to_axi_cpu_interconnect_BVALID = M02_AXI_bvalid[0];
  assign m02_couplers_to_axi_cpu_interconnect_RDATA = M02_AXI_rdata[31:0];
  assign m02_couplers_to_axi_cpu_interconnect_RRESP = M02_AXI_rresp[1:0];
  assign m02_couplers_to_axi_cpu_interconnect_RVALID = M02_AXI_rvalid[0];
  assign m02_couplers_to_axi_cpu_interconnect_WREADY = M02_AXI_wready[0];
  assign m03_couplers_to_axi_cpu_interconnect_ARREADY = M03_AXI_arready[0];
  assign m03_couplers_to_axi_cpu_interconnect_AWREADY = M03_AXI_awready[0];
  assign m03_couplers_to_axi_cpu_interconnect_BRESP = M03_AXI_bresp[1:0];
  assign m03_couplers_to_axi_cpu_interconnect_BVALID = M03_AXI_bvalid[0];
  assign m03_couplers_to_axi_cpu_interconnect_RDATA = M03_AXI_rdata[31:0];
  assign m03_couplers_to_axi_cpu_interconnect_RRESP = M03_AXI_rresp[1:0];
  assign m03_couplers_to_axi_cpu_interconnect_RVALID = M03_AXI_rvalid[0];
  assign m03_couplers_to_axi_cpu_interconnect_WREADY = M03_AXI_wready[0];
  assign m04_couplers_to_axi_cpu_interconnect_ARREADY = M04_AXI_arready[0];
  assign m04_couplers_to_axi_cpu_interconnect_AWREADY = M04_AXI_awready[0];
  assign m04_couplers_to_axi_cpu_interconnect_BRESP = M04_AXI_bresp[1:0];
  assign m04_couplers_to_axi_cpu_interconnect_BVALID = M04_AXI_bvalid[0];
  assign m04_couplers_to_axi_cpu_interconnect_RDATA = M04_AXI_rdata[31:0];
  assign m04_couplers_to_axi_cpu_interconnect_RRESP = M04_AXI_rresp[1:0];
  assign m04_couplers_to_axi_cpu_interconnect_RVALID = M04_AXI_rvalid[0];
  assign m04_couplers_to_axi_cpu_interconnect_WREADY = M04_AXI_wready[0];
  assign m05_couplers_to_axi_cpu_interconnect_ARREADY = M05_AXI_arready[0];
  assign m05_couplers_to_axi_cpu_interconnect_AWREADY = M05_AXI_awready[0];
  assign m05_couplers_to_axi_cpu_interconnect_BRESP = M05_AXI_bresp[1:0];
  assign m05_couplers_to_axi_cpu_interconnect_BVALID = M05_AXI_bvalid[0];
  assign m05_couplers_to_axi_cpu_interconnect_RDATA = M05_AXI_rdata[31:0];
  assign m05_couplers_to_axi_cpu_interconnect_RRESP = M05_AXI_rresp[1:0];
  assign m05_couplers_to_axi_cpu_interconnect_RVALID = M05_AXI_rvalid[0];
  assign m05_couplers_to_axi_cpu_interconnect_WREADY = M05_AXI_wready[0];
  assign m06_couplers_to_axi_cpu_interconnect_ARREADY = M06_AXI_arready;
  assign m06_couplers_to_axi_cpu_interconnect_AWREADY = M06_AXI_awready;
  assign m06_couplers_to_axi_cpu_interconnect_BRESP = M06_AXI_bresp[1:0];
  assign m06_couplers_to_axi_cpu_interconnect_BVALID = M06_AXI_bvalid;
  assign m06_couplers_to_axi_cpu_interconnect_RDATA = M06_AXI_rdata[31:0];
  assign m06_couplers_to_axi_cpu_interconnect_RRESP = M06_AXI_rresp[1:0];
  assign m06_couplers_to_axi_cpu_interconnect_RVALID = M06_AXI_rvalid;
  assign m06_couplers_to_axi_cpu_interconnect_WREADY = M06_AXI_wready;
  assign m07_couplers_to_axi_cpu_interconnect_ARREADY = M07_AXI_arready;
  assign m07_couplers_to_axi_cpu_interconnect_AWREADY = M07_AXI_awready;
  assign m07_couplers_to_axi_cpu_interconnect_BRESP = M07_AXI_bresp[1:0];
  assign m07_couplers_to_axi_cpu_interconnect_BVALID = M07_AXI_bvalid;
  assign m07_couplers_to_axi_cpu_interconnect_RDATA = M07_AXI_rdata[31:0];
  assign m07_couplers_to_axi_cpu_interconnect_RRESP = M07_AXI_rresp[1:0];
  assign m07_couplers_to_axi_cpu_interconnect_RVALID = M07_AXI_rvalid;
  assign m07_couplers_to_axi_cpu_interconnect_WREADY = M07_AXI_wready;
  assign m08_couplers_to_axi_cpu_interconnect_ARREADY = M08_AXI_arready;
  assign m08_couplers_to_axi_cpu_interconnect_AWREADY = M08_AXI_awready;
  assign m08_couplers_to_axi_cpu_interconnect_BRESP = M08_AXI_bresp[1:0];
  assign m08_couplers_to_axi_cpu_interconnect_BVALID = M08_AXI_bvalid;
  assign m08_couplers_to_axi_cpu_interconnect_RDATA = M08_AXI_rdata[31:0];
  assign m08_couplers_to_axi_cpu_interconnect_RRESP = M08_AXI_rresp[1:0];
  assign m08_couplers_to_axi_cpu_interconnect_RVALID = M08_AXI_rvalid;
  assign m08_couplers_to_axi_cpu_interconnect_WREADY = M08_AXI_wready;
  assign m09_couplers_to_axi_cpu_interconnect_ARREADY = M09_AXI_arready;
  assign m09_couplers_to_axi_cpu_interconnect_AWREADY = M09_AXI_awready;
  assign m09_couplers_to_axi_cpu_interconnect_BRESP = M09_AXI_bresp[1:0];
  assign m09_couplers_to_axi_cpu_interconnect_BVALID = M09_AXI_bvalid;
  assign m09_couplers_to_axi_cpu_interconnect_RDATA = M09_AXI_rdata[31:0];
  assign m09_couplers_to_axi_cpu_interconnect_RRESP = M09_AXI_rresp[1:0];
  assign m09_couplers_to_axi_cpu_interconnect_RVALID = M09_AXI_rvalid;
  assign m09_couplers_to_axi_cpu_interconnect_WREADY = M09_AXI_wready;
  assign m10_couplers_to_axi_cpu_interconnect_ARREADY = M10_AXI_arready;
  assign m10_couplers_to_axi_cpu_interconnect_AWREADY = M10_AXI_awready;
  assign m10_couplers_to_axi_cpu_interconnect_BRESP = M10_AXI_bresp[1:0];
  assign m10_couplers_to_axi_cpu_interconnect_BVALID = M10_AXI_bvalid;
  assign m10_couplers_to_axi_cpu_interconnect_RDATA = M10_AXI_rdata[31:0];
  assign m10_couplers_to_axi_cpu_interconnect_RRESP = M10_AXI_rresp[1:0];
  assign m10_couplers_to_axi_cpu_interconnect_RVALID = M10_AXI_rvalid;
  assign m10_couplers_to_axi_cpu_interconnect_WREADY = M10_AXI_wready;
  assign m11_couplers_to_axi_cpu_interconnect_ARREADY = M11_AXI_arready;
  assign m11_couplers_to_axi_cpu_interconnect_AWREADY = M11_AXI_awready;
  assign m11_couplers_to_axi_cpu_interconnect_BRESP = M11_AXI_bresp[1:0];
  assign m11_couplers_to_axi_cpu_interconnect_BVALID = M11_AXI_bvalid;
  assign m11_couplers_to_axi_cpu_interconnect_RDATA = M11_AXI_rdata[31:0];
  assign m11_couplers_to_axi_cpu_interconnect_RRESP = M11_AXI_rresp[1:0];
  assign m11_couplers_to_axi_cpu_interconnect_RVALID = M11_AXI_rvalid;
  assign m11_couplers_to_axi_cpu_interconnect_WREADY = M11_AXI_wready;
  assign m12_couplers_to_axi_cpu_interconnect_ARREADY = M12_AXI_arready;
  assign m12_couplers_to_axi_cpu_interconnect_AWREADY = M12_AXI_awready;
  assign m12_couplers_to_axi_cpu_interconnect_BRESP = M12_AXI_bresp[1:0];
  assign m12_couplers_to_axi_cpu_interconnect_BVALID = M12_AXI_bvalid;
  assign m12_couplers_to_axi_cpu_interconnect_RDATA = M12_AXI_rdata[31:0];
  assign m12_couplers_to_axi_cpu_interconnect_RRESP = M12_AXI_rresp[1:0];
  assign m12_couplers_to_axi_cpu_interconnect_RVALID = M12_AXI_rvalid;
  assign m12_couplers_to_axi_cpu_interconnect_WREADY = M12_AXI_wready;
  assign m13_couplers_to_axi_cpu_interconnect_ARREADY = M13_AXI_arready;
  assign m13_couplers_to_axi_cpu_interconnect_AWREADY = M13_AXI_awready;
  assign m13_couplers_to_axi_cpu_interconnect_BRESP = M13_AXI_bresp[1:0];
  assign m13_couplers_to_axi_cpu_interconnect_BVALID = M13_AXI_bvalid;
  assign m13_couplers_to_axi_cpu_interconnect_RDATA = M13_AXI_rdata[31:0];
  assign m13_couplers_to_axi_cpu_interconnect_RRESP = M13_AXI_rresp[1:0];
  assign m13_couplers_to_axi_cpu_interconnect_RVALID = M13_AXI_rvalid;
  assign m13_couplers_to_axi_cpu_interconnect_WREADY = M13_AXI_wready;
  assign m14_couplers_to_axi_cpu_interconnect_ARREADY = M14_AXI_arready;
  assign m14_couplers_to_axi_cpu_interconnect_AWREADY = M14_AXI_awready;
  assign m14_couplers_to_axi_cpu_interconnect_BRESP = M14_AXI_bresp[1:0];
  assign m14_couplers_to_axi_cpu_interconnect_BVALID = M14_AXI_bvalid;
  assign m14_couplers_to_axi_cpu_interconnect_RDATA = M14_AXI_rdata[31:0];
  assign m14_couplers_to_axi_cpu_interconnect_RRESP = M14_AXI_rresp[1:0];
  assign m14_couplers_to_axi_cpu_interconnect_RVALID = M14_AXI_rvalid;
  assign m14_couplers_to_axi_cpu_interconnect_WREADY = M14_AXI_wready;
  assign m15_couplers_to_axi_cpu_interconnect_ARREADY = M15_AXI_arready;
  assign m15_couplers_to_axi_cpu_interconnect_AWREADY = M15_AXI_awready;
  assign m15_couplers_to_axi_cpu_interconnect_BRESP = M15_AXI_bresp[1:0];
  assign m15_couplers_to_axi_cpu_interconnect_BVALID = M15_AXI_bvalid;
  assign m15_couplers_to_axi_cpu_interconnect_RDATA = M15_AXI_rdata[31:0];
  assign m15_couplers_to_axi_cpu_interconnect_RRESP = M15_AXI_rresp[1:0];
  assign m15_couplers_to_axi_cpu_interconnect_RVALID = M15_AXI_rvalid;
  assign m15_couplers_to_axi_cpu_interconnect_WREADY = M15_AXI_wready;
  m00_couplers_imp_I5GH1N m00_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m00_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arready(m00_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awready(m00_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m00_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m00_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m00_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m00_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m00_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m00_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m00_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m00_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m00_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m00_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_1UBGIXM m01_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m01_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m01_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m01_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m01_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m01_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m01_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m01_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m01_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m01_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m01_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m01_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m01_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m01_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m01_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m01_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m01_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m01_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  m02_couplers_imp_1J5P44O m02_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m02_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m02_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m02_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m02_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m02_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m02_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m02_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m02_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m02_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m02_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m02_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m02_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m02_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m02_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m02_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m02_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m02_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m02_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m02_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m02_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m02_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m02_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m02_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m02_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m02_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m02_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m02_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m02_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m02_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m02_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m02_couplers_RDATA),
        .S_AXI_rready(xbar_to_m02_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m02_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m02_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m02_couplers_WDATA),
        .S_AXI_wready(xbar_to_m02_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m02_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m02_couplers_WVALID));
  m03_couplers_imp_T17W6X m03_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m03_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m03_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m03_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m03_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m03_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m03_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m03_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m03_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m03_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m03_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m03_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m03_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m03_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m03_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m03_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m03_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m03_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m03_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m03_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m03_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m03_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m03_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m03_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m03_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m03_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m03_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m03_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m03_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m03_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m03_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m03_couplers_RDATA),
        .S_AXI_rready(xbar_to_m03_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m03_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m03_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m03_couplers_WDATA),
        .S_AXI_wready(xbar_to_m03_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m03_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m03_couplers_WVALID));
  m04_couplers_imp_15FU5SC m04_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m04_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m04_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m04_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m04_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m04_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m04_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m04_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m04_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m04_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m04_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m04_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m04_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m04_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m04_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m04_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m04_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m04_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m04_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m04_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m04_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m04_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m04_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m04_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m04_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m04_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m04_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m04_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m04_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m04_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m04_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m04_couplers_RDATA),
        .S_AXI_rready(xbar_to_m04_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m04_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m04_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m04_couplers_WDATA),
        .S_AXI_wready(xbar_to_m04_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m04_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m04_couplers_WVALID));
  m05_couplers_imp_GFBASD m05_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m05_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m05_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m05_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m05_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m05_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m05_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m05_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m05_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m05_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m05_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m05_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m05_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m05_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m05_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m05_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m05_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m05_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m05_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m05_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m05_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m05_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m05_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m05_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m05_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m05_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m05_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m05_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m05_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m05_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m05_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m05_couplers_RDATA),
        .S_AXI_rready(xbar_to_m05_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m05_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m05_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m05_couplers_WDATA),
        .S_AXI_wready(xbar_to_m05_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m05_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m05_couplers_WVALID));
  m06_couplers_imp_59JXRJ m06_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m06_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m06_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m06_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m06_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m06_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m06_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m06_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m06_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m06_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m06_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m06_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m06_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m06_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m06_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m06_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m06_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m06_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m06_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m06_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m06_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m06_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m06_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m06_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m06_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m06_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m06_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m06_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m06_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m06_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m06_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m06_couplers_RDATA),
        .S_AXI_rready(xbar_to_m06_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m06_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m06_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m06_couplers_WDATA),
        .S_AXI_wready(xbar_to_m06_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m06_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m06_couplers_WVALID));
  m07_couplers_imp_1GBLMBI m07_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m07_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m07_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m07_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m07_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m07_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m07_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m07_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m07_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m07_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m07_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m07_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m07_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m07_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m07_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m07_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m07_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m07_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m07_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m07_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m07_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m07_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m07_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m07_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m07_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m07_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m07_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m07_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m07_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m07_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m07_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m07_couplers_RDATA),
        .S_AXI_rready(xbar_to_m07_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m07_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m07_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m07_couplers_WDATA),
        .S_AXI_wready(xbar_to_m07_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m07_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m07_couplers_WVALID));
  m08_couplers_imp_E05M9W m08_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m08_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m08_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m08_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m08_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m08_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m08_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m08_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m08_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m08_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m08_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m08_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m08_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m08_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m08_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m08_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m08_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m08_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m08_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m08_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m08_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m08_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m08_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m08_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m08_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m08_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m08_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m08_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m08_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m08_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m08_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m08_couplers_RDATA),
        .S_AXI_rready(xbar_to_m08_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m08_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m08_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m08_couplers_WDATA),
        .S_AXI_wready(xbar_to_m08_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m08_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m08_couplers_WVALID));
  m09_couplers_imp_17AVPN9 m09_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m09_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m09_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m09_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m09_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m09_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m09_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m09_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m09_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m09_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m09_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m09_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m09_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m09_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m09_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m09_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m09_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m09_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m09_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m09_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m09_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m09_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m09_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m09_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m09_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m09_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m09_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m09_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m09_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m09_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m09_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m09_couplers_RDATA),
        .S_AXI_rready(xbar_to_m09_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m09_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m09_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m09_couplers_WDATA),
        .S_AXI_wready(xbar_to_m09_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m09_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m09_couplers_WVALID));
  m10_couplers_imp_1J5SI6G m10_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m10_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m10_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m10_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m10_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m10_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m10_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m10_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m10_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m10_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m10_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m10_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m10_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m10_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m10_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m10_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m10_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m10_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m10_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m10_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m10_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m10_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m10_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m10_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m10_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m10_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m10_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m10_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m10_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m10_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m10_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m10_couplers_RDATA),
        .S_AXI_rready(xbar_to_m10_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m10_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m10_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m10_couplers_WDATA),
        .S_AXI_wready(xbar_to_m10_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m10_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m10_couplers_WVALID));
  m11_couplers_imp_T19VO9 m11_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m11_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m11_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m11_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m11_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m11_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m11_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m11_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m11_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m11_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m11_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m11_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m11_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m11_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m11_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m11_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m11_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m11_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m11_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m11_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m11_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m11_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m11_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m11_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m11_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m11_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m11_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m11_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m11_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m11_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m11_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m11_couplers_RDATA),
        .S_AXI_rready(xbar_to_m11_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m11_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m11_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m11_couplers_WDATA),
        .S_AXI_wready(xbar_to_m11_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m11_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m11_couplers_WVALID));
  m12_couplers_imp_I5JGX7 m12_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m12_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m12_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m12_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m12_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m12_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m12_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m12_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m12_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m12_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m12_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m12_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m12_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m12_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m12_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m12_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m12_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m12_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m12_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m12_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m12_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m12_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m12_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m12_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m12_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m12_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m12_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m12_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m12_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m12_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m12_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m12_couplers_RDATA),
        .S_AXI_rready(xbar_to_m12_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m12_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m12_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m12_couplers_WDATA),
        .S_AXI_wready(xbar_to_m12_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m12_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m12_couplers_WVALID));
  m13_couplers_imp_1UBI48Q m13_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m13_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m13_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m13_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m13_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m13_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m13_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m13_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m13_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m13_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m13_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m13_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m13_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m13_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m13_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m13_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m13_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m13_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m13_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m13_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m13_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m13_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m13_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m13_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m13_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m13_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m13_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m13_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m13_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m13_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m13_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m13_couplers_RDATA),
        .S_AXI_rready(xbar_to_m13_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m13_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m13_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m13_couplers_WDATA),
        .S_AXI_wready(xbar_to_m13_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m13_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m13_couplers_WVALID));
  m14_couplers_imp_59NWCV m14_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m14_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m14_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m14_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m14_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m14_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m14_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m14_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m14_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m14_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m14_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m14_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m14_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m14_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m14_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m14_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m14_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m14_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m14_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m14_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m14_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m14_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m14_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m14_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m14_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m14_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m14_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m14_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m14_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m14_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m14_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m14_couplers_RDATA),
        .S_AXI_rready(xbar_to_m14_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m14_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m14_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m14_couplers_WDATA),
        .S_AXI_wready(xbar_to_m14_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m14_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m14_couplers_WVALID));
  m15_couplers_imp_1GBO6CE m15_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(m15_couplers_to_axi_cpu_interconnect_ARADDR),
        .M_AXI_arprot(m15_couplers_to_axi_cpu_interconnect_ARPROT),
        .M_AXI_arready(m15_couplers_to_axi_cpu_interconnect_ARREADY),
        .M_AXI_arvalid(m15_couplers_to_axi_cpu_interconnect_ARVALID),
        .M_AXI_awaddr(m15_couplers_to_axi_cpu_interconnect_AWADDR),
        .M_AXI_awprot(m15_couplers_to_axi_cpu_interconnect_AWPROT),
        .M_AXI_awready(m15_couplers_to_axi_cpu_interconnect_AWREADY),
        .M_AXI_awvalid(m15_couplers_to_axi_cpu_interconnect_AWVALID),
        .M_AXI_bready(m15_couplers_to_axi_cpu_interconnect_BREADY),
        .M_AXI_bresp(m15_couplers_to_axi_cpu_interconnect_BRESP),
        .M_AXI_bvalid(m15_couplers_to_axi_cpu_interconnect_BVALID),
        .M_AXI_rdata(m15_couplers_to_axi_cpu_interconnect_RDATA),
        .M_AXI_rready(m15_couplers_to_axi_cpu_interconnect_RREADY),
        .M_AXI_rresp(m15_couplers_to_axi_cpu_interconnect_RRESP),
        .M_AXI_rvalid(m15_couplers_to_axi_cpu_interconnect_RVALID),
        .M_AXI_wdata(m15_couplers_to_axi_cpu_interconnect_WDATA),
        .M_AXI_wready(m15_couplers_to_axi_cpu_interconnect_WREADY),
        .M_AXI_wstrb(m15_couplers_to_axi_cpu_interconnect_WSTRB),
        .M_AXI_wvalid(m15_couplers_to_axi_cpu_interconnect_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(xbar_to_m15_couplers_ARADDR),
        .S_AXI_arprot(xbar_to_m15_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m15_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m15_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m15_couplers_AWADDR),
        .S_AXI_awprot(xbar_to_m15_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m15_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m15_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m15_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m15_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m15_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m15_couplers_RDATA),
        .S_AXI_rready(xbar_to_m15_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m15_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m15_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m15_couplers_WDATA),
        .S_AXI_wready(xbar_to_m15_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m15_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m15_couplers_WVALID));
  s00_couplers_imp_WZLZH6 s00_couplers
       (.M_ACLK(axi_cpu_interconnect_ACLK_net),
        .M_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(axi_cpu_interconnect_ACLK_net),
        .S_ARESETN(axi_cpu_interconnect_ARESETN_net),
        .S_AXI_araddr(axi_cpu_interconnect_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_cpu_interconnect_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_cpu_interconnect_to_s00_couplers_ARCACHE),
        .S_AXI_arid(axi_cpu_interconnect_to_s00_couplers_ARID),
        .S_AXI_arlen(axi_cpu_interconnect_to_s00_couplers_ARLEN),
        .S_AXI_arlock(axi_cpu_interconnect_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(axi_cpu_interconnect_to_s00_couplers_ARPROT),
        .S_AXI_arqos(axi_cpu_interconnect_to_s00_couplers_ARQOS),
        .S_AXI_arready(axi_cpu_interconnect_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_cpu_interconnect_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(axi_cpu_interconnect_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(axi_cpu_interconnect_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_cpu_interconnect_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_cpu_interconnect_to_s00_couplers_AWCACHE),
        .S_AXI_awid(axi_cpu_interconnect_to_s00_couplers_AWID),
        .S_AXI_awlen(axi_cpu_interconnect_to_s00_couplers_AWLEN),
        .S_AXI_awlock(axi_cpu_interconnect_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(axi_cpu_interconnect_to_s00_couplers_AWPROT),
        .S_AXI_awqos(axi_cpu_interconnect_to_s00_couplers_AWQOS),
        .S_AXI_awready(axi_cpu_interconnect_to_s00_couplers_AWREADY),
        .S_AXI_awsize(axi_cpu_interconnect_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(axi_cpu_interconnect_to_s00_couplers_AWVALID),
        .S_AXI_bid(axi_cpu_interconnect_to_s00_couplers_BID),
        .S_AXI_bready(axi_cpu_interconnect_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_cpu_interconnect_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_cpu_interconnect_to_s00_couplers_BVALID),
        .S_AXI_rdata(axi_cpu_interconnect_to_s00_couplers_RDATA),
        .S_AXI_rid(axi_cpu_interconnect_to_s00_couplers_RID),
        .S_AXI_rlast(axi_cpu_interconnect_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_cpu_interconnect_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_cpu_interconnect_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_cpu_interconnect_to_s00_couplers_RVALID),
        .S_AXI_wdata(axi_cpu_interconnect_to_s00_couplers_WDATA),
        .S_AXI_wid(axi_cpu_interconnect_to_s00_couplers_WID),
        .S_AXI_wlast(axi_cpu_interconnect_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_cpu_interconnect_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_cpu_interconnect_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_cpu_interconnect_to_s00_couplers_WVALID));
  system_xbar_0 xbar
       (.aclk(axi_cpu_interconnect_ACLK_net),
        .aresetn(axi_cpu_interconnect_ARESETN_net),
        .m_axi_araddr({xbar_to_m15_couplers_ARADDR,xbar_to_m14_couplers_ARADDR,xbar_to_m13_couplers_ARADDR,xbar_to_m12_couplers_ARADDR,xbar_to_m11_couplers_ARADDR,xbar_to_m10_couplers_ARADDR,xbar_to_m09_couplers_ARADDR,xbar_to_m08_couplers_ARADDR,xbar_to_m07_couplers_ARADDR,xbar_to_m06_couplers_ARADDR,xbar_to_m05_couplers_ARADDR,xbar_to_m04_couplers_ARADDR,xbar_to_m03_couplers_ARADDR,xbar_to_m02_couplers_ARADDR,xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arprot({xbar_to_m15_couplers_ARPROT,xbar_to_m14_couplers_ARPROT,xbar_to_m13_couplers_ARPROT,xbar_to_m12_couplers_ARPROT,xbar_to_m11_couplers_ARPROT,xbar_to_m10_couplers_ARPROT,xbar_to_m09_couplers_ARPROT,xbar_to_m08_couplers_ARPROT,xbar_to_m07_couplers_ARPROT,xbar_to_m06_couplers_ARPROT,xbar_to_m05_couplers_ARPROT,xbar_to_m04_couplers_ARPROT,xbar_to_m03_couplers_ARPROT,xbar_to_m02_couplers_ARPROT,xbar_to_m01_couplers_ARPROT,NLW_xbar_m_axi_arprot_UNCONNECTED[2:0]}),
        .m_axi_arready({xbar_to_m15_couplers_ARREADY,xbar_to_m14_couplers_ARREADY,xbar_to_m13_couplers_ARREADY,xbar_to_m12_couplers_ARREADY,xbar_to_m11_couplers_ARREADY,xbar_to_m10_couplers_ARREADY,xbar_to_m09_couplers_ARREADY,xbar_to_m08_couplers_ARREADY,xbar_to_m07_couplers_ARREADY,xbar_to_m06_couplers_ARREADY,xbar_to_m05_couplers_ARREADY,xbar_to_m04_couplers_ARREADY,xbar_to_m03_couplers_ARREADY,xbar_to_m02_couplers_ARREADY,xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arvalid({xbar_to_m15_couplers_ARVALID,xbar_to_m14_couplers_ARVALID,xbar_to_m13_couplers_ARVALID,xbar_to_m12_couplers_ARVALID,xbar_to_m11_couplers_ARVALID,xbar_to_m10_couplers_ARVALID,xbar_to_m09_couplers_ARVALID,xbar_to_m08_couplers_ARVALID,xbar_to_m07_couplers_ARVALID,xbar_to_m06_couplers_ARVALID,xbar_to_m05_couplers_ARVALID,xbar_to_m04_couplers_ARVALID,xbar_to_m03_couplers_ARVALID,xbar_to_m02_couplers_ARVALID,xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m15_couplers_AWADDR,xbar_to_m14_couplers_AWADDR,xbar_to_m13_couplers_AWADDR,xbar_to_m12_couplers_AWADDR,xbar_to_m11_couplers_AWADDR,xbar_to_m10_couplers_AWADDR,xbar_to_m09_couplers_AWADDR,xbar_to_m08_couplers_AWADDR,xbar_to_m07_couplers_AWADDR,xbar_to_m06_couplers_AWADDR,xbar_to_m05_couplers_AWADDR,xbar_to_m04_couplers_AWADDR,xbar_to_m03_couplers_AWADDR,xbar_to_m02_couplers_AWADDR,xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awprot({xbar_to_m15_couplers_AWPROT,xbar_to_m14_couplers_AWPROT,xbar_to_m13_couplers_AWPROT,xbar_to_m12_couplers_AWPROT,xbar_to_m11_couplers_AWPROT,xbar_to_m10_couplers_AWPROT,xbar_to_m09_couplers_AWPROT,xbar_to_m08_couplers_AWPROT,xbar_to_m07_couplers_AWPROT,xbar_to_m06_couplers_AWPROT,xbar_to_m05_couplers_AWPROT,xbar_to_m04_couplers_AWPROT,xbar_to_m03_couplers_AWPROT,xbar_to_m02_couplers_AWPROT,xbar_to_m01_couplers_AWPROT,NLW_xbar_m_axi_awprot_UNCONNECTED[2:0]}),
        .m_axi_awready({xbar_to_m15_couplers_AWREADY,xbar_to_m14_couplers_AWREADY,xbar_to_m13_couplers_AWREADY,xbar_to_m12_couplers_AWREADY,xbar_to_m11_couplers_AWREADY,xbar_to_m10_couplers_AWREADY,xbar_to_m09_couplers_AWREADY,xbar_to_m08_couplers_AWREADY,xbar_to_m07_couplers_AWREADY,xbar_to_m06_couplers_AWREADY,xbar_to_m05_couplers_AWREADY,xbar_to_m04_couplers_AWREADY,xbar_to_m03_couplers_AWREADY,xbar_to_m02_couplers_AWREADY,xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awvalid({xbar_to_m15_couplers_AWVALID,xbar_to_m14_couplers_AWVALID,xbar_to_m13_couplers_AWVALID,xbar_to_m12_couplers_AWVALID,xbar_to_m11_couplers_AWVALID,xbar_to_m10_couplers_AWVALID,xbar_to_m09_couplers_AWVALID,xbar_to_m08_couplers_AWVALID,xbar_to_m07_couplers_AWVALID,xbar_to_m06_couplers_AWVALID,xbar_to_m05_couplers_AWVALID,xbar_to_m04_couplers_AWVALID,xbar_to_m03_couplers_AWVALID,xbar_to_m02_couplers_AWVALID,xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bready({xbar_to_m15_couplers_BREADY,xbar_to_m14_couplers_BREADY,xbar_to_m13_couplers_BREADY,xbar_to_m12_couplers_BREADY,xbar_to_m11_couplers_BREADY,xbar_to_m10_couplers_BREADY,xbar_to_m09_couplers_BREADY,xbar_to_m08_couplers_BREADY,xbar_to_m07_couplers_BREADY,xbar_to_m06_couplers_BREADY,xbar_to_m05_couplers_BREADY,xbar_to_m04_couplers_BREADY,xbar_to_m03_couplers_BREADY,xbar_to_m02_couplers_BREADY,xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m15_couplers_BRESP,xbar_to_m14_couplers_BRESP,xbar_to_m13_couplers_BRESP,xbar_to_m12_couplers_BRESP,xbar_to_m11_couplers_BRESP,xbar_to_m10_couplers_BRESP,xbar_to_m09_couplers_BRESP,xbar_to_m08_couplers_BRESP,xbar_to_m07_couplers_BRESP,xbar_to_m06_couplers_BRESP,xbar_to_m05_couplers_BRESP,xbar_to_m04_couplers_BRESP,xbar_to_m03_couplers_BRESP,xbar_to_m02_couplers_BRESP,xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m15_couplers_BVALID,xbar_to_m14_couplers_BVALID,xbar_to_m13_couplers_BVALID,xbar_to_m12_couplers_BVALID,xbar_to_m11_couplers_BVALID,xbar_to_m10_couplers_BVALID,xbar_to_m09_couplers_BVALID,xbar_to_m08_couplers_BVALID,xbar_to_m07_couplers_BVALID,xbar_to_m06_couplers_BVALID,xbar_to_m05_couplers_BVALID,xbar_to_m04_couplers_BVALID,xbar_to_m03_couplers_BVALID,xbar_to_m02_couplers_BVALID,xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m15_couplers_RDATA,xbar_to_m14_couplers_RDATA,xbar_to_m13_couplers_RDATA,xbar_to_m12_couplers_RDATA,xbar_to_m11_couplers_RDATA,xbar_to_m10_couplers_RDATA,xbar_to_m09_couplers_RDATA,xbar_to_m08_couplers_RDATA,xbar_to_m07_couplers_RDATA,xbar_to_m06_couplers_RDATA,xbar_to_m05_couplers_RDATA,xbar_to_m04_couplers_RDATA,xbar_to_m03_couplers_RDATA,xbar_to_m02_couplers_RDATA,xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rready({xbar_to_m15_couplers_RREADY,xbar_to_m14_couplers_RREADY,xbar_to_m13_couplers_RREADY,xbar_to_m12_couplers_RREADY,xbar_to_m11_couplers_RREADY,xbar_to_m10_couplers_RREADY,xbar_to_m09_couplers_RREADY,xbar_to_m08_couplers_RREADY,xbar_to_m07_couplers_RREADY,xbar_to_m06_couplers_RREADY,xbar_to_m05_couplers_RREADY,xbar_to_m04_couplers_RREADY,xbar_to_m03_couplers_RREADY,xbar_to_m02_couplers_RREADY,xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m15_couplers_RRESP,xbar_to_m14_couplers_RRESP,xbar_to_m13_couplers_RRESP,xbar_to_m12_couplers_RRESP,xbar_to_m11_couplers_RRESP,xbar_to_m10_couplers_RRESP,xbar_to_m09_couplers_RRESP,xbar_to_m08_couplers_RRESP,xbar_to_m07_couplers_RRESP,xbar_to_m06_couplers_RRESP,xbar_to_m05_couplers_RRESP,xbar_to_m04_couplers_RRESP,xbar_to_m03_couplers_RRESP,xbar_to_m02_couplers_RRESP,xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m15_couplers_RVALID,xbar_to_m14_couplers_RVALID,xbar_to_m13_couplers_RVALID,xbar_to_m12_couplers_RVALID,xbar_to_m11_couplers_RVALID,xbar_to_m10_couplers_RVALID,xbar_to_m09_couplers_RVALID,xbar_to_m08_couplers_RVALID,xbar_to_m07_couplers_RVALID,xbar_to_m06_couplers_RVALID,xbar_to_m05_couplers_RVALID,xbar_to_m04_couplers_RVALID,xbar_to_m03_couplers_RVALID,xbar_to_m02_couplers_RVALID,xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m15_couplers_WDATA,xbar_to_m14_couplers_WDATA,xbar_to_m13_couplers_WDATA,xbar_to_m12_couplers_WDATA,xbar_to_m11_couplers_WDATA,xbar_to_m10_couplers_WDATA,xbar_to_m09_couplers_WDATA,xbar_to_m08_couplers_WDATA,xbar_to_m07_couplers_WDATA,xbar_to_m06_couplers_WDATA,xbar_to_m05_couplers_WDATA,xbar_to_m04_couplers_WDATA,xbar_to_m03_couplers_WDATA,xbar_to_m02_couplers_WDATA,xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wready({xbar_to_m15_couplers_WREADY,xbar_to_m14_couplers_WREADY,xbar_to_m13_couplers_WREADY,xbar_to_m12_couplers_WREADY,xbar_to_m11_couplers_WREADY,xbar_to_m10_couplers_WREADY,xbar_to_m09_couplers_WREADY,xbar_to_m08_couplers_WREADY,xbar_to_m07_couplers_WREADY,xbar_to_m06_couplers_WREADY,xbar_to_m05_couplers_WREADY,xbar_to_m04_couplers_WREADY,xbar_to_m03_couplers_WREADY,xbar_to_m02_couplers_WREADY,xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m15_couplers_WSTRB,xbar_to_m14_couplers_WSTRB,xbar_to_m13_couplers_WSTRB,xbar_to_m12_couplers_WSTRB,xbar_to_m11_couplers_WSTRB,xbar_to_m10_couplers_WSTRB,xbar_to_m09_couplers_WSTRB,xbar_to_m08_couplers_WSTRB,xbar_to_m07_couplers_WSTRB,xbar_to_m06_couplers_WSTRB,xbar_to_m05_couplers_WSTRB,xbar_to_m04_couplers_WSTRB,xbar_to_m03_couplers_WSTRB,xbar_to_m02_couplers_WSTRB,xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m15_couplers_WVALID,xbar_to_m14_couplers_WVALID,xbar_to_m13_couplers_WVALID,xbar_to_m12_couplers_WVALID,xbar_to_m11_couplers_WVALID,xbar_to_m10_couplers_WVALID,xbar_to_m09_couplers_WVALID,xbar_to_m08_couplers_WVALID,xbar_to_m07_couplers_WVALID,xbar_to_m06_couplers_WVALID,xbar_to_m05_couplers_WVALID,xbar_to_m04_couplers_WVALID,xbar_to_m03_couplers_WVALID,xbar_to_m02_couplers_WVALID,xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule
