{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 20:50:38 2013 " "Info: Processing started: Wed Aug 21 20:50:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FairyTales -c FairyTales " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FairyTales -c FairyTales" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/icon_transfer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/icon_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 icon_transfer " "Info: Found entity 1: icon_transfer" {  } { { "v/icon_transfer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dilation.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/dilation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dilation " "Info: Found entity 1: Dilation" {  } { { "v/Dilation.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Dilation.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/freq_synth.v " "Warning: Can't analyze file -- file v/freq_synth.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file u_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 U_Buffer " "Info: Found entity 1: U_Buffer" {  } { { "U_Buffer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/U_Buffer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_complexion_detection.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_complexion_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Complexion_Detection " "Info: Found entity 1: SDRAM_Complexion_Detection" {  } { { "Sdram_Control/SDRAM_Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/SDRAM_Complexion_Detection.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/complexion_detection.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/complexion_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complexion_Detection " "Info: Found entity 1: Complexion_Detection" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/SEG7_LUT.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info: Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 94 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Info: Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Line_Buffer1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Line_Buffer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/CCD_Capture.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Info: Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Info: Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(344) " "Warning (10273): Verilog HDL warning at Sdram_Control.v(344): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Info: Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fairytales.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fairytales.v" { { "Info" "ISGN_ENTITY_NAME" "1 FairyTales " "Info: Found entity 1: FairyTales" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/reset_delay_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay_3 " "Info: Found entity 1: Reset_Delay_3" {  } { { "v/Reset_Delay_3.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Reset_Delay_3.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flash_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/flash_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_pll " "Info: Found entity 1: flash_pll" {  } { { "v/flash_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/flash_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/icon_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/icon_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 icon_rom " "Info: Found entity 1: icon_rom" {  } { { "v/icon_rom.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK FairyTales.v(654) " "Warning (10236): Verilog HDL Implicit Net warning at FairyTales.v(654): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 654 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rCDD_FVAL FairyTales.v(687) " "Warning (10236): Verilog HDL Implicit Net warning at FairyTales.v(687): created implicit net for \"rCDD_FVAL\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 687 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FairyTales " "Info: Elaborating entity \"FairyTales\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FairyTales.v(451) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(451): truncated value with size 32 to match size of target (1)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 FairyTales.v(657) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(657): truncated value with size 16 to match size of target (9)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FairyTales.v(1018) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1018): truncated value with size 32 to match size of target (1)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FairyTales.v(1051) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1051): truncated value with size 32 to match size of target (1)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FairyTales.v(1057) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1057): truncated value with size 32 to match size of target (1)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FairyTales.v(1099) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1099): truncated value with size 32 to match size of target (4)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FairyTales.v(1139) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1139): truncated value with size 32 to match size of target (4)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FairyTales.v(1143) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1143): truncated value with size 32 to match size of target (4)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FairyTales.v(1145) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1145): truncated value with size 32 to match size of target (4)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FairyTales.v(1175) " "Warning (10230): Verilog HDL assignment warning at FairyTales.v(1175): truncated value with size 32 to match size of target (1)" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA FairyTales.v(304) " "Warning (10034): Output port \"ENET0_TX_DATA\" at FairyTales.v(304) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA FairyTales.v(323) " "Warning (10034): Output port \"ENET1_TX_DATA\" at FairyTales.v(323) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 323 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR FairyTales.v(335) " "Warning (10034): Output port \"OTG_ADDR\" at FairyTales.v(335) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N FairyTales.v(337) " "Warning (10034): Output port \"OTG_DACK_N\" at FairyTales.v(337) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR FairyTales.v(363) " "Warning (10034): Output port \"SRAM_ADDR\" at FairyTales.v(363) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR FairyTales.v(372) " "Warning (10034): Output port \"FL_ADDR\" at FairyTales.v(372) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1 FairyTales.v(643) " "Warning (10034): Output port \"GPIO_1\" at FairyTales.v(643) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT FairyTales.v(213) " "Warning (10034): Output port \"SMA_CLKOUT\" at FairyTales.v(213) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON FairyTales.v(239) " "Warning (10034): Output port \"LCD_BLON\" at FairyTales.v(239) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN FairyTales.v(241) " "Warning (10034): Output port \"LCD_EN\" at FairyTales.v(241) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON FairyTales.v(242) " "Warning (10034): Output port \"LCD_ON\" at FairyTales.v(242) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS FairyTales.v(243) " "Warning (10034): Output port \"LCD_RS\" at FairyTales.v(243) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW FairyTales.v(244) " "Warning (10034): Output port \"LCD_RW\" at FairyTales.v(244) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS FairyTales.v(247) " "Warning (10034): Output port \"UART_CTS\" at FairyTales.v(247) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK FairyTales.v(259) " "Warning (10034): Output port \"SD_CLK\" at FairyTales.v(259) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT FairyTales.v(278) " "Warning (10034): Output port \"AUD_DACDAT\" at FairyTales.v(278) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK FairyTales.v(280) " "Warning (10034): Output port \"AUD_XCK\" at FairyTales.v(280) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK FairyTales.v(283) " "Warning (10034): Output port \"EEP_I2C_SCLK\" at FairyTales.v(283) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK FairyTales.v(287) " "Warning (10034): Output port \"I2C_SCLK\" at FairyTales.v(287) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK FairyTales.v(291) " "Warning (10034): Output port \"ENET0_GTX_CLK\" at FairyTales.v(291) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC FairyTales.v(294) " "Warning (10034): Output port \"ENET0_MDC\" at FairyTales.v(294) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N FairyTales.v(296) " "Warning (10034): Output port \"ENET0_RST_N\" at FairyTales.v(296) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN FairyTales.v(305) " "Warning (10034): Output port \"ENET0_TX_EN\" at FairyTales.v(305) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER FairyTales.v(306) " "Warning (10034): Output port \"ENET0_TX_ER\" at FairyTales.v(306) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK FairyTales.v(310) " "Warning (10034): Output port \"ENET1_GTX_CLK\" at FairyTales.v(310) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC FairyTales.v(313) " "Warning (10034): Output port \"ENET1_MDC\" at FairyTales.v(313) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 313 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N FairyTales.v(315) " "Warning (10034): Output port \"ENET1_RST_N\" at FairyTales.v(315) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN FairyTales.v(324) " "Warning (10034): Output port \"ENET1_TX_EN\" at FairyTales.v(324) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER FairyTales.v(325) " "Warning (10034): Output port \"ENET1_TX_ER\" at FairyTales.v(325) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N FairyTales.v(331) " "Warning (10034): Output port \"TD_RESET_N\" at FairyTales.v(331) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N FairyTales.v(336) " "Warning (10034): Output port \"OTG_CS_N\" at FairyTales.v(336) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N FairyTales.v(343) " "Warning (10034): Output port \"OTG_RD_N\" at FairyTales.v(343) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 343 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N FairyTales.v(344) " "Warning (10034): Output port \"OTG_RST_N\" at FairyTales.v(344) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N FairyTales.v(345) " "Warning (10034): Output port \"OTG_WE_N\" at FairyTales.v(345) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N FairyTales.v(364) " "Warning (10034): Output port \"SRAM_CE_N\" at FairyTales.v(364) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N FairyTales.v(366) " "Warning (10034): Output port \"SRAM_LB_N\" at FairyTales.v(366) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N FairyTales.v(367) " "Warning (10034): Output port \"SRAM_OE_N\" at FairyTales.v(367) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 367 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N FairyTales.v(368) " "Warning (10034): Output port \"SRAM_UB_N\" at FairyTales.v(368) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 368 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N FairyTales.v(369) " "Warning (10034): Output port \"SRAM_WE_N\" at FairyTales.v(369) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N FairyTales.v(373) " "Warning (10034): Output port \"FL_CE_N\" at FairyTales.v(373) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N FairyTales.v(375) " "Warning (10034): Output port \"FL_OE_N\" at FairyTales.v(375) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N FairyTales.v(376) " "Warning (10034): Output port \"FL_RST_N\" at FairyTales.v(376) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N FairyTales.v(378) " "Warning (10034): Output port \"FL_WE_N\" at FairyTales.v(378) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N FairyTales.v(379) " "Warning (10034): Output port \"FL_WP_N\" at FairyTales.v(379) has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "FairyTales.v" "u2" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay_3 Reset_Delay_3:u10 " "Info: Elaborating entity \"Reset_Delay_3\" for hierarchy \"Reset_Delay_3:u10\"" {  } { { "FairyTales.v" "u10" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icon_transfer icon_transfer:u13 " "Info: Elaborating entity \"icon_transfer\" for hierarchy \"icon_transfer:u13\"" {  } { { "FairyTales.v" "u13" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 720 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 icon_transfer.v(34) " "Warning (10230): Verilog HDL assignment warning at icon_transfer.v(34): truncated value with size 32 to match size of target (16)" {  } { { "v/icon_transfer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icon_rom icon_rom:u12 " "Info: Elaborating entity \"icon_rom\" for hierarchy \"icon_rom:u12\"" {  } { { "FairyTales.v" "u12" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 724 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram icon_rom:u12\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"icon_rom:u12\|altsyncram:altsyncram_component\"" {  } { { "v/icon_rom.v" "altsyncram_component" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_rom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "icon_rom:u12\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"icon_rom:u12\|altsyncram:altsyncram_component\"" {  } { { "v/icon_rom.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_rom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "icon_rom:u12\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"icon_rom:u12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./v/coach_button.mif " "Info: Parameter \"init_file\" = \"./v/coach_button.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Info: Parameter \"width_a\" = \"48\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/icon_rom.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_rom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aaa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aaa1 " "Info: Found entity 1: altsyncram_aaa1" {  } { { "db/altsyncram_aaa1.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altsyncram_aaa1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aaa1 icon_rom:u12\|altsyncram:altsyncram_component\|altsyncram_aaa1:auto_generated " "Info: Elaborating entity \"altsyncram_aaa1\" for hierarchy \"icon_rom:u12\|altsyncram:altsyncram_component\|altsyncram_aaa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Info: Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/decode_k8a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a icon_rom:u12\|altsyncram:altsyncram_component\|altsyncram_aaa1:auto_generated\|decode_k8a:rden_decode " "Info: Elaborating entity \"decode_k8a\" for hierarchy \"icon_rom:u12\|altsyncram:altsyncram_component\|altsyncram_aaa1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_aaa1.tdf" "rden_decode" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altsyncram_aaa1.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vob " "Info: Found entity 1: mux_vob" {  } { { "db/mux_vob.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/mux_vob.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vob icon_rom:u12\|altsyncram:altsyncram_component\|altsyncram_aaa1:auto_generated\|mux_vob:mux2 " "Info: Elaborating entity \"mux_vob\" for hierarchy \"icon_rom:u12\|altsyncram:altsyncram_component\|altsyncram_aaa1:auto_generated\|mux_vob:mux2\"" {  } { { "db/altsyncram_aaa1.tdf" "mux2" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altsyncram_aaa1.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "FairyTales.v" "u3" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 738 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(166) " "Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(166): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/CCD_Capture.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(167) " "Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(167): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/CCD_Capture.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(131) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/CCD_Capture.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(187) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/CCD_Capture.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Info: Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "FairyTales.v" "u4" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 771 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iteration RAW2RGB.v(174) " "Warning (10240): Verilog HDL Always Construct warning at RAW2RGB.v(174): inferring latch(es) for variable \"iteration\", which holds its previous value in one or more paths through the always construct" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB.v(213) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(213): truncated value with size 32 to match size of target (8)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB.v(214) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(214): truncated value with size 32 to match size of target (8)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iteration RAW2RGB.v(224) " "Warning (10240): Verilog HDL Always Construct warning at RAW2RGB.v(224): inferring latch(es) for variable \"iteration\", which holds its previous value in one or more paths through the always construct" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 224 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAW2RGB.v(542) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(542): truncated value with size 32 to match size of target (4)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB.v(548) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(548): truncated value with size 32 to match size of target (1)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAW2RGB.v(555) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(555): truncated value with size 32 to match size of target (4)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB.v(561) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(561): truncated value with size 32 to match size of target (1)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAW2RGB.v(568) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(568): truncated value with size 32 to match size of target (4)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB.v(574) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(574): truncated value with size 32 to match size of target (1)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAW2RGB.v(581) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(581): truncated value with size 32 to match size of target (4)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB.v(587) " "Warning (10230): Verilog HDL assignment warning at RAW2RGB.v(587): truncated value with size 32 to match size of target (1)" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:L1 " "Info: Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\"" {  } { { "v/RAW2RGB.v" "L1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "v/Line_Buffer.v" "altshift_taps_component" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Line_Buffer.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "v/Line_Buffer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Line_Buffer.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Info: Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Info: Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Info: Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Info: Parameter \"tap_distance\" = \"800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Info: Parameter \"width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/Line_Buffer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Line_Buffer.v" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4cs.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_4cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4cs " "Info: Found entity 1: shift_taps_4cs" {  } { { "db/shift_taps_4cs.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/shift_taps_4cs.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4cs RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated " "Info: Elaborating entity \"shift_taps_4cs\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bka1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bka1 " "Info: Found entity 1: altsyncram_bka1" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altsyncram_bka1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bka1 RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2 " "Info: Elaborating entity \"altsyncram_bka1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\"" {  } { { "db/shift_taps_4cs.tdf" "altsyncram2" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/shift_taps_4cs.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Info: Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/cntr_auf.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1 " "Info: Elaborating entity \"cntr_auf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_4cs.tdf" "cntr1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/shift_taps_4cs.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Info: Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Info: Elaborating entity \"cmpr_7ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/cntr_auf.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "FairyTales.v" "u5" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 779 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_8.v" "u0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/SEG7_LUT_8.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "FairyTales.v" "u6" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "v/sdram_pll.v" "altpll_component" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Info: Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Info: Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Info: Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Info: Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_f423.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_f423 " "Info: Found entity 1: altpll_f423" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_f423 sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated " "Info: Elaborating entity \"altpll_f423\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_pll flash_pll:pll01 " "Info: Elaborating entity \"flash_pll\" for hierarchy \"flash_pll:pll01\"" {  } { { "FairyTales.v" "pll01" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 800 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll flash_pll:pll01\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"flash_pll:pll01\|altpll:altpll_component\"" {  } { { "v/flash_pll.v" "altpll_component" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/flash_pll.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "flash_pll:pll01\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"flash_pll:pll01\|altpll:altpll_component\"" {  } { { "v/flash_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/flash_pll.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flash_pll:pll01\|altpll:altpll_component " "Info: Instantiated megafunction \"flash_pll:pll01\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Info: Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Info: Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Info: Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=flash_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=flash_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/flash_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/flash_pll.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/flash_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/flash_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_pll_altpll " "Info: Found entity 1: flash_pll_altpll" {  } { { "db/flash_pll_altpll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/flash_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_pll_altpll flash_pll:pll01\|altpll:altpll_component\|flash_pll_altpll:auto_generated " "Info: Elaborating entity \"flash_pll_altpll\" for hierarchy \"flash_pll:pll01\|altpll:altpll_component\|flash_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Info: Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "FairyTales.v" "u7" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 884 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(423) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(423): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Complexion_Detection Sdram_Control:u7\|SDRAM_Complexion_Detection:scd " "Info: Elaborating entity \"SDRAM_Complexion_Detection\" for hierarchy \"Sdram_Control:u7\|SDRAM_Complexion_Detection:scd\"" {  } { { "Sdram_Control/Sdram_Control.v" "scd" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Info: Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Info: Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Info: Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhh1 " "Info: Found entity 1: dcfifo_lhh1" {  } { { "db/dcfifo_lhh1.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhh1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated " "Info: Elaborating entity \"dcfifo_lhh1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Info: Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g_gray2bin" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Info: Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g1p" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Info: Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "wrptr_g1p" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Info: Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altsyncram_rj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram " "Info: Elaborating entity \"altsyncram_rj31\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_lhh1.tdf" "fifo_ram" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_brp" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Info: Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_dgwp" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Info: Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_lhh1.tdf" "ws_dgrp" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Info: Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/cmpr_f66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lhh1.tdf" "rdempty_eq_comp" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Info: Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/cntr_54e.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b " "Info: Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_lhh1.tdf" "cntr_b" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_lhh1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Info: Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 326 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Info: Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Info: Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dih1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dih1 " "Info: Found entity 1: dcfifo_dih1" {  } { { "db/dcfifo_dih1.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_dih1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dih1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated " "Info: Elaborating entity \"dcfifo_dih1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Info: Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_s57\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "rdptr_g1p" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_dih1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Info: Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_pjc\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "wrptr_g1p" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_dih1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Info: Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram " "Info: Elaborating entity \"altsyncram_sj31\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_dih1.tdf" "fifo_ram" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_dih1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Info: Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_dih1.tdf" "rs_dgwp" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_dih1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Info: Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Info: Elaborating entity \"dffpipe_jd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe12" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Info: Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_dih1.tdf" "ws_dgrp" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dcfifo_dih1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Info: Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Info: Elaborating entity \"dffpipe_kd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe15" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "FairyTales.v" "u8" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 895 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "v/I2C_CCD_Config.v" "u0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complexion_Detection Complexion_Detection:u9 " "Info: Elaborating entity \"Complexion_Detection\" for hierarchy \"Complexion_Detection:u9\"" {  } { { "FairyTales.v" "u9" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 923 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Complexion_Detection.v(76) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(76): truncated value with size 32 to match size of target (11)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Complexion_Detection.v(77) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(77): truncated value with size 32 to match size of target (11)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Complexion_Detection.v(78) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(78): truncated value with size 11 to match size of target (10)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Complexion_Detection.v(79) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(79): truncated value with size 32 to match size of target (10)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Complexion_Detection.v(80) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(80): truncated value with size 11 to match size of target (10)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Complexion_Detection.v(86) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(86): truncated value with size 32 to match size of target (4)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Complexion_Detection.v(87) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(87): truncated value with size 32 to match size of target (4)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Complexion_Detection.v(95) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(95): truncated value with size 32 to match size of target (4)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Complexion_Detection.v(96) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(96): truncated value with size 32 to match size of target (4)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Complexion_Detection.v(114) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(114): truncated value with size 32 to match size of target (10)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Complexion_Detection.v(115) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(115): truncated value with size 32 to match size of target (10)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Complexion_Detection.v(116) " "Warning (10230): Verilog HDL assignment warning at Complexion_Detection.v(116): truncated value with size 32 to match size of target (10)" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "FairyTales.v" "u1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 970 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(254) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(254): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(280) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(280): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(384) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(384): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.v(385) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(385): truncated value with size 32 to match size of target (5)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(386) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(386): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.v(387) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(387): truncated value with size 32 to match size of target (5)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_Controller.v(389) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(389): truncated value with size 32 to match size of target (7)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_Controller.v(390) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(390): truncated value with size 32 to match size of target (7)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(392) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(392): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(399) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(399): truncated value with size 32 to match size of target (20)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(415) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(415): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(418) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(418): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(421) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(421): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(472) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(472): truncated value with size 32 to match size of target (8)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(473) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(473): truncated value with size 32 to match size of target (8)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(474) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(474): truncated value with size 32 to match size of target (8)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(501) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(501): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(504) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(504): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(507) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(507): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(524) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(524): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(527) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(527): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(530) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(530): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(547) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(547): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(550) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(550): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(553) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(553): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(569) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(569): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(572) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(572): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(575) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(575): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(592) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(592): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(595) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(595): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(598) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(598): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(616) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(616): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(619) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(619): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(622) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(622): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(638) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(638): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(641) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(641): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(644) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(644): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(662) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(662): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(665) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(665): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(668) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(668): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(674) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(674): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(677) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(677): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(680) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(680): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(766) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(766): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(769) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(769): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(772) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(772): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(778) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(778): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(781) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(781): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(784) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(784): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(792) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(792): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(795) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(795): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(798) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(798): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(803) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(803): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(806) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(806): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(809) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(809): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(814) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(814): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(817) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(817): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(820) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(820): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(826) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(826): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(829) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(829): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(832) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(832): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(848) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(848): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(851) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(851): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(854) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(854): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(871) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(871): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(874) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(874): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(877) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(877): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(894) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(894): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(897) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(897): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(900) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(900): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(916) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(916): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(919) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(919): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(922) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(922): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(939) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(939): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(942) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(942): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(945) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(945): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(963) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(963): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(966) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(966): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(969) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(969): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(985) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(985): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(988) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(988): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(991) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(991): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1010) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1010): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1013) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1013): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1016) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1016): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1022) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1022): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1025) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1025): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1028) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1028): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1037) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1037): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1040) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1040): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(1043) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(1074) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(1074): truncated value with size 32 to match size of target (4)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "icon_number VGA_Controller.v(293) " "Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.v(293): inferring latch(es) for variable \"icon_number\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 293 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mVGA_R VGA_Controller.v(293) " "Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.v(293): inferring latch(es) for variable \"mVGA_R\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 293 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mVGA_G VGA_Controller.v(293) " "Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.v(293): inferring latch(es) for variable \"mVGA_G\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 293 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mVGA_B VGA_Controller.v(293) " "Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.v(293): inferring latch(es) for variable \"mVGA_B\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 293 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iteration VGA_Controller.v(293) " "Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.v(293): inferring latch(es) for variable \"iteration\", which holds its previous value in one or more paths through the always construct" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 293 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_B\[0\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"mVGA_B\[0\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_B\[1\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"mVGA_B\[1\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[0\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"mVGA_G\[0\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[1\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"mVGA_G\[1\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[0\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"mVGA_R\[0\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[1\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"mVGA_R\[1\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icon_number\[0\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"icon_number\[0\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icon_number\[1\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"icon_number\[1\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icon_number\[2\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"icon_number\[2\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icon_number\[3\] VGA_Controller.v(1037) " "Info (10041): Inferred latch for \"icon_number\[3\]\" at VGA_Controller.v(1037)" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "flash_pll:pll01\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Warning (14320): Synthesized away node \"flash_pll:pll01\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/flash_pll_altpll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/flash_pll_altpll.v" 92 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "v/flash_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/flash_pll.v" 107 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 800 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "31 " "Info: Inferred 31 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Div1\"" {  } { { "v/VGA_Controller.v" "Div1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 386 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Mod0\"" {  } { { "v/VGA_Controller.v" "Mod0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 384 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Div0\"" {  } { { "v/VGA_Controller.v" "Div0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 385 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Div2\"" {  } { { "v/VGA_Controller.v" "Div2" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 387 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult14 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult14\"" {  } { { "v/VGA_Controller.v" "Mult14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult1\"" {  } { { "v/VGA_Controller.v" "Mult1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 713 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult8 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult8\"" {  } { { "v/VGA_Controller.v" "Mult8" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 741 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult7\"" {  } { { "v/VGA_Controller.v" "Mult7" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 734 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult2\"" {  } { { "v/VGA_Controller.v" "Mult2" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 720 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult4\"" {  } { { "v/VGA_Controller.v" "Mult4" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 727 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult6\"" {  } { { "v/VGA_Controller.v" "Mult6" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 734 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult9 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult9\"" {  } { { "v/VGA_Controller.v" "Mult9" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 741 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult13 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult13\"" {  } { { "v/VGA_Controller.v" "Mult13" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult15 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult15\"" {  } { { "v/VGA_Controller.v" "Mult15" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Complexion_Detection:u9\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Complexion_Detection:u9\|Mult0\"" {  } { { "v/Complexion_Detection.v" "Mult0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 76 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Mod3\"" {  } { { "v/VGA_Controller.v" "Mod3" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Mod4\"" {  } { { "v/VGA_Controller.v" "Mod4" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Mod1\"" {  } { { "v/VGA_Controller.v" "Mod1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:u1\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:u1\|Mod2\"" {  } { { "v/VGA_Controller.v" "Mod2" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2RGB:u4\|Div30 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2RGB:u4\|Div30\"" {  } { { "v/RAW2RGB.v" "Div30" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 255 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "icon_transfer:u13\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"icon_transfer:u13\|Mult0\"" {  } { { "v/icon_transfer.v" "Mult0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 34 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2RGB:u4\|Div31 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2RGB:u4\|Div31\"" {  } { { "v/RAW2RGB.v" "Div31" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 255 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_Controller:u1\|Mult12 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_Controller:u1\|Mult12\"" {  } { { "v/VGA_Controller.v" "Mult12" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "FairyTales.v" "Mult6" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "FairyTales.v" "Mult7" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14\"" {  } { { "FairyTales.v" "Mult14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 865 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult15 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult15\"" {  } { { "FairyTales.v" "Mult15" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 865 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2RGB:u4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2RGB:u4\|Div0\"" {  } { { "v/RAW2RGB.v" "Div0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 213 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2RGB:u4\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2RGB:u4\|Mod0\"" {  } { { "v/RAW2RGB.v" "Mod0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 233 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2RGB:u4\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2RGB:u4\|Mod1\"" {  } { { "v/RAW2RGB.v" "Mod1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 233 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2RGB:u4\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2RGB:u4\|Div1\"" {  } { { "v/RAW2RGB.v" "Div1" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 214 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_divide:Div1\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 386 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_divide:Div1 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 386 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Info: Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Info: Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Info: Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_divide:Mod0\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 384 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 384 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dcm " "Info: Found entity 1: lpm_divide_dcm" {  } { { "db/lpm_divide_dcm.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_dcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_divide:Div0\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 385 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 385 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Info: Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Info: Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_mult:Mult14 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_mult:Mult14 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Info: Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Info: Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Info: Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Controller:u1\|lpm_mult:Mult14\|multcore:mult_core VGA_Controller:u1\|lpm_mult:Mult14 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Controller:u1\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder VGA_Controller:u1\|lpm_mult:Mult14 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Controller:u1\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] VGA_Controller:u1\|lpm_mult:Mult14 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Info: Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Controller:u1\|lpm_mult:Mult14\|altshift:external_latency_ffs VGA_Controller:u1\|lpm_mult:Mult14 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult1\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 713 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 713 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Info: Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/mult_p5t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_mult:Mult8 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult8\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 741 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_mult:Mult8 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 741 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_mult:Mult13 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult13\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_mult:Mult13 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Info: Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Info: Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Info: Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Info: Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Info: Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/mult_56t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Complexion_Detection:u9\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Complexion_Detection:u9\|lpm_mult:Mult0\"" {  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Complexion_Detection:u9\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Complexion_Detection:u9\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Info: Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Info: Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Info: Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 76 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Complexion_Detection:u9\|lpm_mult:Mult0\|multcore:mult_core Complexion_Detection:u9\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Complexion_Detection:u9\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Complexion_Detection:u9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Complexion_Detection:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Complexion_Detection:u9\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Complexion_Detection:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Complexion_Detection:u9\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Complexion_Detection:u9\|lpm_mult:Mult0\|altshift:external_latency_ffs Complexion_Detection:u9\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Complexion_Detection:u9\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Complexion_Detection:u9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "v/Complexion_Detection.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/Complexion_Detection.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_divide:Mod3\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_divide:Mod3 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Info: Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_1bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Info: Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_divide:Mod1\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1051 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Info: Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|lpm_divide:Div30 " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|lpm_divide:Div30\"" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 255 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|lpm_divide:Div30 " "Info: Instantiated megafunction \"RAW2RGB:u4\|lpm_divide:Div30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 255 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Info: Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Info: Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_77f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_77f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_77f " "Info: Found entity 1: alt_u_div_77f" {  } { { "db/alt_u_div_77f.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_77f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "icon_transfer:u13\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"icon_transfer:u13\|lpm_mult:Mult0\"" {  } { { "v/icon_transfer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "icon_transfer:u13\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"icon_transfer:u13\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/icon_transfer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "icon_transfer:u13\|lpm_mult:Mult0\|multcore:mult_core icon_transfer:u13\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"icon_transfer:u13\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"icon_transfer:u13\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "v/icon_transfer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "icon_transfer:u13\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder icon_transfer:u13\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"icon_transfer:u13\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"icon_transfer:u13\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "v/icon_transfer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "icon_transfer:u13\|lpm_mult:Mult0\|altshift:external_latency_ffs icon_transfer:u13\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"icon_transfer:u13\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"icon_transfer:u13\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "v/icon_transfer.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/icon_transfer.v" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|lpm_divide:Div31 " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|lpm_divide:Div31\"" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 255 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|lpm_divide:Div31 " "Info: Instantiated megafunction \"RAW2RGB:u4\|lpm_divide:Div31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 255 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:u1\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_Controller:u1\|lpm_mult:Mult12\"" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:u1\|lpm_mult:Mult12 " "Info: Instantiated megafunction \"VGA_Controller:u1\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Info: Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Info: Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Info: Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult6 " "Info: Instantiated megafunction \"lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult6\|multcore:mult_core lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult6\|altshift:external_latency_ffs lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Info: Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Info: Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Info: Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Info: Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|altshift:external_latency_ffs lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 835 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|lpm_divide:Div0\"" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 213 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|lpm_divide:Div0 " "Info: Instantiated megafunction \"RAW2RGB:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 213 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Info: Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Info: Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Info: Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|lpm_divide:Mod0\"" {  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 233 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"RAW2RGB:u4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 233 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Info: Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Warning: Bidir \"EX_IO\[0\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Warning: Bidir \"EX_IO\[1\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Warning: Bidir \"EX_IO\[2\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Warning: Bidir \"EX_IO\[3\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Warning: Bidir \"EX_IO\[4\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Warning: Bidir \"EX_IO\[5\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Warning: Bidir \"EX_IO\[6\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Warning: Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Warning: Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Warning: Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Warning: Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Warning: Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Warning: Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Warning: Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Warning: Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Warning: Bidir \"PS2_CLK\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 253 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Warning: Bidir \"PS2_CLK2\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 254 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Warning: Bidir \"PS2_DAT\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 255 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Warning: Bidir \"PS2_DAT2\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 256 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: Bidir \"SD_CMD\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 260 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Warning: Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Warning: Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Warning: Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Warning: Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Warning: Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 276 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Warning: Bidir \"AUD_BCLK\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 277 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Warning: Bidir \"AUD_DACLRCK\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 279 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Warning: Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 284 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: Bidir \"I2C_SDAT\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 288 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Warning: Bidir \"ENET0_MDIO\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 295 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Warning: Bidir \"ENET1_MDIO\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 314 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Warning: Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Warning: Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Warning: Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Warning: Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Warning: Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Warning: Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Warning: Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Warning: Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Warning: Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Warning: Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Warning: Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Warning: Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Warning: Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Warning: Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Warning: Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Warning: Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Warning: Bidir \"OTG_FSPEED\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 340 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Warning: Bidir \"OTG_LSPEED\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 342 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Warning: Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Warning: Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Warning: Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Warning: Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Warning: Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Warning: Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Warning: Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Warning: Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Warning: Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Warning: Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Warning: Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Warning: Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Warning: Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Warning: Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Warning: Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Warning: Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Warning: Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Warning: Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Warning: Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Warning: Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Warning: Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Warning: Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Warning: Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Warning: Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_Controller:u1\|icon_number\[2\] " "Warning: Latch VGA_Controller:u1\|icon_number\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA write_mode " "Warning: Ports D and ENA on the latch are fed by the same signal write_mode" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 472 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_Controller:u1\|icon_number\[1\] " "Warning: Latch VGA_Controller:u1\|icon_number\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA change_mode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal change_mode\[1\]" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1178 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_Controller:u1\|icon_number\[0\] " "Warning: Latch VGA_Controller:u1\|icon_number\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA write_mode " "Warning: Ports D and ENA on the latch are fed by the same signal write_mode" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 472 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_Controller:u1\|icon_number\[3\] " "Warning: Latch VGA_Controller:u1\|icon_number\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA change_mode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal change_mode\[1\]" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1178 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 65 -1 0 } } { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 180 -1 0 } } { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1125 -1 0 } } { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 177 -1 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 516 -1 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1010 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 61 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 64 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_t57.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_s57.tdf" 37 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_t57.tdf" 44 2 0 } } { "v/RAW2RGB.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/RAW2RGB.v" 296 -1 0 } } { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 134 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/a_graycounter_ojc.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[22\] Sdram_Control:u7\|rWR2_ADDR\[22\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[22\] Sdram_Control:u7\|rWR2_MAX_ADDR\[22\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[21\] Sdram_Control:u7\|rWR2_MAX_ADDR\[21\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[20\] Sdram_Control:u7\|rWR2_MAX_ADDR\[20\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[19\] Sdram_Control:u7\|rWR2_MAX_ADDR\[19\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[18\] Sdram_Control:u7\|rWR2_MAX_ADDR\[18\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[17\] Sdram_Control:u7\|rWR2_MAX_ADDR\[17\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[16\] Sdram_Control:u7\|rWR2_MAX_ADDR\[16\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[15\] Sdram_Control:u7\|rWR2_MAX_ADDR\[15\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[14\] Sdram_Control:u7\|rWR2_MAX_ADDR\[14\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[13\] Sdram_Control:u7\|rWR2_MAX_ADDR\[13\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[12\] Sdram_Control:u7\|rWR2_MAX_ADDR\[12\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[11\] Sdram_Control:u7\|rWR2_MAX_ADDR\[11\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[10\] Sdram_Control:u7\|rWR2_MAX_ADDR\[10\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[9\] Sdram_Control:u7\|rWR2_MAX_ADDR\[9\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_MAX_ADDR\[8\] Sdram_Control:u7\|rWR2_MAX_ADDR\[8\]~_emulated Sdram_Control:u7\|rWR2_MAX_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_MAX_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_MAX_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[7\] Sdram_Control:u7\|rWR1_MAX_ADDR\[7\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[7\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[7\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[21\] Sdram_Control:u7\|rWR2_ADDR\[21\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[20\] Sdram_Control:u7\|rWR2_ADDR\[20\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[19\] Sdram_Control:u7\|rWR2_ADDR\[19\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[18\] Sdram_Control:u7\|rWR2_ADDR\[18\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[17\] Sdram_Control:u7\|rWR2_ADDR\[17\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[16\] Sdram_Control:u7\|rWR2_ADDR\[16\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[15\] Sdram_Control:u7\|rWR2_ADDR\[15\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[14\] Sdram_Control:u7\|rWR2_ADDR\[14\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[13\] Sdram_Control:u7\|rWR2_ADDR\[13\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[12\] Sdram_Control:u7\|rWR2_ADDR\[12\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[11\] Sdram_Control:u7\|rWR2_ADDR\[11\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[10\] Sdram_Control:u7\|rWR2_ADDR\[10\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[9\] Sdram_Control:u7\|rWR2_ADDR\[9\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[8\] Sdram_Control:u7\|rWR2_ADDR\[8\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[7\] Sdram_Control:u7\|rWR2_ADDR\[7\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[7\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[7\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[22\] Sdram_Control:u7\|rRD2_ADDR\[22\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[22\] Sdram_Control:u7\|rRD2_MAX_ADDR\[22\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[21\] Sdram_Control:u7\|rRD2_MAX_ADDR\[21\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[20\] Sdram_Control:u7\|rRD2_MAX_ADDR\[20\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[19\] Sdram_Control:u7\|rRD2_MAX_ADDR\[19\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[18\] Sdram_Control:u7\|rRD2_MAX_ADDR\[18\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[17\] Sdram_Control:u7\|rRD2_MAX_ADDR\[17\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[16\] Sdram_Control:u7\|rRD2_MAX_ADDR\[16\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[15\] Sdram_Control:u7\|rRD2_MAX_ADDR\[15\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[14\] Sdram_Control:u7\|rRD2_MAX_ADDR\[14\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[13\] Sdram_Control:u7\|rRD2_MAX_ADDR\[13\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[12\] Sdram_Control:u7\|rRD2_MAX_ADDR\[12\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[11\] Sdram_Control:u7\|rRD2_MAX_ADDR\[11\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[10\] Sdram_Control:u7\|rRD2_MAX_ADDR\[10\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[9\] Sdram_Control:u7\|rRD2_MAX_ADDR\[9\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_MAX_ADDR\[8\] Sdram_Control:u7\|rRD2_MAX_ADDR\[8\]~_emulated Sdram_Control:u7\|rRD2_MAX_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_MAX_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_MAX_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[7\] Sdram_Control:u7\|rRD1_MAX_ADDR\[7\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[7\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[7\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[21\] Sdram_Control:u7\|rRD2_ADDR\[21\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[20\] Sdram_Control:u7\|rRD2_ADDR\[20\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[19\] Sdram_Control:u7\|rRD2_ADDR\[19\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[18\] Sdram_Control:u7\|rRD2_ADDR\[18\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[17\] Sdram_Control:u7\|rRD2_ADDR\[17\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[16\] Sdram_Control:u7\|rRD2_ADDR\[16\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[15\] Sdram_Control:u7\|rRD2_ADDR\[15\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[14\] Sdram_Control:u7\|rRD2_ADDR\[14\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[13\] Sdram_Control:u7\|rRD2_ADDR\[13\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[12\] Sdram_Control:u7\|rRD2_ADDR\[12\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[11\] Sdram_Control:u7\|rRD2_ADDR\[11\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[10\] Sdram_Control:u7\|rRD2_ADDR\[10\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[9\] Sdram_Control:u7\|rRD2_ADDR\[9\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[8\] Sdram_Control:u7\|rRD2_ADDR\[8\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD2_ADDR\[7\] Sdram_Control:u7\|rRD2_ADDR\[7\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[7\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD2_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[7\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[8\] Sdram_Control:u7\|rWR1_ADDR\[8\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[8\] Sdram_Control:u7\|rRD1_ADDR\[8\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[9\] Sdram_Control:u7\|rWR1_ADDR\[9\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[9\] Sdram_Control:u7\|rRD1_ADDR\[9\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[10\] Sdram_Control:u7\|rWR1_ADDR\[10\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[10\] Sdram_Control:u7\|rRD1_ADDR\[10\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[11\] Sdram_Control:u7\|rWR1_ADDR\[11\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[11\] Sdram_Control:u7\|rRD1_ADDR\[11\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[12\] Sdram_Control:u7\|rWR1_ADDR\[12\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[12\] Sdram_Control:u7\|rRD1_ADDR\[12\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[13\] Sdram_Control:u7\|rWR1_ADDR\[13\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[13\] Sdram_Control:u7\|rRD1_ADDR\[13\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[14\] Sdram_Control:u7\|rWR1_ADDR\[14\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[14\] Sdram_Control:u7\|rRD1_ADDR\[14\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[7\] Sdram_Control:u7\|rWR1_ADDR\[7\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[7\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[7\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[7\] Sdram_Control:u7\|rRD1_ADDR\[7\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[7\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[7\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[15\] Sdram_Control:u7\|rWR1_ADDR\[15\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[15\] Sdram_Control:u7\|rRD1_ADDR\[15\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[16\] Sdram_Control:u7\|rWR1_ADDR\[16\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[16\] Sdram_Control:u7\|rRD1_ADDR\[16\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[17\] Sdram_Control:u7\|rWR1_ADDR\[17\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[17\] Sdram_Control:u7\|rRD1_ADDR\[17\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[18\] Sdram_Control:u7\|rWR1_ADDR\[18\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[18\] Sdram_Control:u7\|rRD1_ADDR\[18\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[19\] Sdram_Control:u7\|rWR1_ADDR\[19\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[19\] Sdram_Control:u7\|rRD1_ADDR\[19\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[20\] Sdram_Control:u7\|rWR1_ADDR\[20\]~_emulated Sdram_Control:u7\|rWR2_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[20\] Sdram_Control:u7\|rRD1_ADDR\[20\]~_emulated Sdram_Control:u7\|rRD2_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rRD2_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[21\] Sdram_Control:u7\|rWR1_ADDR\[21\]~_emulated Sdram_Control:u7\|rWR1_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[21\] Sdram_Control:u7\|rRD1_ADDR\[21\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_ADDR\[22\] Sdram_Control:u7\|rWR1_ADDR\[22\]~_emulated Sdram_Control:u7\|rWR1_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_ADDR\[22\] Sdram_Control:u7\|rRD1_ADDR\[22\]~_emulated Sdram_Control:u7\|rRD1_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[22\] Sdram_Control:u7\|rWR1_MAX_ADDR\[22\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[21\] Sdram_Control:u7\|rWR1_MAX_ADDR\[21\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[20\] Sdram_Control:u7\|rWR1_MAX_ADDR\[20\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[19\] Sdram_Control:u7\|rWR1_MAX_ADDR\[19\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[18\] Sdram_Control:u7\|rWR1_MAX_ADDR\[18\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[17\] Sdram_Control:u7\|rWR1_MAX_ADDR\[17\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[16\] Sdram_Control:u7\|rWR1_MAX_ADDR\[16\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[15\] Sdram_Control:u7\|rWR1_MAX_ADDR\[15\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[14\] Sdram_Control:u7\|rWR1_MAX_ADDR\[14\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[13\] Sdram_Control:u7\|rWR1_MAX_ADDR\[13\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[12\] Sdram_Control:u7\|rWR1_MAX_ADDR\[12\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[11\] Sdram_Control:u7\|rWR1_MAX_ADDR\[11\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[10\] Sdram_Control:u7\|rWR1_MAX_ADDR\[10\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[9\] Sdram_Control:u7\|rWR1_MAX_ADDR\[9\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR1_MAX_ADDR\[8\] Sdram_Control:u7\|rWR1_MAX_ADDR\[8\]~_emulated Sdram_Control:u7\|rWR1_MAX_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR1_MAX_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rWR1_MAX_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[22\] Sdram_Control:u7\|rRD1_MAX_ADDR\[22\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[22\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[22\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[21\] Sdram_Control:u7\|rRD1_MAX_ADDR\[21\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[21\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[21\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[20\] Sdram_Control:u7\|rRD1_MAX_ADDR\[20\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[20\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[20\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[19\] Sdram_Control:u7\|rRD1_MAX_ADDR\[19\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[19\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[19\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[18\] Sdram_Control:u7\|rRD1_MAX_ADDR\[18\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[18\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[18\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[17\] Sdram_Control:u7\|rRD1_MAX_ADDR\[17\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[17\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[17\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[16\] Sdram_Control:u7\|rRD1_MAX_ADDR\[16\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[16\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[16\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[15\] Sdram_Control:u7\|rRD1_MAX_ADDR\[15\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[15\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[15\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[14\] Sdram_Control:u7\|rRD1_MAX_ADDR\[14\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[14\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[14\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[13\] Sdram_Control:u7\|rRD1_MAX_ADDR\[13\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[13\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[13\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[12\] Sdram_Control:u7\|rRD1_MAX_ADDR\[12\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[12\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[12\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[11\] Sdram_Control:u7\|rRD1_MAX_ADDR\[11\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[11\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[11\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[10\] Sdram_Control:u7\|rRD1_MAX_ADDR\[10\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[10\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[10\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[9\] Sdram_Control:u7\|rRD1_MAX_ADDR\[9\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[9\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[9\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rRD1_MAX_ADDR\[8\] Sdram_Control:u7\|rRD1_MAX_ADDR\[8\]~_emulated Sdram_Control:u7\|rRD1_MAX_ADDR\[8\]~latch " "Warning (13310): Register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rRD1_MAX_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u7\|rRD1_MAX_ADDR\[8\]~latch\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Warning (13410): Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON GND " "Warning (13410): Pin \"LCD_ON\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_XCK GND " "Warning (13410): Pin \"AUD_XCK\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Warning (13410): Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Warning (13410): Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_MDC GND " "Warning (13410): Pin \"ENET0_MDC\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_RST_N GND " "Warning (13410): Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Warning (13410): Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Warning (13410): Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Warning (13410): Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_MDC GND " "Warning (13410): Pin \"ENET1_MDC\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_RST_N GND " "Warning (13410): Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Warning (13410): Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Warning (13410): Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET_N GND " "Warning (13410): Pin \"TD_RESET_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Warning (13410): Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Warning (13410): Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 343 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WE_N GND " "Warning (13410): Pin \"OTG_WE_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Warning (13410): Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Warning (13410): Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Warning (13410): Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D5M_TRIGGER VCC " "Warning (13410): Pin \"D5M_TRIGGER\" is stuck at VCC" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Warning (13410): Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Warning (13410): Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Warning (13410): Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Warning (13410): Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Warning (13410): Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Warning (13410): Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Warning (13410): Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Warning (13410): Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Warning (13410): Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Warning (13410): Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Warning (13410): Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Warning (13410): Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Warning (13410): Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Warning (13410): Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Warning (13410): Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Warning (13410): Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Warning (13410): Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Warning (13410): Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Warning (13410): Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Warning (13410): Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Warning (13410): Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Warning (13410): Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Warning (13410): Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Warning (13410): Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Warning (13410): Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Warning (13410): Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Warning (13410): Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Warning (13410): Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Warning (13410): Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Warning (13410): Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 643 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 32 " "Info: 32 registers lost all their fanouts during netlist optimizations. The first 32 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_brp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_brp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_brp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|dffpipe_gd9:ws_brp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\|dffe12a\[8\] " "Info: Register \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_Controller:u1\|wavestate2~4 " "Info: Register \"VGA_Controller:u1\|wavestate2~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_Controller:u1\|wavestate2~5 " "Info: Register \"VGA_Controller:u1\|wavestate2~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_Controller:u1\|wavestate2~6 " "Info: Register \"VGA_Controller:u1\|wavestate2~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_Controller:u1\|wavestate1~4 " "Info: Register \"VGA_Controller:u1\|wavestate1~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_Controller:u1\|wavestate1~5 " "Info: Register \"VGA_Controller:u1\|wavestate1~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VGA_Controller:u1\|wavestate1~7 " "Info: Register \"VGA_Controller:u1\|wavestate1~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u8\|mSetup_ST~9 " "Info: Register \"I2C_CCD_Config:u8\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u8\|mSetup_ST~10 " "Info: Register \"I2C_CCD_Config:u8\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[16\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[17\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[18\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[19\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[20\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[21\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[22\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[23\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[24\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[25\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[26\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[27\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[28\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[29\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[30\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Frame_Cont\[31\] " "Info: Register \"CCD_Capture:u3\|Frame_Cont\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|local_addr\[0\]~0 " "Info (17048): Logic cell \"VGA_Controller:u1\|local_addr\[0\]~0\"" {  } { { "v/VGA_Controller.v" "local_addr\[0\]~0" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 193 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[1\]~12" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Div2\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|Add44~6 " "Info (17048): Logic cell \"VGA_Controller:u1\|Add44~6\"" {  } { { "v/VGA_Controller.v" "Add44~6" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 802 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[1\]~12" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[0\]~16 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[0\]~16\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_8_result_int\[0\]~16" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_9_result_int\[0\]~12 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod2\|lpm_divide_2bm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_9_result_int\[0\]~12\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_9_result_int\[0\]~12" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_27f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[0\]~12 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_07f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_07f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~14 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_07f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~14 " "Info (17048): Logic cell \"VGA_Controller:u1\|lpm_divide:Mod4\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~14" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_CAMERA " "Warning: Ignored assignments for entity \"DE2_115_CAMERA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_CAMERA -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_CAMERA -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_CAMERA -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_CAMERA -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_CAMERA -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_CAMERA -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.map.smsg " "Info: Generated suppressed messages file C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "Warning: PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 0 0 } } { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 " "Info: Adding node \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "52 " "Warning: Design contains 52 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "Warning (15610): No output dependent on input pin \"CLOCK_50\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 207 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 209 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "Warning (15610): No output dependent on input pin \"SMA_CLKIN\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 275 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "Warning (15610): No output dependent on input pin \"ENET0_INT_N\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "Warning (15610): No output dependent on input pin \"ENET0_LINK100\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "Warning (15610): No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 299 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "Warning (15610): No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 301 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "Warning (15610): No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "Warning (15610): No output dependent on input pin \"ENETCLK_25\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "Warning (15610): No output dependent on input pin \"ENET1_INT_N\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "Warning (15610): No output dependent on input pin \"ENET1_LINK100\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 312 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "Warning (15610): No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 318 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 319 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 319 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 319 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 319 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "Warning (15610): No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 320 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "Warning (15610): No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 321 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "Warning (15610): No output dependent on input pin \"TD_CLK27\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "Warning (15610): No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 339 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "Warning (15610): No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 339 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "Warning (15610): No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "Warning (15610): No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 377 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "Warning (15610): No output dependent on input pin \"D5M_STROBE\"" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 389 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24286 " "Info: Implemented 24286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Info: Implemented 88 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "264 " "Info: Implemented 264 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "106 " "Info: Implemented 106 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23325 " "Info: Implemented 23325 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "484 " "Info: Implemented 484 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Info: Implemented 18 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 613 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 613 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Info: Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 21:01:14 2013 " "Info: Processing ended: Wed Aug 21 21:01:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:10:36 " "Info: Elapsed time: 00:10:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:35 " "Info: Total CPU time (on all processors): 00:10:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 21:01:15 2013 " "Info: Processing started: Wed Aug 21 21:01:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FairyTales -c FairyTales " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FairyTales -c FairyTales" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FairyTales EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"FairyTales\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] -108.0 degrees -105.0 degrees " "Warning: Can't achieve requested value -108.0 degrees for clock output sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] of parameter phase shift -- achieved value of -105.0 degrees" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] 2 1 -105 -2917 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51013 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51015 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51017 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51019 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51021 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[0\]\|combout " "Warning: Node \"u1\|icon_number\[0\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[1\]\|combout " "Warning: Node \"u1\|icon_number\[1\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[2\]\|combout " "Warning: Node \"u1\|icon_number\[2\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[3\]\|combout " "Warning: Node \"u1\|icon_number\[3\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD1_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR1_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD1_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR1_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Info: Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Info: Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FairyTales.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FairyTales.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~10  from: cin  to: combout " "Info: Cell: u1\|Add21~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~10  from: datab  to: combout " "Info: Cell: u1\|Add21~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~12  from: cin  to: combout " "Info: Cell: u1\|Add21~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~12  from: datab  to: combout " "Info: Cell: u1\|Add21~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~14  from: cin  to: combout " "Info: Cell: u1\|Add21~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~14  from: datab  to: combout " "Info: Cell: u1\|Add21~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~16  from: cin  to: combout " "Info: Cell: u1\|Add21~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~16  from: datab  to: combout " "Info: Cell: u1\|Add21~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~18  from: cin  to: combout " "Info: Cell: u1\|Add21~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~18  from: datab  to: combout " "Info: Cell: u1\|Add21~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~20  from: cin  to: combout " "Info: Cell: u1\|Add21~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~20  from: datab  to: combout " "Info: Cell: u1\|Add21~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~22  from: cin  to: combout " "Info: Cell: u1\|Add21~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~22  from: datab  to: combout " "Info: Cell: u1\|Add21~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~24  from: cin  to: combout " "Info: Cell: u1\|Add21~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~24  from: datab  to: combout " "Info: Cell: u1\|Add21~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~26  from: cin  to: combout " "Info: Cell: u1\|Add21~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~26  from: datab  to: combout " "Info: Cell: u1\|Add21~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~28  from: cin  to: combout " "Info: Cell: u1\|Add21~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~28  from: datab  to: combout " "Info: Cell: u1\|Add21~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~2  from: cin  to: combout " "Info: Cell: u1\|Add21~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~30  from: cin  to: combout " "Info: Cell: u1\|Add21~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~30  from: datab  to: combout " "Info: Cell: u1\|Add21~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~32  from: cin  to: combout " "Info: Cell: u1\|Add21~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~32  from: datab  to: combout " "Info: Cell: u1\|Add21~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~34  from: cin  to: combout " "Info: Cell: u1\|Add21~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~34  from: datab  to: combout " "Info: Cell: u1\|Add21~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~36  from: cin  to: combout " "Info: Cell: u1\|Add21~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~36  from: datab  to: combout " "Info: Cell: u1\|Add21~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~38  from: cin  to: combout " "Info: Cell: u1\|Add21~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~38  from: datab  to: combout " "Info: Cell: u1\|Add21~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~40  from: cin  to: combout " "Info: Cell: u1\|Add21~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~40  from: datab  to: combout " "Info: Cell: u1\|Add21~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~42  from: cin  to: combout " "Info: Cell: u1\|Add21~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~42  from: datab  to: combout " "Info: Cell: u1\|Add21~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~44  from: cin  to: combout " "Info: Cell: u1\|Add21~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~44  from: datab  to: combout " "Info: Cell: u1\|Add21~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~4  from: cin  to: combout " "Info: Cell: u1\|Add21~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~4  from: datab  to: combout " "Info: Cell: u1\|Add21~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~6  from: cin  to: combout " "Info: Cell: u1\|Add21~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~6  from: datab  to: combout " "Info: Cell: u1\|Add21~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~8  from: cin  to: combout " "Info: Cell: u1\|Add21~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~8  from: datab  to: combout " "Info: Cell: u1\|Add21~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~10  from: cin  to: combout " "Info: Cell: u1\|Add23~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~10  from: datab  to: combout " "Info: Cell: u1\|Add23~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~12  from: cin  to: combout " "Info: Cell: u1\|Add23~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~12  from: datab  to: combout " "Info: Cell: u1\|Add23~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~14  from: cin  to: combout " "Info: Cell: u1\|Add23~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~14  from: datab  to: combout " "Info: Cell: u1\|Add23~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~16  from: cin  to: combout " "Info: Cell: u1\|Add23~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~16  from: datab  to: combout " "Info: Cell: u1\|Add23~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~18  from: cin  to: combout " "Info: Cell: u1\|Add23~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~18  from: datab  to: combout " "Info: Cell: u1\|Add23~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~20  from: cin  to: combout " "Info: Cell: u1\|Add23~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~20  from: datab  to: combout " "Info: Cell: u1\|Add23~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~22  from: cin  to: combout " "Info: Cell: u1\|Add23~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~22  from: datab  to: combout " "Info: Cell: u1\|Add23~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~24  from: cin  to: combout " "Info: Cell: u1\|Add23~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~24  from: datab  to: combout " "Info: Cell: u1\|Add23~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~26  from: cin  to: combout " "Info: Cell: u1\|Add23~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~26  from: datab  to: combout " "Info: Cell: u1\|Add23~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~28  from: cin  to: combout " "Info: Cell: u1\|Add23~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~28  from: datab  to: combout " "Info: Cell: u1\|Add23~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~2  from: cin  to: combout " "Info: Cell: u1\|Add23~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~30  from: cin  to: combout " "Info: Cell: u1\|Add23~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~30  from: datab  to: combout " "Info: Cell: u1\|Add23~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~32  from: cin  to: combout " "Info: Cell: u1\|Add23~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~32  from: datab  to: combout " "Info: Cell: u1\|Add23~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~34  from: cin  to: combout " "Info: Cell: u1\|Add23~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~34  from: datab  to: combout " "Info: Cell: u1\|Add23~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~36  from: cin  to: combout " "Info: Cell: u1\|Add23~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~36  from: datab  to: combout " "Info: Cell: u1\|Add23~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~38  from: cin  to: combout " "Info: Cell: u1\|Add23~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~38  from: datab  to: combout " "Info: Cell: u1\|Add23~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~40  from: cin  to: combout " "Info: Cell: u1\|Add23~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~40  from: datab  to: combout " "Info: Cell: u1\|Add23~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~42  from: cin  to: combout " "Info: Cell: u1\|Add23~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~42  from: datab  to: combout " "Info: Cell: u1\|Add23~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~44  from: cin  to: combout " "Info: Cell: u1\|Add23~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~44  from: datab  to: combout " "Info: Cell: u1\|Add23~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~4  from: cin  to: combout " "Info: Cell: u1\|Add23~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~4  from: datab  to: combout " "Info: Cell: u1\|Add23~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~6  from: cin  to: combout " "Info: Cell: u1\|Add23~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~6  from: datab  to: combout " "Info: Cell: u1\|Add23~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~8  from: cin  to: combout " "Info: Cell: u1\|Add23~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~8  from: datab  to: combout " "Info: Cell: u1\|Add23~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~10  from: cin  to: combout " "Info: Cell: u1\|Add25~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~10  from: datab  to: combout " "Info: Cell: u1\|Add25~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~12  from: cin  to: combout " "Info: Cell: u1\|Add25~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~12  from: datab  to: combout " "Info: Cell: u1\|Add25~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~14  from: cin  to: combout " "Info: Cell: u1\|Add25~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~14  from: datab  to: combout " "Info: Cell: u1\|Add25~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~16  from: cin  to: combout " "Info: Cell: u1\|Add25~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~16  from: datab  to: combout " "Info: Cell: u1\|Add25~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~18  from: cin  to: combout " "Info: Cell: u1\|Add25~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~18  from: datab  to: combout " "Info: Cell: u1\|Add25~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~20  from: cin  to: combout " "Info: Cell: u1\|Add25~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~20  from: datab  to: combout " "Info: Cell: u1\|Add25~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~22  from: cin  to: combout " "Info: Cell: u1\|Add25~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~22  from: datab  to: combout " "Info: Cell: u1\|Add25~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~24  from: cin  to: combout " "Info: Cell: u1\|Add25~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~24  from: datab  to: combout " "Info: Cell: u1\|Add25~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~26  from: cin  to: combout " "Info: Cell: u1\|Add25~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~26  from: datab  to: combout " "Info: Cell: u1\|Add25~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~28  from: cin  to: combout " "Info: Cell: u1\|Add25~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~28  from: datab  to: combout " "Info: Cell: u1\|Add25~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~2  from: cin  to: combout " "Info: Cell: u1\|Add25~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~30  from: cin  to: combout " "Info: Cell: u1\|Add25~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~30  from: datab  to: combout " "Info: Cell: u1\|Add25~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~32  from: cin  to: combout " "Info: Cell: u1\|Add25~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~32  from: datab  to: combout " "Info: Cell: u1\|Add25~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~34  from: cin  to: combout " "Info: Cell: u1\|Add25~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~34  from: datab  to: combout " "Info: Cell: u1\|Add25~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~36  from: cin  to: combout " "Info: Cell: u1\|Add25~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~36  from: datab  to: combout " "Info: Cell: u1\|Add25~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~38  from: cin  to: combout " "Info: Cell: u1\|Add25~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~38  from: datab  to: combout " "Info: Cell: u1\|Add25~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~40  from: cin  to: combout " "Info: Cell: u1\|Add25~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~40  from: datab  to: combout " "Info: Cell: u1\|Add25~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~42  from: cin  to: combout " "Info: Cell: u1\|Add25~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~42  from: datab  to: combout " "Info: Cell: u1\|Add25~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~44  from: cin  to: combout " "Info: Cell: u1\|Add25~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~44  from: datab  to: combout " "Info: Cell: u1\|Add25~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~4  from: cin  to: combout " "Info: Cell: u1\|Add25~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~4  from: datab  to: combout " "Info: Cell: u1\|Add25~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~6  from: cin  to: combout " "Info: Cell: u1\|Add25~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~6  from: datab  to: combout " "Info: Cell: u1\|Add25~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~8  from: cin  to: combout " "Info: Cell: u1\|Add25~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~8  from: datab  to: combout " "Info: Cell: u1\|Add25~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~10  from: cin  to: combout " "Info: Cell: u1\|Add28~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~10  from: datab  to: combout " "Info: Cell: u1\|Add28~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~12  from: cin  to: combout " "Info: Cell: u1\|Add28~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~12  from: datab  to: combout " "Info: Cell: u1\|Add28~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~14  from: cin  to: combout " "Info: Cell: u1\|Add28~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~14  from: datab  to: combout " "Info: Cell: u1\|Add28~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~16  from: cin  to: combout " "Info: Cell: u1\|Add28~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~16  from: datab  to: combout " "Info: Cell: u1\|Add28~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~18  from: cin  to: combout " "Info: Cell: u1\|Add28~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~18  from: datab  to: combout " "Info: Cell: u1\|Add28~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~20  from: cin  to: combout " "Info: Cell: u1\|Add28~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~20  from: datab  to: combout " "Info: Cell: u1\|Add28~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~22  from: cin  to: combout " "Info: Cell: u1\|Add28~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~22  from: datab  to: combout " "Info: Cell: u1\|Add28~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~24  from: cin  to: combout " "Info: Cell: u1\|Add28~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~24  from: datab  to: combout " "Info: Cell: u1\|Add28~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~26  from: cin  to: combout " "Info: Cell: u1\|Add28~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~26  from: datab  to: combout " "Info: Cell: u1\|Add28~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~28  from: cin  to: combout " "Info: Cell: u1\|Add28~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~28  from: datab  to: combout " "Info: Cell: u1\|Add28~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~2  from: cin  to: combout " "Info: Cell: u1\|Add28~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~30  from: cin  to: combout " "Info: Cell: u1\|Add28~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~30  from: datab  to: combout " "Info: Cell: u1\|Add28~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~32  from: cin  to: combout " "Info: Cell: u1\|Add28~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~32  from: datab  to: combout " "Info: Cell: u1\|Add28~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~34  from: cin  to: combout " "Info: Cell: u1\|Add28~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~34  from: datab  to: combout " "Info: Cell: u1\|Add28~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~36  from: cin  to: combout " "Info: Cell: u1\|Add28~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~36  from: datab  to: combout " "Info: Cell: u1\|Add28~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~38  from: cin  to: combout " "Info: Cell: u1\|Add28~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~38  from: datab  to: combout " "Info: Cell: u1\|Add28~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~40  from: cin  to: combout " "Info: Cell: u1\|Add28~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~40  from: datab  to: combout " "Info: Cell: u1\|Add28~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~42  from: cin  to: combout " "Info: Cell: u1\|Add28~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~42  from: datab  to: combout " "Info: Cell: u1\|Add28~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~44  from: cin  to: combout " "Info: Cell: u1\|Add28~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~44  from: datab  to: combout " "Info: Cell: u1\|Add28~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~4  from: cin  to: combout " "Info: Cell: u1\|Add28~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~4  from: datab  to: combout " "Info: Cell: u1\|Add28~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~6  from: cin  to: combout " "Info: Cell: u1\|Add28~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~6  from: datab  to: combout " "Info: Cell: u1\|Add28~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~8  from: cin  to: combout " "Info: Cell: u1\|Add28~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~8  from: datab  to: combout " "Info: Cell: u1\|Add28~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~10  from: cin  to: combout " "Info: Cell: u1\|Add31~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~10  from: datab  to: combout " "Info: Cell: u1\|Add31~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~12  from: cin  to: combout " "Info: Cell: u1\|Add31~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~12  from: datab  to: combout " "Info: Cell: u1\|Add31~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~14  from: cin  to: combout " "Info: Cell: u1\|Add31~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~14  from: datab  to: combout " "Info: Cell: u1\|Add31~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~16  from: cin  to: combout " "Info: Cell: u1\|Add31~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~16  from: datab  to: combout " "Info: Cell: u1\|Add31~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~18  from: cin  to: combout " "Info: Cell: u1\|Add31~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~18  from: datab  to: combout " "Info: Cell: u1\|Add31~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~20  from: cin  to: combout " "Info: Cell: u1\|Add31~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~20  from: datab  to: combout " "Info: Cell: u1\|Add31~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~22  from: cin  to: combout " "Info: Cell: u1\|Add31~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~22  from: datab  to: combout " "Info: Cell: u1\|Add31~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~24  from: cin  to: combout " "Info: Cell: u1\|Add31~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~24  from: datab  to: combout " "Info: Cell: u1\|Add31~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~26  from: cin  to: combout " "Info: Cell: u1\|Add31~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~26  from: datab  to: combout " "Info: Cell: u1\|Add31~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~28  from: cin  to: combout " "Info: Cell: u1\|Add31~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~28  from: datab  to: combout " "Info: Cell: u1\|Add31~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~2  from: cin  to: combout " "Info: Cell: u1\|Add31~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~30  from: cin  to: combout " "Info: Cell: u1\|Add31~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~30  from: datab  to: combout " "Info: Cell: u1\|Add31~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~32  from: cin  to: combout " "Info: Cell: u1\|Add31~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~32  from: datab  to: combout " "Info: Cell: u1\|Add31~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~34  from: cin  to: combout " "Info: Cell: u1\|Add31~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~34  from: datab  to: combout " "Info: Cell: u1\|Add31~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~36  from: cin  to: combout " "Info: Cell: u1\|Add31~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~36  from: datab  to: combout " "Info: Cell: u1\|Add31~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~38  from: cin  to: combout " "Info: Cell: u1\|Add31~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~38  from: datab  to: combout " "Info: Cell: u1\|Add31~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~40  from: cin  to: combout " "Info: Cell: u1\|Add31~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~40  from: datab  to: combout " "Info: Cell: u1\|Add31~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~42  from: cin  to: combout " "Info: Cell: u1\|Add31~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~42  from: datab  to: combout " "Info: Cell: u1\|Add31~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~44  from: cin  to: combout " "Info: Cell: u1\|Add31~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~44  from: datab  to: combout " "Info: Cell: u1\|Add31~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~4  from: cin  to: combout " "Info: Cell: u1\|Add31~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~4  from: datab  to: combout " "Info: Cell: u1\|Add31~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~6  from: cin  to: combout " "Info: Cell: u1\|Add31~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~6  from: datab  to: combout " "Info: Cell: u1\|Add31~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~8  from: cin  to: combout " "Info: Cell: u1\|Add31~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~8  from: datab  to: combout " "Info: Cell: u1\|Add31~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add47~18  from: datab  to: combout " "Info: Cell: u1\|Add47~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|always4~33  from: datad  to: combout " "Info: Cell: u1\|always4~33  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_mode " "Info: Destination node write_mode" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 472 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_mode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10826 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "change_mode\[0\] " "Info: Destination node change_mode\[0\]" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1178 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change_mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10745 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "change_mode\[1\] " "Info: Destination node change_mode\[1\]" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1178 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change_mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10744 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_KEY3 " "Info: Destination node delay_KEY3" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 994 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10820 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 208 0 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 49586 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2358 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2358 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2358 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2358 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u7\|command:u_command\|SA~0  " "Info: Automatically promoted node Sdram_Control:u7\|command:u_command\|SA~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA\[10\] " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA\[10\]" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 398 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1944 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|CAS_N " "Info: Destination node Sdram_Control:u7\|command:u_command\|CAS_N" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 92 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1978 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|CS_N\[0\] " "Info: Destination node Sdram_Control:u7\|command:u_command\|CS_N\[0\]" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 398 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|CS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1957 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|RAS_N " "Info: Destination node Sdram_Control:u7\|command:u_command\|RAS_N" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 91 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1977 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|WE_N " "Info: Destination node Sdram_Control:u7\|command:u_command\|WE_N" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 93 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1979 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~1 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~1" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17635 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~2 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~2" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17744 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~3 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~3" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17745 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~4 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~4" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17746 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~5 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~5" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17747 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17633 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Info: Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 60 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 14120 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Info: Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17134 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1515 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|icon_number\[3\]~16  " "Info: Automatically promoted node VGA_Controller:u1\|icon_number\[3\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|icon_number[3]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 20176 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~11  " "Info: Automatically promoted node comb~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 20090 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~10  " "Info: Automatically promoted node comb~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|mLENGTH\[7\]~1 " "Info: Destination node Sdram_Control:u7\|mLENGTH\[7\]~1" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 549 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|mLENGTH[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17739 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17395 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~8  " "Info: Automatically promoted node comb~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|i2c_reset " "Info: Destination node I2C_CCD_Config:u8\|i2c_reset" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 156 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1513 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~3 " "Info: Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~3" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 91 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 21045 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_DATA\[23\]~10 " "Info: Destination node I2C_CCD_Config:u8\|mI2C_DATA\[23\]~10" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 210 -1 0 } } { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_DATA[23]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 40441 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 14129 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "Warning: PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 0 0 } } { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 355 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[2\] D5M_XCLKIN~output " "Warning: PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"D5M_XCLKIN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 0 0 } } { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 391 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[4\] VGA_CLK~output " "Warning: PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 0 0 } } { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 267 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Info: Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Info: Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 1.8% " "Info: 5e+03 ns of routing delay (approximately 1.8% of available device routing delay) added to meet hold timing" {  } {  } 0 0 "%1!s! of routing delay (approximately %2!s! of available device routing delay) added to meet hold timing" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "76 X81_Y12 X91_Y23 " "Info: Router estimated peak interconnect usage is 76% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
