{"vcs1":{"timestamp_begin":1686128027.132442951, "rt":1.36, "ut":0.38, "st":0.05}}
{"vcselab":{"timestamp_begin":1686128028.522112140, "rt":0.57, "ut":0.19, "st":0.01}}
{"link":{"timestamp_begin":1686128029.115046840, "rt":0.13, "ut":0.11, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1686128026.878570888}
{"VCS_COMP_START_TIME": 1686128026.878570888}
{"VCS_COMP_END_TIME": 1686128031.488625165}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 31506}}
{"stitch_vcselab": {"peak_mem": 31548}}
