<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › usb › otg › otg_fsm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>otg_fsm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OTG Finite State Machine from OTG spec</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007,2008 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:	Li Yang &lt;LeoLi@freescale.com&gt;</span>
<span class="cm"> *		Jerry Huang &lt;Chang-Ming.Huang@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> * with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/usb.h&gt;</span>
<span class="cp">#include &lt;linux/usb/gadget.h&gt;</span>
<span class="cp">#include &lt;linux/usb/otg.h&gt;</span>

<span class="cp">#include &quot;otg_fsm.h&quot;</span>

<span class="cm">/* Change USB protocol when there is a protocol change */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">otg_set_protocol</span><span class="p">(</span><span class="k">struct</span> <span class="n">otg_fsm</span> <span class="o">*</span><span class="n">fsm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">protocol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">!=</span> <span class="n">protocol</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">VDBG</span><span class="p">(</span><span class="s">&quot;Changing role fsm-&gt;protocol= %d; new protocol= %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">protocol</span><span class="p">,</span> <span class="n">protocol</span><span class="p">);</span>
		<span class="cm">/* stop old protocol */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">PROTO_HOST</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">start_host</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">PROTO_GADGET</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">start_gadget</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="cm">/* start new protocol */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">PROTO_HOST</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">start_host</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">protocol</span> <span class="o">==</span> <span class="n">PROTO_GADGET</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">start_gadget</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">=</span> <span class="n">protocol</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">state_changed</span><span class="p">;</span>

<span class="cm">/* Called when leaving a state.  Do state clean up jobs here */</span>
<span class="kt">void</span> <span class="nf">otg_leave_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">otg_fsm</span> <span class="o">*</span><span class="n">fsm</span><span class="p">,</span> <span class="k">enum</span> <span class="n">usb_otg_state</span> <span class="n">old_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">old_state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_IDLE</span>:
		<span class="n">otg_del_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">b_se0_srp_tmr</span><span class="p">);</span>
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_se0_srp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_SRP_INIT</span>:
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_srp_done</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_PERIPHERAL</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_WAIT_ACON</span>:
		<span class="n">otg_del_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">b_ase0_brst_tmr</span><span class="p">);</span>
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_ase0_brst_tmout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_HOST</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_IDLE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_VRISE</span>:
		<span class="n">otg_del_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_wait_vrise_tmr</span><span class="p">);</span>
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_wait_vrise_tmout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_BCON</span>:
		<span class="n">otg_del_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_wait_bcon_tmr</span><span class="p">);</span>
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_wait_bcon_tmout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_HOST</span>:
		<span class="n">otg_del_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_wait_enum_tmr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_SUSPEND</span>:
		<span class="n">otg_del_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_aidl_bdis_tmr</span><span class="p">);</span>
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_aidl_bdis_tmout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_suspend_req</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_PERIPHERAL</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_VFALL</span>:
		<span class="n">otg_del_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_wait_vrise_tmr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_VBUS_ERR</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Called when entering a state */</span>
<span class="kt">int</span> <span class="nf">otg_set_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">otg_fsm</span> <span class="o">*</span><span class="n">fsm</span><span class="p">,</span> <span class="k">enum</span> <span class="n">usb_otg_state</span> <span class="n">new_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">state_changed</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">new_state</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">VDBG</span><span class="p">(</span><span class="s">&quot;Set state: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">otg_state_string</span><span class="p">(</span><span class="n">new_state</span><span class="p">));</span>
	<span class="n">otg_leave_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">new_state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_IDLE</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_chrg_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_UNDEF</span><span class="p">);</span>
		<span class="n">otg_add_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">b_se0_srp_tmr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_SRP_INIT</span>:
		<span class="n">otg_start_pulse</span><span class="p">(</span><span class="n">fsm</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_UNDEF</span><span class="p">);</span>
		<span class="n">otg_add_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">b_srp_fail_tmr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_PERIPHERAL</span>:
		<span class="n">otg_chrg_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_GADGET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_WAIT_ACON</span>:
		<span class="n">otg_chrg_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="n">otg_add_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">b_ase0_brst_tmr</span><span class="p">);</span>
		<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_suspend</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_HOST</span>:
		<span class="n">otg_chrg_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="n">usb_bus_start_enum</span><span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">,</span>
				<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">otg_port</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_IDLE</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_chrg_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_VRISE</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="n">otg_add_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_wait_vrise_tmr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_BCON</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="n">otg_add_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_wait_bcon_tmr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_HOST</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * When HNP is triggered while a_bus_req = 0, a_host will</span>
<span class="cm">		 * suspend too fast to complete a_set_b_hnp_en</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_req</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_suspend_req</span><span class="p">)</span>
			<span class="n">otg_add_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_wait_enum_tmr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_SUSPEND</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="n">otg_add_timer</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">a_aidl_bdis_tmr</span><span class="p">);</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_PERIPHERAL</span>:
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_GADGET</span><span class="p">);</span>
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_VFALL</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_HOST</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_VBUS_ERR</span>:
		<span class="n">otg_drv_vbus</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_conn</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_loc_sof</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">otg_set_protocol</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">PROTO_UNDEF</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">new_state</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* State change judgement */</span>
<span class="kt">int</span> <span class="nf">otg_statemachine</span><span class="p">(</span><span class="k">struct</span> <span class="n">otg_fsm</span> <span class="o">*</span><span class="n">fsm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">usb_otg_state</span> <span class="n">state</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">state</span> <span class="o">=</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">;</span>
	<span class="n">state_changed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* State machine state change judgement */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OTG_STATE_UNDEFINED</span>:
		<span class="n">VDBG</span><span class="p">(</span><span class="s">&quot;fsm-&gt;id = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_IDLE</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_IDLE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_IDLE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_IDLE</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_sess_vld</span> <span class="o">&amp;&amp;</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">gadget</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_PERIPHERAL</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_bus_req</span> <span class="o">&amp;&amp;</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_sess_end</span> <span class="o">&amp;&amp;</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_se0_srp</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_SRP_INIT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_SRP_INIT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_srp_done</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_IDLE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_PERIPHERAL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_sess_vld</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_IDLE</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_bus_req</span> <span class="o">&amp;&amp;</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span>
				<span class="n">gadget</span><span class="o">-&gt;</span><span class="n">b_hnp_enable</span> <span class="o">&amp;&amp;</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_suspend</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_WAIT_ACON</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_WAIT_ACON</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_conn</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_HOST</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_sess_vld</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_IDLE</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_resume</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_ase0_brst_tmout</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_ase0_brst_tmout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_PERIPHERAL</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_B_HOST</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_sess_vld</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_IDLE</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_bus_req</span> <span class="o">||</span> <span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_conn</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_PERIPHERAL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_IDLE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_B_IDLE</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_drop</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_req</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_srp_det</span><span class="p">))</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_VRISE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_VRISE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_drop</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_vbus_vld</span> <span class="o">||</span>
				<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_wait_vrise_tmout</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_BCON</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_BCON</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_vbus_vld</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_VBUS_ERR</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_conn</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_HOST</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">|</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_drop</span> <span class="o">|</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_wait_bcon_tmout</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_VFALL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_HOST</span>:
		<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_req</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_suspend_req</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
				<span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">b_hnp_enable</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_SUSPEND</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_conn</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_drop</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_BCON</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_vbus_vld</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_VBUS_ERR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_SUSPEND</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_conn</span> <span class="o">&amp;&amp;</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">b_hnp_enable</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_PERIPHERAL</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_conn</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">otg</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">b_hnp_enable</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_BCON</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_req</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_bus_resume</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_HOST</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_drop</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_aidl_bdis_tmout</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_VFALL</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_vbus_vld</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_VBUS_ERR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_PERIPHERAL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_drop</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_VFALL</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_bus_suspend</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_BCON</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_vbus_vld</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_VBUS_ERR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_VFALL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_req</span> <span class="o">||</span> <span class="p">(</span><span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_sess_vld</span> <span class="o">&amp;&amp;</span>
					<span class="o">!</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">b_conn</span><span class="p">))</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_IDLE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_VBUS_ERR</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_bus_drop</span> <span class="o">||</span> <span class="n">fsm</span><span class="o">-&gt;</span><span class="n">a_clr_err</span><span class="p">)</span>
			<span class="n">otg_set_state</span><span class="p">(</span><span class="n">fsm</span><span class="p">,</span> <span class="n">OTG_STATE_A_WAIT_VFALL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fsm</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">VDBG</span><span class="p">(</span><span class="s">&quot;quit statemachine, changed = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">state_changed</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">state_changed</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
