// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="multi_radix_oct_loser_64_multi_radix_oct_loser_64,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=12.755357,HLS_SYN_LAT=12031528,HLS_SYN_TPT=10000072,HLS_SYN_MEM=2048,HLS_SYN_DSP=0,HLS_SYN_FF=96883,HLS_SYN_LUT=123496,HLS_VERSION=2022_2}" *)

module multi_radix_oct_loser_64 (
        input_0_address0,
        input_0_ce0,
        input_0_d0,
        input_0_q0,
        input_0_we0,
        input_0_address1,
        input_0_ce1,
        input_0_d1,
        input_0_q1,
        input_0_we1,
        input_1_address0,
        input_1_ce0,
        input_1_d0,
        input_1_q0,
        input_1_we0,
        input_1_address1,
        input_1_ce1,
        input_1_d1,
        input_1_q1,
        input_1_we1,
        input_2_address0,
        input_2_ce0,
        input_2_d0,
        input_2_q0,
        input_2_we0,
        input_2_address1,
        input_2_ce1,
        input_2_d1,
        input_2_q1,
        input_2_we1,
        input_3_address0,
        input_3_ce0,
        input_3_d0,
        input_3_q0,
        input_3_we0,
        input_3_address1,
        input_3_ce1,
        input_3_d1,
        input_3_q1,
        input_3_we1,
        input_4_address0,
        input_4_ce0,
        input_4_d0,
        input_4_q0,
        input_4_we0,
        input_4_address1,
        input_4_ce1,
        input_4_d1,
        input_4_q1,
        input_4_we1,
        input_5_address0,
        input_5_ce0,
        input_5_d0,
        input_5_q0,
        input_5_we0,
        input_5_address1,
        input_5_ce1,
        input_5_d1,
        input_5_q1,
        input_5_we1,
        input_6_address0,
        input_6_ce0,
        input_6_d0,
        input_6_q0,
        input_6_we0,
        input_6_address1,
        input_6_ce1,
        input_6_d1,
        input_6_q1,
        input_6_we1,
        input_7_address0,
        input_7_ce0,
        input_7_d0,
        input_7_q0,
        input_7_we0,
        input_7_address1,
        input_7_ce1,
        input_7_d1,
        input_7_q1,
        input_7_we1,
        input_8_address0,
        input_8_ce0,
        input_8_d0,
        input_8_q0,
        input_8_we0,
        input_8_address1,
        input_8_ce1,
        input_8_d1,
        input_8_q1,
        input_8_we1,
        input_9_address0,
        input_9_ce0,
        input_9_d0,
        input_9_q0,
        input_9_we0,
        input_9_address1,
        input_9_ce1,
        input_9_d1,
        input_9_q1,
        input_9_we1,
        input_10_address0,
        input_10_ce0,
        input_10_d0,
        input_10_q0,
        input_10_we0,
        input_10_address1,
        input_10_ce1,
        input_10_d1,
        input_10_q1,
        input_10_we1,
        input_11_address0,
        input_11_ce0,
        input_11_d0,
        input_11_q0,
        input_11_we0,
        input_11_address1,
        input_11_ce1,
        input_11_d1,
        input_11_q1,
        input_11_we1,
        input_12_address0,
        input_12_ce0,
        input_12_d0,
        input_12_q0,
        input_12_we0,
        input_12_address1,
        input_12_ce1,
        input_12_d1,
        input_12_q1,
        input_12_we1,
        input_13_address0,
        input_13_ce0,
        input_13_d0,
        input_13_q0,
        input_13_we0,
        input_13_address1,
        input_13_ce1,
        input_13_d1,
        input_13_q1,
        input_13_we1,
        input_14_address0,
        input_14_ce0,
        input_14_d0,
        input_14_q0,
        input_14_we0,
        input_14_address1,
        input_14_ce1,
        input_14_d1,
        input_14_q1,
        input_14_we1,
        input_15_address0,
        input_15_ce0,
        input_15_d0,
        input_15_q0,
        input_15_we0,
        input_15_address1,
        input_15_ce1,
        input_15_d1,
        input_15_q1,
        input_15_we1,
        input_16_address0,
        input_16_ce0,
        input_16_d0,
        input_16_q0,
        input_16_we0,
        input_16_address1,
        input_16_ce1,
        input_16_d1,
        input_16_q1,
        input_16_we1,
        input_17_address0,
        input_17_ce0,
        input_17_d0,
        input_17_q0,
        input_17_we0,
        input_17_address1,
        input_17_ce1,
        input_17_d1,
        input_17_q1,
        input_17_we1,
        input_18_address0,
        input_18_ce0,
        input_18_d0,
        input_18_q0,
        input_18_we0,
        input_18_address1,
        input_18_ce1,
        input_18_d1,
        input_18_q1,
        input_18_we1,
        input_19_address0,
        input_19_ce0,
        input_19_d0,
        input_19_q0,
        input_19_we0,
        input_19_address1,
        input_19_ce1,
        input_19_d1,
        input_19_q1,
        input_19_we1,
        input_20_address0,
        input_20_ce0,
        input_20_d0,
        input_20_q0,
        input_20_we0,
        input_20_address1,
        input_20_ce1,
        input_20_d1,
        input_20_q1,
        input_20_we1,
        input_21_address0,
        input_21_ce0,
        input_21_d0,
        input_21_q0,
        input_21_we0,
        input_21_address1,
        input_21_ce1,
        input_21_d1,
        input_21_q1,
        input_21_we1,
        input_22_address0,
        input_22_ce0,
        input_22_d0,
        input_22_q0,
        input_22_we0,
        input_22_address1,
        input_22_ce1,
        input_22_d1,
        input_22_q1,
        input_22_we1,
        input_23_address0,
        input_23_ce0,
        input_23_d0,
        input_23_q0,
        input_23_we0,
        input_23_address1,
        input_23_ce1,
        input_23_d1,
        input_23_q1,
        input_23_we1,
        input_24_address0,
        input_24_ce0,
        input_24_d0,
        input_24_q0,
        input_24_we0,
        input_24_address1,
        input_24_ce1,
        input_24_d1,
        input_24_q1,
        input_24_we1,
        input_25_address0,
        input_25_ce0,
        input_25_d0,
        input_25_q0,
        input_25_we0,
        input_25_address1,
        input_25_ce1,
        input_25_d1,
        input_25_q1,
        input_25_we1,
        input_26_address0,
        input_26_ce0,
        input_26_d0,
        input_26_q0,
        input_26_we0,
        input_26_address1,
        input_26_ce1,
        input_26_d1,
        input_26_q1,
        input_26_we1,
        input_27_address0,
        input_27_ce0,
        input_27_d0,
        input_27_q0,
        input_27_we0,
        input_27_address1,
        input_27_ce1,
        input_27_d1,
        input_27_q1,
        input_27_we1,
        input_28_address0,
        input_28_ce0,
        input_28_d0,
        input_28_q0,
        input_28_we0,
        input_28_address1,
        input_28_ce1,
        input_28_d1,
        input_28_q1,
        input_28_we1,
        input_29_address0,
        input_29_ce0,
        input_29_d0,
        input_29_q0,
        input_29_we0,
        input_29_address1,
        input_29_ce1,
        input_29_d1,
        input_29_q1,
        input_29_we1,
        input_30_address0,
        input_30_ce0,
        input_30_d0,
        input_30_q0,
        input_30_we0,
        input_30_address1,
        input_30_ce1,
        input_30_d1,
        input_30_q1,
        input_30_we1,
        input_31_address0,
        input_31_ce0,
        input_31_d0,
        input_31_q0,
        input_31_we0,
        input_31_address1,
        input_31_ce1,
        input_31_d1,
        input_31_q1,
        input_31_we1,
        input_32_address0,
        input_32_ce0,
        input_32_d0,
        input_32_q0,
        input_32_we0,
        input_32_address1,
        input_32_ce1,
        input_32_d1,
        input_32_q1,
        input_32_we1,
        input_33_address0,
        input_33_ce0,
        input_33_d0,
        input_33_q0,
        input_33_we0,
        input_33_address1,
        input_33_ce1,
        input_33_d1,
        input_33_q1,
        input_33_we1,
        input_34_address0,
        input_34_ce0,
        input_34_d0,
        input_34_q0,
        input_34_we0,
        input_34_address1,
        input_34_ce1,
        input_34_d1,
        input_34_q1,
        input_34_we1,
        input_35_address0,
        input_35_ce0,
        input_35_d0,
        input_35_q0,
        input_35_we0,
        input_35_address1,
        input_35_ce1,
        input_35_d1,
        input_35_q1,
        input_35_we1,
        input_36_address0,
        input_36_ce0,
        input_36_d0,
        input_36_q0,
        input_36_we0,
        input_36_address1,
        input_36_ce1,
        input_36_d1,
        input_36_q1,
        input_36_we1,
        input_37_address0,
        input_37_ce0,
        input_37_d0,
        input_37_q0,
        input_37_we0,
        input_37_address1,
        input_37_ce1,
        input_37_d1,
        input_37_q1,
        input_37_we1,
        input_38_address0,
        input_38_ce0,
        input_38_d0,
        input_38_q0,
        input_38_we0,
        input_38_address1,
        input_38_ce1,
        input_38_d1,
        input_38_q1,
        input_38_we1,
        input_39_address0,
        input_39_ce0,
        input_39_d0,
        input_39_q0,
        input_39_we0,
        input_39_address1,
        input_39_ce1,
        input_39_d1,
        input_39_q1,
        input_39_we1,
        input_40_address0,
        input_40_ce0,
        input_40_d0,
        input_40_q0,
        input_40_we0,
        input_40_address1,
        input_40_ce1,
        input_40_d1,
        input_40_q1,
        input_40_we1,
        input_41_address0,
        input_41_ce0,
        input_41_d0,
        input_41_q0,
        input_41_we0,
        input_41_address1,
        input_41_ce1,
        input_41_d1,
        input_41_q1,
        input_41_we1,
        input_42_address0,
        input_42_ce0,
        input_42_d0,
        input_42_q0,
        input_42_we0,
        input_42_address1,
        input_42_ce1,
        input_42_d1,
        input_42_q1,
        input_42_we1,
        input_43_address0,
        input_43_ce0,
        input_43_d0,
        input_43_q0,
        input_43_we0,
        input_43_address1,
        input_43_ce1,
        input_43_d1,
        input_43_q1,
        input_43_we1,
        input_44_address0,
        input_44_ce0,
        input_44_d0,
        input_44_q0,
        input_44_we0,
        input_44_address1,
        input_44_ce1,
        input_44_d1,
        input_44_q1,
        input_44_we1,
        input_45_address0,
        input_45_ce0,
        input_45_d0,
        input_45_q0,
        input_45_we0,
        input_45_address1,
        input_45_ce1,
        input_45_d1,
        input_45_q1,
        input_45_we1,
        input_46_address0,
        input_46_ce0,
        input_46_d0,
        input_46_q0,
        input_46_we0,
        input_46_address1,
        input_46_ce1,
        input_46_d1,
        input_46_q1,
        input_46_we1,
        input_47_address0,
        input_47_ce0,
        input_47_d0,
        input_47_q0,
        input_47_we0,
        input_47_address1,
        input_47_ce1,
        input_47_d1,
        input_47_q1,
        input_47_we1,
        input_48_address0,
        input_48_ce0,
        input_48_d0,
        input_48_q0,
        input_48_we0,
        input_48_address1,
        input_48_ce1,
        input_48_d1,
        input_48_q1,
        input_48_we1,
        input_49_address0,
        input_49_ce0,
        input_49_d0,
        input_49_q0,
        input_49_we0,
        input_49_address1,
        input_49_ce1,
        input_49_d1,
        input_49_q1,
        input_49_we1,
        input_50_address0,
        input_50_ce0,
        input_50_d0,
        input_50_q0,
        input_50_we0,
        input_50_address1,
        input_50_ce1,
        input_50_d1,
        input_50_q1,
        input_50_we1,
        input_51_address0,
        input_51_ce0,
        input_51_d0,
        input_51_q0,
        input_51_we0,
        input_51_address1,
        input_51_ce1,
        input_51_d1,
        input_51_q1,
        input_51_we1,
        input_52_address0,
        input_52_ce0,
        input_52_d0,
        input_52_q0,
        input_52_we0,
        input_52_address1,
        input_52_ce1,
        input_52_d1,
        input_52_q1,
        input_52_we1,
        input_53_address0,
        input_53_ce0,
        input_53_d0,
        input_53_q0,
        input_53_we0,
        input_53_address1,
        input_53_ce1,
        input_53_d1,
        input_53_q1,
        input_53_we1,
        input_54_address0,
        input_54_ce0,
        input_54_d0,
        input_54_q0,
        input_54_we0,
        input_54_address1,
        input_54_ce1,
        input_54_d1,
        input_54_q1,
        input_54_we1,
        input_55_address0,
        input_55_ce0,
        input_55_d0,
        input_55_q0,
        input_55_we0,
        input_55_address1,
        input_55_ce1,
        input_55_d1,
        input_55_q1,
        input_55_we1,
        input_56_address0,
        input_56_ce0,
        input_56_d0,
        input_56_q0,
        input_56_we0,
        input_56_address1,
        input_56_ce1,
        input_56_d1,
        input_56_q1,
        input_56_we1,
        input_57_address0,
        input_57_ce0,
        input_57_d0,
        input_57_q0,
        input_57_we0,
        input_57_address1,
        input_57_ce1,
        input_57_d1,
        input_57_q1,
        input_57_we1,
        input_58_address0,
        input_58_ce0,
        input_58_d0,
        input_58_q0,
        input_58_we0,
        input_58_address1,
        input_58_ce1,
        input_58_d1,
        input_58_q1,
        input_58_we1,
        input_59_address0,
        input_59_ce0,
        input_59_d0,
        input_59_q0,
        input_59_we0,
        input_59_address1,
        input_59_ce1,
        input_59_d1,
        input_59_q1,
        input_59_we1,
        input_60_address0,
        input_60_ce0,
        input_60_d0,
        input_60_q0,
        input_60_we0,
        input_60_address1,
        input_60_ce1,
        input_60_d1,
        input_60_q1,
        input_60_we1,
        input_61_address0,
        input_61_ce0,
        input_61_d0,
        input_61_q0,
        input_61_we0,
        input_61_address1,
        input_61_ce1,
        input_61_d1,
        input_61_q1,
        input_61_we1,
        input_62_address0,
        input_62_ce0,
        input_62_d0,
        input_62_q0,
        input_62_we0,
        input_62_address1,
        input_62_ce1,
        input_62_d1,
        input_62_q1,
        input_62_we1,
        input_63_address0,
        input_63_ce0,
        input_63_d0,
        input_63_q0,
        input_63_we0,
        input_63_address1,
        input_63_ce1,
        input_63_d1,
        input_63_q1,
        input_63_we1,
        output_r_address0,
        output_r_ce0,
        output_r_d0,
        output_r_q0,
        output_r_we0,
        output_r_address1,
        output_r_ce1,
        output_r_d1,
        output_r_q1,
        output_r_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


output  [17:0] input_0_address0;
output   input_0_ce0;
output  [31:0] input_0_d0;
input  [31:0] input_0_q0;
output   input_0_we0;
output  [17:0] input_0_address1;
output   input_0_ce1;
output  [31:0] input_0_d1;
input  [31:0] input_0_q1;
output   input_0_we1;
output  [17:0] input_1_address0;
output   input_1_ce0;
output  [31:0] input_1_d0;
input  [31:0] input_1_q0;
output   input_1_we0;
output  [17:0] input_1_address1;
output   input_1_ce1;
output  [31:0] input_1_d1;
input  [31:0] input_1_q1;
output   input_1_we1;
output  [17:0] input_2_address0;
output   input_2_ce0;
output  [31:0] input_2_d0;
input  [31:0] input_2_q0;
output   input_2_we0;
output  [17:0] input_2_address1;
output   input_2_ce1;
output  [31:0] input_2_d1;
input  [31:0] input_2_q1;
output   input_2_we1;
output  [17:0] input_3_address0;
output   input_3_ce0;
output  [31:0] input_3_d0;
input  [31:0] input_3_q0;
output   input_3_we0;
output  [17:0] input_3_address1;
output   input_3_ce1;
output  [31:0] input_3_d1;
input  [31:0] input_3_q1;
output   input_3_we1;
output  [17:0] input_4_address0;
output   input_4_ce0;
output  [31:0] input_4_d0;
input  [31:0] input_4_q0;
output   input_4_we0;
output  [17:0] input_4_address1;
output   input_4_ce1;
output  [31:0] input_4_d1;
input  [31:0] input_4_q1;
output   input_4_we1;
output  [17:0] input_5_address0;
output   input_5_ce0;
output  [31:0] input_5_d0;
input  [31:0] input_5_q0;
output   input_5_we0;
output  [17:0] input_5_address1;
output   input_5_ce1;
output  [31:0] input_5_d1;
input  [31:0] input_5_q1;
output   input_5_we1;
output  [17:0] input_6_address0;
output   input_6_ce0;
output  [31:0] input_6_d0;
input  [31:0] input_6_q0;
output   input_6_we0;
output  [17:0] input_6_address1;
output   input_6_ce1;
output  [31:0] input_6_d1;
input  [31:0] input_6_q1;
output   input_6_we1;
output  [17:0] input_7_address0;
output   input_7_ce0;
output  [31:0] input_7_d0;
input  [31:0] input_7_q0;
output   input_7_we0;
output  [17:0] input_7_address1;
output   input_7_ce1;
output  [31:0] input_7_d1;
input  [31:0] input_7_q1;
output   input_7_we1;
output  [17:0] input_8_address0;
output   input_8_ce0;
output  [31:0] input_8_d0;
input  [31:0] input_8_q0;
output   input_8_we0;
output  [17:0] input_8_address1;
output   input_8_ce1;
output  [31:0] input_8_d1;
input  [31:0] input_8_q1;
output   input_8_we1;
output  [17:0] input_9_address0;
output   input_9_ce0;
output  [31:0] input_9_d0;
input  [31:0] input_9_q0;
output   input_9_we0;
output  [17:0] input_9_address1;
output   input_9_ce1;
output  [31:0] input_9_d1;
input  [31:0] input_9_q1;
output   input_9_we1;
output  [17:0] input_10_address0;
output   input_10_ce0;
output  [31:0] input_10_d0;
input  [31:0] input_10_q0;
output   input_10_we0;
output  [17:0] input_10_address1;
output   input_10_ce1;
output  [31:0] input_10_d1;
input  [31:0] input_10_q1;
output   input_10_we1;
output  [17:0] input_11_address0;
output   input_11_ce0;
output  [31:0] input_11_d0;
input  [31:0] input_11_q0;
output   input_11_we0;
output  [17:0] input_11_address1;
output   input_11_ce1;
output  [31:0] input_11_d1;
input  [31:0] input_11_q1;
output   input_11_we1;
output  [17:0] input_12_address0;
output   input_12_ce0;
output  [31:0] input_12_d0;
input  [31:0] input_12_q0;
output   input_12_we0;
output  [17:0] input_12_address1;
output   input_12_ce1;
output  [31:0] input_12_d1;
input  [31:0] input_12_q1;
output   input_12_we1;
output  [17:0] input_13_address0;
output   input_13_ce0;
output  [31:0] input_13_d0;
input  [31:0] input_13_q0;
output   input_13_we0;
output  [17:0] input_13_address1;
output   input_13_ce1;
output  [31:0] input_13_d1;
input  [31:0] input_13_q1;
output   input_13_we1;
output  [17:0] input_14_address0;
output   input_14_ce0;
output  [31:0] input_14_d0;
input  [31:0] input_14_q0;
output   input_14_we0;
output  [17:0] input_14_address1;
output   input_14_ce1;
output  [31:0] input_14_d1;
input  [31:0] input_14_q1;
output   input_14_we1;
output  [17:0] input_15_address0;
output   input_15_ce0;
output  [31:0] input_15_d0;
input  [31:0] input_15_q0;
output   input_15_we0;
output  [17:0] input_15_address1;
output   input_15_ce1;
output  [31:0] input_15_d1;
input  [31:0] input_15_q1;
output   input_15_we1;
output  [17:0] input_16_address0;
output   input_16_ce0;
output  [31:0] input_16_d0;
input  [31:0] input_16_q0;
output   input_16_we0;
output  [17:0] input_16_address1;
output   input_16_ce1;
output  [31:0] input_16_d1;
input  [31:0] input_16_q1;
output   input_16_we1;
output  [17:0] input_17_address0;
output   input_17_ce0;
output  [31:0] input_17_d0;
input  [31:0] input_17_q0;
output   input_17_we0;
output  [17:0] input_17_address1;
output   input_17_ce1;
output  [31:0] input_17_d1;
input  [31:0] input_17_q1;
output   input_17_we1;
output  [17:0] input_18_address0;
output   input_18_ce0;
output  [31:0] input_18_d0;
input  [31:0] input_18_q0;
output   input_18_we0;
output  [17:0] input_18_address1;
output   input_18_ce1;
output  [31:0] input_18_d1;
input  [31:0] input_18_q1;
output   input_18_we1;
output  [17:0] input_19_address0;
output   input_19_ce0;
output  [31:0] input_19_d0;
input  [31:0] input_19_q0;
output   input_19_we0;
output  [17:0] input_19_address1;
output   input_19_ce1;
output  [31:0] input_19_d1;
input  [31:0] input_19_q1;
output   input_19_we1;
output  [17:0] input_20_address0;
output   input_20_ce0;
output  [31:0] input_20_d0;
input  [31:0] input_20_q0;
output   input_20_we0;
output  [17:0] input_20_address1;
output   input_20_ce1;
output  [31:0] input_20_d1;
input  [31:0] input_20_q1;
output   input_20_we1;
output  [17:0] input_21_address0;
output   input_21_ce0;
output  [31:0] input_21_d0;
input  [31:0] input_21_q0;
output   input_21_we0;
output  [17:0] input_21_address1;
output   input_21_ce1;
output  [31:0] input_21_d1;
input  [31:0] input_21_q1;
output   input_21_we1;
output  [17:0] input_22_address0;
output   input_22_ce0;
output  [31:0] input_22_d0;
input  [31:0] input_22_q0;
output   input_22_we0;
output  [17:0] input_22_address1;
output   input_22_ce1;
output  [31:0] input_22_d1;
input  [31:0] input_22_q1;
output   input_22_we1;
output  [17:0] input_23_address0;
output   input_23_ce0;
output  [31:0] input_23_d0;
input  [31:0] input_23_q0;
output   input_23_we0;
output  [17:0] input_23_address1;
output   input_23_ce1;
output  [31:0] input_23_d1;
input  [31:0] input_23_q1;
output   input_23_we1;
output  [17:0] input_24_address0;
output   input_24_ce0;
output  [31:0] input_24_d0;
input  [31:0] input_24_q0;
output   input_24_we0;
output  [17:0] input_24_address1;
output   input_24_ce1;
output  [31:0] input_24_d1;
input  [31:0] input_24_q1;
output   input_24_we1;
output  [17:0] input_25_address0;
output   input_25_ce0;
output  [31:0] input_25_d0;
input  [31:0] input_25_q0;
output   input_25_we0;
output  [17:0] input_25_address1;
output   input_25_ce1;
output  [31:0] input_25_d1;
input  [31:0] input_25_q1;
output   input_25_we1;
output  [17:0] input_26_address0;
output   input_26_ce0;
output  [31:0] input_26_d0;
input  [31:0] input_26_q0;
output   input_26_we0;
output  [17:0] input_26_address1;
output   input_26_ce1;
output  [31:0] input_26_d1;
input  [31:0] input_26_q1;
output   input_26_we1;
output  [17:0] input_27_address0;
output   input_27_ce0;
output  [31:0] input_27_d0;
input  [31:0] input_27_q0;
output   input_27_we0;
output  [17:0] input_27_address1;
output   input_27_ce1;
output  [31:0] input_27_d1;
input  [31:0] input_27_q1;
output   input_27_we1;
output  [17:0] input_28_address0;
output   input_28_ce0;
output  [31:0] input_28_d0;
input  [31:0] input_28_q0;
output   input_28_we0;
output  [17:0] input_28_address1;
output   input_28_ce1;
output  [31:0] input_28_d1;
input  [31:0] input_28_q1;
output   input_28_we1;
output  [17:0] input_29_address0;
output   input_29_ce0;
output  [31:0] input_29_d0;
input  [31:0] input_29_q0;
output   input_29_we0;
output  [17:0] input_29_address1;
output   input_29_ce1;
output  [31:0] input_29_d1;
input  [31:0] input_29_q1;
output   input_29_we1;
output  [17:0] input_30_address0;
output   input_30_ce0;
output  [31:0] input_30_d0;
input  [31:0] input_30_q0;
output   input_30_we0;
output  [17:0] input_30_address1;
output   input_30_ce1;
output  [31:0] input_30_d1;
input  [31:0] input_30_q1;
output   input_30_we1;
output  [17:0] input_31_address0;
output   input_31_ce0;
output  [31:0] input_31_d0;
input  [31:0] input_31_q0;
output   input_31_we0;
output  [17:0] input_31_address1;
output   input_31_ce1;
output  [31:0] input_31_d1;
input  [31:0] input_31_q1;
output   input_31_we1;
output  [17:0] input_32_address0;
output   input_32_ce0;
output  [31:0] input_32_d0;
input  [31:0] input_32_q0;
output   input_32_we0;
output  [17:0] input_32_address1;
output   input_32_ce1;
output  [31:0] input_32_d1;
input  [31:0] input_32_q1;
output   input_32_we1;
output  [17:0] input_33_address0;
output   input_33_ce0;
output  [31:0] input_33_d0;
input  [31:0] input_33_q0;
output   input_33_we0;
output  [17:0] input_33_address1;
output   input_33_ce1;
output  [31:0] input_33_d1;
input  [31:0] input_33_q1;
output   input_33_we1;
output  [17:0] input_34_address0;
output   input_34_ce0;
output  [31:0] input_34_d0;
input  [31:0] input_34_q0;
output   input_34_we0;
output  [17:0] input_34_address1;
output   input_34_ce1;
output  [31:0] input_34_d1;
input  [31:0] input_34_q1;
output   input_34_we1;
output  [17:0] input_35_address0;
output   input_35_ce0;
output  [31:0] input_35_d0;
input  [31:0] input_35_q0;
output   input_35_we0;
output  [17:0] input_35_address1;
output   input_35_ce1;
output  [31:0] input_35_d1;
input  [31:0] input_35_q1;
output   input_35_we1;
output  [17:0] input_36_address0;
output   input_36_ce0;
output  [31:0] input_36_d0;
input  [31:0] input_36_q0;
output   input_36_we0;
output  [17:0] input_36_address1;
output   input_36_ce1;
output  [31:0] input_36_d1;
input  [31:0] input_36_q1;
output   input_36_we1;
output  [17:0] input_37_address0;
output   input_37_ce0;
output  [31:0] input_37_d0;
input  [31:0] input_37_q0;
output   input_37_we0;
output  [17:0] input_37_address1;
output   input_37_ce1;
output  [31:0] input_37_d1;
input  [31:0] input_37_q1;
output   input_37_we1;
output  [17:0] input_38_address0;
output   input_38_ce0;
output  [31:0] input_38_d0;
input  [31:0] input_38_q0;
output   input_38_we0;
output  [17:0] input_38_address1;
output   input_38_ce1;
output  [31:0] input_38_d1;
input  [31:0] input_38_q1;
output   input_38_we1;
output  [17:0] input_39_address0;
output   input_39_ce0;
output  [31:0] input_39_d0;
input  [31:0] input_39_q0;
output   input_39_we0;
output  [17:0] input_39_address1;
output   input_39_ce1;
output  [31:0] input_39_d1;
input  [31:0] input_39_q1;
output   input_39_we1;
output  [17:0] input_40_address0;
output   input_40_ce0;
output  [31:0] input_40_d0;
input  [31:0] input_40_q0;
output   input_40_we0;
output  [17:0] input_40_address1;
output   input_40_ce1;
output  [31:0] input_40_d1;
input  [31:0] input_40_q1;
output   input_40_we1;
output  [17:0] input_41_address0;
output   input_41_ce0;
output  [31:0] input_41_d0;
input  [31:0] input_41_q0;
output   input_41_we0;
output  [17:0] input_41_address1;
output   input_41_ce1;
output  [31:0] input_41_d1;
input  [31:0] input_41_q1;
output   input_41_we1;
output  [17:0] input_42_address0;
output   input_42_ce0;
output  [31:0] input_42_d0;
input  [31:0] input_42_q0;
output   input_42_we0;
output  [17:0] input_42_address1;
output   input_42_ce1;
output  [31:0] input_42_d1;
input  [31:0] input_42_q1;
output   input_42_we1;
output  [17:0] input_43_address0;
output   input_43_ce0;
output  [31:0] input_43_d0;
input  [31:0] input_43_q0;
output   input_43_we0;
output  [17:0] input_43_address1;
output   input_43_ce1;
output  [31:0] input_43_d1;
input  [31:0] input_43_q1;
output   input_43_we1;
output  [17:0] input_44_address0;
output   input_44_ce0;
output  [31:0] input_44_d0;
input  [31:0] input_44_q0;
output   input_44_we0;
output  [17:0] input_44_address1;
output   input_44_ce1;
output  [31:0] input_44_d1;
input  [31:0] input_44_q1;
output   input_44_we1;
output  [17:0] input_45_address0;
output   input_45_ce0;
output  [31:0] input_45_d0;
input  [31:0] input_45_q0;
output   input_45_we0;
output  [17:0] input_45_address1;
output   input_45_ce1;
output  [31:0] input_45_d1;
input  [31:0] input_45_q1;
output   input_45_we1;
output  [17:0] input_46_address0;
output   input_46_ce0;
output  [31:0] input_46_d0;
input  [31:0] input_46_q0;
output   input_46_we0;
output  [17:0] input_46_address1;
output   input_46_ce1;
output  [31:0] input_46_d1;
input  [31:0] input_46_q1;
output   input_46_we1;
output  [17:0] input_47_address0;
output   input_47_ce0;
output  [31:0] input_47_d0;
input  [31:0] input_47_q0;
output   input_47_we0;
output  [17:0] input_47_address1;
output   input_47_ce1;
output  [31:0] input_47_d1;
input  [31:0] input_47_q1;
output   input_47_we1;
output  [17:0] input_48_address0;
output   input_48_ce0;
output  [31:0] input_48_d0;
input  [31:0] input_48_q0;
output   input_48_we0;
output  [17:0] input_48_address1;
output   input_48_ce1;
output  [31:0] input_48_d1;
input  [31:0] input_48_q1;
output   input_48_we1;
output  [17:0] input_49_address0;
output   input_49_ce0;
output  [31:0] input_49_d0;
input  [31:0] input_49_q0;
output   input_49_we0;
output  [17:0] input_49_address1;
output   input_49_ce1;
output  [31:0] input_49_d1;
input  [31:0] input_49_q1;
output   input_49_we1;
output  [17:0] input_50_address0;
output   input_50_ce0;
output  [31:0] input_50_d0;
input  [31:0] input_50_q0;
output   input_50_we0;
output  [17:0] input_50_address1;
output   input_50_ce1;
output  [31:0] input_50_d1;
input  [31:0] input_50_q1;
output   input_50_we1;
output  [17:0] input_51_address0;
output   input_51_ce0;
output  [31:0] input_51_d0;
input  [31:0] input_51_q0;
output   input_51_we0;
output  [17:0] input_51_address1;
output   input_51_ce1;
output  [31:0] input_51_d1;
input  [31:0] input_51_q1;
output   input_51_we1;
output  [17:0] input_52_address0;
output   input_52_ce0;
output  [31:0] input_52_d0;
input  [31:0] input_52_q0;
output   input_52_we0;
output  [17:0] input_52_address1;
output   input_52_ce1;
output  [31:0] input_52_d1;
input  [31:0] input_52_q1;
output   input_52_we1;
output  [17:0] input_53_address0;
output   input_53_ce0;
output  [31:0] input_53_d0;
input  [31:0] input_53_q0;
output   input_53_we0;
output  [17:0] input_53_address1;
output   input_53_ce1;
output  [31:0] input_53_d1;
input  [31:0] input_53_q1;
output   input_53_we1;
output  [17:0] input_54_address0;
output   input_54_ce0;
output  [31:0] input_54_d0;
input  [31:0] input_54_q0;
output   input_54_we0;
output  [17:0] input_54_address1;
output   input_54_ce1;
output  [31:0] input_54_d1;
input  [31:0] input_54_q1;
output   input_54_we1;
output  [17:0] input_55_address0;
output   input_55_ce0;
output  [31:0] input_55_d0;
input  [31:0] input_55_q0;
output   input_55_we0;
output  [17:0] input_55_address1;
output   input_55_ce1;
output  [31:0] input_55_d1;
input  [31:0] input_55_q1;
output   input_55_we1;
output  [17:0] input_56_address0;
output   input_56_ce0;
output  [31:0] input_56_d0;
input  [31:0] input_56_q0;
output   input_56_we0;
output  [17:0] input_56_address1;
output   input_56_ce1;
output  [31:0] input_56_d1;
input  [31:0] input_56_q1;
output   input_56_we1;
output  [17:0] input_57_address0;
output   input_57_ce0;
output  [31:0] input_57_d0;
input  [31:0] input_57_q0;
output   input_57_we0;
output  [17:0] input_57_address1;
output   input_57_ce1;
output  [31:0] input_57_d1;
input  [31:0] input_57_q1;
output   input_57_we1;
output  [17:0] input_58_address0;
output   input_58_ce0;
output  [31:0] input_58_d0;
input  [31:0] input_58_q0;
output   input_58_we0;
output  [17:0] input_58_address1;
output   input_58_ce1;
output  [31:0] input_58_d1;
input  [31:0] input_58_q1;
output   input_58_we1;
output  [17:0] input_59_address0;
output   input_59_ce0;
output  [31:0] input_59_d0;
input  [31:0] input_59_q0;
output   input_59_we0;
output  [17:0] input_59_address1;
output   input_59_ce1;
output  [31:0] input_59_d1;
input  [31:0] input_59_q1;
output   input_59_we1;
output  [17:0] input_60_address0;
output   input_60_ce0;
output  [31:0] input_60_d0;
input  [31:0] input_60_q0;
output   input_60_we0;
output  [17:0] input_60_address1;
output   input_60_ce1;
output  [31:0] input_60_d1;
input  [31:0] input_60_q1;
output   input_60_we1;
output  [17:0] input_61_address0;
output   input_61_ce0;
output  [31:0] input_61_d0;
input  [31:0] input_61_q0;
output   input_61_we0;
output  [17:0] input_61_address1;
output   input_61_ce1;
output  [31:0] input_61_d1;
input  [31:0] input_61_q1;
output   input_61_we1;
output  [17:0] input_62_address0;
output   input_62_ce0;
output  [31:0] input_62_d0;
input  [31:0] input_62_q0;
output   input_62_we0;
output  [17:0] input_62_address1;
output   input_62_ce1;
output  [31:0] input_62_d1;
input  [31:0] input_62_q1;
output   input_62_we1;
output  [17:0] input_63_address0;
output   input_63_ce0;
output  [31:0] input_63_d0;
input  [31:0] input_63_q0;
output   input_63_we0;
output  [17:0] input_63_address1;
output   input_63_ce1;
output  [31:0] input_63_d1;
input  [31:0] input_63_q1;
output   input_63_we1;
output  [23:0] output_r_address0;
output   output_r_ce0;
output  [31:0] output_r_d0;
input  [31:0] output_r_q0;
output   output_r_we0;
output  [23:0] output_r_address1;
output   output_r_ce1;
output  [31:0] output_r_d1;
input  [31:0] output_r_q1;
output   output_r_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    radix_sort_oct_batch_1_1_U0_ap_start;
wire    radix_sort_oct_batch_1_1_U0_ap_done;
wire    radix_sort_oct_batch_1_1_U0_ap_continue;
wire    radix_sort_oct_batch_1_1_U0_ap_idle;
wire    radix_sort_oct_batch_1_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_1_1_U0_input_0_address0;
wire    radix_sort_oct_batch_1_1_U0_input_0_ce0;
wire   [17:0] radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_address0;
wire    radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_ce0;
wire    radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_we0;
wire   [31:0] radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_d0;
wire    radix_sort_oct_batch_2_1_U0_ap_start;
wire    radix_sort_oct_batch_2_1_U0_ap_done;
wire    radix_sort_oct_batch_2_1_U0_ap_continue;
wire    radix_sort_oct_batch_2_1_U0_ap_idle;
wire    radix_sort_oct_batch_2_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_2_1_U0_input_1_address0;
wire    radix_sort_oct_batch_2_1_U0_input_1_ce0;
wire   [17:0] radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_address0;
wire    radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_ce0;
wire    radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_we0;
wire   [31:0] radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_d0;
wire    radix_sort_oct_batch_3_1_U0_ap_start;
wire    radix_sort_oct_batch_3_1_U0_ap_done;
wire    radix_sort_oct_batch_3_1_U0_ap_continue;
wire    radix_sort_oct_batch_3_1_U0_ap_idle;
wire    radix_sort_oct_batch_3_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_3_1_U0_input_2_address0;
wire    radix_sort_oct_batch_3_1_U0_input_2_ce0;
wire   [17:0] radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_address0;
wire    radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_ce0;
wire    radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_we0;
wire   [31:0] radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_d0;
wire    radix_sort_oct_batch_4_1_U0_ap_start;
wire    radix_sort_oct_batch_4_1_U0_ap_done;
wire    radix_sort_oct_batch_4_1_U0_ap_continue;
wire    radix_sort_oct_batch_4_1_U0_ap_idle;
wire    radix_sort_oct_batch_4_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_4_1_U0_input_3_address0;
wire    radix_sort_oct_batch_4_1_U0_input_3_ce0;
wire   [17:0] radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_address0;
wire    radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_ce0;
wire    radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_we0;
wire   [31:0] radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_d0;
wire    radix_sort_oct_batch_5_1_U0_ap_start;
wire    radix_sort_oct_batch_5_1_U0_ap_done;
wire    radix_sort_oct_batch_5_1_U0_ap_continue;
wire    radix_sort_oct_batch_5_1_U0_ap_idle;
wire    radix_sort_oct_batch_5_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_5_1_U0_input_4_address0;
wire    radix_sort_oct_batch_5_1_U0_input_4_ce0;
wire   [17:0] radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_address0;
wire    radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_ce0;
wire    radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_we0;
wire   [31:0] radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_d0;
wire    radix_sort_oct_batch_6_1_U0_ap_start;
wire    radix_sort_oct_batch_6_1_U0_ap_done;
wire    radix_sort_oct_batch_6_1_U0_ap_continue;
wire    radix_sort_oct_batch_6_1_U0_ap_idle;
wire    radix_sort_oct_batch_6_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_6_1_U0_input_5_address0;
wire    radix_sort_oct_batch_6_1_U0_input_5_ce0;
wire   [17:0] radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_address0;
wire    radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_ce0;
wire    radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_we0;
wire   [31:0] radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_d0;
wire    radix_sort_oct_batch_7_1_U0_ap_start;
wire    radix_sort_oct_batch_7_1_U0_ap_done;
wire    radix_sort_oct_batch_7_1_U0_ap_continue;
wire    radix_sort_oct_batch_7_1_U0_ap_idle;
wire    radix_sort_oct_batch_7_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_7_1_U0_input_6_address0;
wire    radix_sort_oct_batch_7_1_U0_input_6_ce0;
wire   [17:0] radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_address0;
wire    radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_ce0;
wire    radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_we0;
wire   [31:0] radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_d0;
wire    radix_sort_oct_batch_8_1_U0_ap_start;
wire    radix_sort_oct_batch_8_1_U0_ap_done;
wire    radix_sort_oct_batch_8_1_U0_ap_continue;
wire    radix_sort_oct_batch_8_1_U0_ap_idle;
wire    radix_sort_oct_batch_8_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_8_1_U0_input_7_address0;
wire    radix_sort_oct_batch_8_1_U0_input_7_ce0;
wire   [17:0] radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_address0;
wire    radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_ce0;
wire    radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_we0;
wire   [31:0] radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_d0;
wire    radix_sort_oct_batch_9_1_U0_ap_start;
wire    radix_sort_oct_batch_9_1_U0_ap_done;
wire    radix_sort_oct_batch_9_1_U0_ap_continue;
wire    radix_sort_oct_batch_9_1_U0_ap_idle;
wire    radix_sort_oct_batch_9_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_9_1_U0_input_8_address0;
wire    radix_sort_oct_batch_9_1_U0_input_8_ce0;
wire   [17:0] radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_address0;
wire    radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_ce0;
wire    radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_we0;
wire   [31:0] radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_d0;
wire    radix_sort_oct_batch_10_1_U0_ap_start;
wire    radix_sort_oct_batch_10_1_U0_ap_done;
wire    radix_sort_oct_batch_10_1_U0_ap_continue;
wire    radix_sort_oct_batch_10_1_U0_ap_idle;
wire    radix_sort_oct_batch_10_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_10_1_U0_input_9_address0;
wire    radix_sort_oct_batch_10_1_U0_input_9_ce0;
wire   [17:0] radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_address0;
wire    radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_ce0;
wire    radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_we0;
wire   [31:0] radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_d0;
wire    radix_sort_oct_batch_11_1_U0_ap_start;
wire    radix_sort_oct_batch_11_1_U0_ap_done;
wire    radix_sort_oct_batch_11_1_U0_ap_continue;
wire    radix_sort_oct_batch_11_1_U0_ap_idle;
wire    radix_sort_oct_batch_11_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_11_1_U0_input_10_address0;
wire    radix_sort_oct_batch_11_1_U0_input_10_ce0;
wire   [17:0] radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_address0;
wire    radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_ce0;
wire    radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_we0;
wire   [31:0] radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_d0;
wire    radix_sort_oct_batch_12_1_U0_ap_start;
wire    radix_sort_oct_batch_12_1_U0_ap_done;
wire    radix_sort_oct_batch_12_1_U0_ap_continue;
wire    radix_sort_oct_batch_12_1_U0_ap_idle;
wire    radix_sort_oct_batch_12_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_12_1_U0_input_11_address0;
wire    radix_sort_oct_batch_12_1_U0_input_11_ce0;
wire   [17:0] radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_address0;
wire    radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_ce0;
wire    radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_we0;
wire   [31:0] radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_d0;
wire    radix_sort_oct_batch_13_1_U0_ap_start;
wire    radix_sort_oct_batch_13_1_U0_ap_done;
wire    radix_sort_oct_batch_13_1_U0_ap_continue;
wire    radix_sort_oct_batch_13_1_U0_ap_idle;
wire    radix_sort_oct_batch_13_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_13_1_U0_input_12_address0;
wire    radix_sort_oct_batch_13_1_U0_input_12_ce0;
wire   [17:0] radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_address0;
wire    radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_ce0;
wire    radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_we0;
wire   [31:0] radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_d0;
wire    radix_sort_oct_batch_14_1_U0_ap_start;
wire    radix_sort_oct_batch_14_1_U0_ap_done;
wire    radix_sort_oct_batch_14_1_U0_ap_continue;
wire    radix_sort_oct_batch_14_1_U0_ap_idle;
wire    radix_sort_oct_batch_14_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_14_1_U0_input_13_address0;
wire    radix_sort_oct_batch_14_1_U0_input_13_ce0;
wire   [17:0] radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_address0;
wire    radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_ce0;
wire    radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_we0;
wire   [31:0] radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_d0;
wire    radix_sort_oct_batch_15_1_U0_ap_start;
wire    radix_sort_oct_batch_15_1_U0_ap_done;
wire    radix_sort_oct_batch_15_1_U0_ap_continue;
wire    radix_sort_oct_batch_15_1_U0_ap_idle;
wire    radix_sort_oct_batch_15_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_15_1_U0_input_14_address0;
wire    radix_sort_oct_batch_15_1_U0_input_14_ce0;
wire   [17:0] radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_address0;
wire    radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_ce0;
wire    radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_we0;
wire   [31:0] radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_d0;
wire    radix_sort_oct_batch_16_1_U0_ap_start;
wire    radix_sort_oct_batch_16_1_U0_ap_done;
wire    radix_sort_oct_batch_16_1_U0_ap_continue;
wire    radix_sort_oct_batch_16_1_U0_ap_idle;
wire    radix_sort_oct_batch_16_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_16_1_U0_input_15_address0;
wire    radix_sort_oct_batch_16_1_U0_input_15_ce0;
wire   [17:0] radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_address0;
wire    radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_ce0;
wire    radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_we0;
wire   [31:0] radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_d0;
wire    radix_sort_oct_batch_17_1_U0_ap_start;
wire    radix_sort_oct_batch_17_1_U0_ap_done;
wire    radix_sort_oct_batch_17_1_U0_ap_continue;
wire    radix_sort_oct_batch_17_1_U0_ap_idle;
wire    radix_sort_oct_batch_17_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_17_1_U0_input_16_address0;
wire    radix_sort_oct_batch_17_1_U0_input_16_ce0;
wire   [17:0] radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_address0;
wire    radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_ce0;
wire    radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_we0;
wire   [31:0] radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_d0;
wire    radix_sort_oct_batch_18_1_U0_ap_start;
wire    radix_sort_oct_batch_18_1_U0_ap_done;
wire    radix_sort_oct_batch_18_1_U0_ap_continue;
wire    radix_sort_oct_batch_18_1_U0_ap_idle;
wire    radix_sort_oct_batch_18_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_18_1_U0_input_17_address0;
wire    radix_sort_oct_batch_18_1_U0_input_17_ce0;
wire   [17:0] radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_address0;
wire    radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_ce0;
wire    radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_we0;
wire   [31:0] radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_d0;
wire    radix_sort_oct_batch_19_1_U0_ap_start;
wire    radix_sort_oct_batch_19_1_U0_ap_done;
wire    radix_sort_oct_batch_19_1_U0_ap_continue;
wire    radix_sort_oct_batch_19_1_U0_ap_idle;
wire    radix_sort_oct_batch_19_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_19_1_U0_input_18_address0;
wire    radix_sort_oct_batch_19_1_U0_input_18_ce0;
wire   [17:0] radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_address0;
wire    radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_ce0;
wire    radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_we0;
wire   [31:0] radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_d0;
wire    radix_sort_oct_batch_20_1_U0_ap_start;
wire    radix_sort_oct_batch_20_1_U0_ap_done;
wire    radix_sort_oct_batch_20_1_U0_ap_continue;
wire    radix_sort_oct_batch_20_1_U0_ap_idle;
wire    radix_sort_oct_batch_20_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_20_1_U0_input_19_address0;
wire    radix_sort_oct_batch_20_1_U0_input_19_ce0;
wire   [17:0] radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_address0;
wire    radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_ce0;
wire    radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_we0;
wire   [31:0] radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_d0;
wire    radix_sort_oct_batch_21_1_U0_ap_start;
wire    radix_sort_oct_batch_21_1_U0_ap_done;
wire    radix_sort_oct_batch_21_1_U0_ap_continue;
wire    radix_sort_oct_batch_21_1_U0_ap_idle;
wire    radix_sort_oct_batch_21_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_21_1_U0_input_20_address0;
wire    radix_sort_oct_batch_21_1_U0_input_20_ce0;
wire   [17:0] radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_address0;
wire    radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_ce0;
wire    radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_we0;
wire   [31:0] radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_d0;
wire    radix_sort_oct_batch_22_1_U0_ap_start;
wire    radix_sort_oct_batch_22_1_U0_ap_done;
wire    radix_sort_oct_batch_22_1_U0_ap_continue;
wire    radix_sort_oct_batch_22_1_U0_ap_idle;
wire    radix_sort_oct_batch_22_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_22_1_U0_input_21_address0;
wire    radix_sort_oct_batch_22_1_U0_input_21_ce0;
wire   [17:0] radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_address0;
wire    radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_ce0;
wire    radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_we0;
wire   [31:0] radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_d0;
wire    radix_sort_oct_batch_23_1_U0_ap_start;
wire    radix_sort_oct_batch_23_1_U0_ap_done;
wire    radix_sort_oct_batch_23_1_U0_ap_continue;
wire    radix_sort_oct_batch_23_1_U0_ap_idle;
wire    radix_sort_oct_batch_23_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_23_1_U0_input_22_address0;
wire    radix_sort_oct_batch_23_1_U0_input_22_ce0;
wire   [17:0] radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_address0;
wire    radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_ce0;
wire    radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_we0;
wire   [31:0] radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_d0;
wire    radix_sort_oct_batch_24_1_U0_ap_start;
wire    radix_sort_oct_batch_24_1_U0_ap_done;
wire    radix_sort_oct_batch_24_1_U0_ap_continue;
wire    radix_sort_oct_batch_24_1_U0_ap_idle;
wire    radix_sort_oct_batch_24_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_24_1_U0_input_23_address0;
wire    radix_sort_oct_batch_24_1_U0_input_23_ce0;
wire   [17:0] radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_address0;
wire    radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_ce0;
wire    radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_we0;
wire   [31:0] radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_d0;
wire    radix_sort_oct_batch_25_1_U0_ap_start;
wire    radix_sort_oct_batch_25_1_U0_ap_done;
wire    radix_sort_oct_batch_25_1_U0_ap_continue;
wire    radix_sort_oct_batch_25_1_U0_ap_idle;
wire    radix_sort_oct_batch_25_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_25_1_U0_input_24_address0;
wire    radix_sort_oct_batch_25_1_U0_input_24_ce0;
wire   [17:0] radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_address0;
wire    radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_ce0;
wire    radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_we0;
wire   [31:0] radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_d0;
wire    radix_sort_oct_batch_26_1_U0_ap_start;
wire    radix_sort_oct_batch_26_1_U0_ap_done;
wire    radix_sort_oct_batch_26_1_U0_ap_continue;
wire    radix_sort_oct_batch_26_1_U0_ap_idle;
wire    radix_sort_oct_batch_26_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_26_1_U0_input_25_address0;
wire    radix_sort_oct_batch_26_1_U0_input_25_ce0;
wire   [17:0] radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_address0;
wire    radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_ce0;
wire    radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_we0;
wire   [31:0] radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_d0;
wire    radix_sort_oct_batch_27_1_U0_ap_start;
wire    radix_sort_oct_batch_27_1_U0_ap_done;
wire    radix_sort_oct_batch_27_1_U0_ap_continue;
wire    radix_sort_oct_batch_27_1_U0_ap_idle;
wire    radix_sort_oct_batch_27_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_27_1_U0_input_26_address0;
wire    radix_sort_oct_batch_27_1_U0_input_26_ce0;
wire   [17:0] radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_address0;
wire    radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_ce0;
wire    radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_we0;
wire   [31:0] radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_d0;
wire    radix_sort_oct_batch_28_1_U0_ap_start;
wire    radix_sort_oct_batch_28_1_U0_ap_done;
wire    radix_sort_oct_batch_28_1_U0_ap_continue;
wire    radix_sort_oct_batch_28_1_U0_ap_idle;
wire    radix_sort_oct_batch_28_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_28_1_U0_input_27_address0;
wire    radix_sort_oct_batch_28_1_U0_input_27_ce0;
wire   [17:0] radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_address0;
wire    radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_ce0;
wire    radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_we0;
wire   [31:0] radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_d0;
wire    radix_sort_oct_batch_29_1_U0_ap_start;
wire    radix_sort_oct_batch_29_1_U0_ap_done;
wire    radix_sort_oct_batch_29_1_U0_ap_continue;
wire    radix_sort_oct_batch_29_1_U0_ap_idle;
wire    radix_sort_oct_batch_29_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_29_1_U0_input_28_address0;
wire    radix_sort_oct_batch_29_1_U0_input_28_ce0;
wire   [17:0] radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_address0;
wire    radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_ce0;
wire    radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_we0;
wire   [31:0] radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_d0;
wire    radix_sort_oct_batch_30_1_U0_ap_start;
wire    radix_sort_oct_batch_30_1_U0_ap_done;
wire    radix_sort_oct_batch_30_1_U0_ap_continue;
wire    radix_sort_oct_batch_30_1_U0_ap_idle;
wire    radix_sort_oct_batch_30_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_30_1_U0_input_29_address0;
wire    radix_sort_oct_batch_30_1_U0_input_29_ce0;
wire   [17:0] radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_address0;
wire    radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_ce0;
wire    radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_we0;
wire   [31:0] radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_d0;
wire    radix_sort_oct_batch_31_1_U0_ap_start;
wire    radix_sort_oct_batch_31_1_U0_ap_done;
wire    radix_sort_oct_batch_31_1_U0_ap_continue;
wire    radix_sort_oct_batch_31_1_U0_ap_idle;
wire    radix_sort_oct_batch_31_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_31_1_U0_input_30_address0;
wire    radix_sort_oct_batch_31_1_U0_input_30_ce0;
wire   [17:0] radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_address0;
wire    radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_ce0;
wire    radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_we0;
wire   [31:0] radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_d0;
wire    radix_sort_oct_batch_32_1_U0_ap_start;
wire    radix_sort_oct_batch_32_1_U0_ap_done;
wire    radix_sort_oct_batch_32_1_U0_ap_continue;
wire    radix_sort_oct_batch_32_1_U0_ap_idle;
wire    radix_sort_oct_batch_32_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_32_1_U0_input_31_address0;
wire    radix_sort_oct_batch_32_1_U0_input_31_ce0;
wire   [17:0] radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_address0;
wire    radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_ce0;
wire    radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_we0;
wire   [31:0] radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_d0;
wire    radix_sort_oct_batch_33_1_U0_ap_start;
wire    radix_sort_oct_batch_33_1_U0_ap_done;
wire    radix_sort_oct_batch_33_1_U0_ap_continue;
wire    radix_sort_oct_batch_33_1_U0_ap_idle;
wire    radix_sort_oct_batch_33_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_33_1_U0_input_32_address0;
wire    radix_sort_oct_batch_33_1_U0_input_32_ce0;
wire   [17:0] radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_address0;
wire    radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_ce0;
wire    radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_we0;
wire   [31:0] radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_d0;
wire    radix_sort_oct_batch_34_1_U0_ap_start;
wire    radix_sort_oct_batch_34_1_U0_ap_done;
wire    radix_sort_oct_batch_34_1_U0_ap_continue;
wire    radix_sort_oct_batch_34_1_U0_ap_idle;
wire    radix_sort_oct_batch_34_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_34_1_U0_input_33_address0;
wire    radix_sort_oct_batch_34_1_U0_input_33_ce0;
wire   [17:0] radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_address0;
wire    radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_ce0;
wire    radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_we0;
wire   [31:0] radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_d0;
wire    radix_sort_oct_batch_35_1_U0_ap_start;
wire    radix_sort_oct_batch_35_1_U0_ap_done;
wire    radix_sort_oct_batch_35_1_U0_ap_continue;
wire    radix_sort_oct_batch_35_1_U0_ap_idle;
wire    radix_sort_oct_batch_35_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_35_1_U0_input_34_address0;
wire    radix_sort_oct_batch_35_1_U0_input_34_ce0;
wire   [17:0] radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_address0;
wire    radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_ce0;
wire    radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_we0;
wire   [31:0] radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_d0;
wire    radix_sort_oct_batch_36_1_U0_ap_start;
wire    radix_sort_oct_batch_36_1_U0_ap_done;
wire    radix_sort_oct_batch_36_1_U0_ap_continue;
wire    radix_sort_oct_batch_36_1_U0_ap_idle;
wire    radix_sort_oct_batch_36_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_36_1_U0_input_35_address0;
wire    radix_sort_oct_batch_36_1_U0_input_35_ce0;
wire   [17:0] radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_address0;
wire    radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_ce0;
wire    radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_we0;
wire   [31:0] radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_d0;
wire    radix_sort_oct_batch_37_1_U0_ap_start;
wire    radix_sort_oct_batch_37_1_U0_ap_done;
wire    radix_sort_oct_batch_37_1_U0_ap_continue;
wire    radix_sort_oct_batch_37_1_U0_ap_idle;
wire    radix_sort_oct_batch_37_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_37_1_U0_input_36_address0;
wire    radix_sort_oct_batch_37_1_U0_input_36_ce0;
wire   [17:0] radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_address0;
wire    radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_ce0;
wire    radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_we0;
wire   [31:0] radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_d0;
wire    radix_sort_oct_batch_38_1_U0_ap_start;
wire    radix_sort_oct_batch_38_1_U0_ap_done;
wire    radix_sort_oct_batch_38_1_U0_ap_continue;
wire    radix_sort_oct_batch_38_1_U0_ap_idle;
wire    radix_sort_oct_batch_38_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_38_1_U0_input_37_address0;
wire    radix_sort_oct_batch_38_1_U0_input_37_ce0;
wire   [17:0] radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_address0;
wire    radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_ce0;
wire    radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_we0;
wire   [31:0] radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_d0;
wire    radix_sort_oct_batch_39_1_U0_ap_start;
wire    radix_sort_oct_batch_39_1_U0_ap_done;
wire    radix_sort_oct_batch_39_1_U0_ap_continue;
wire    radix_sort_oct_batch_39_1_U0_ap_idle;
wire    radix_sort_oct_batch_39_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_39_1_U0_input_38_address0;
wire    radix_sort_oct_batch_39_1_U0_input_38_ce0;
wire   [17:0] radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_address0;
wire    radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_ce0;
wire    radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_we0;
wire   [31:0] radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_d0;
wire    radix_sort_oct_batch_40_1_U0_ap_start;
wire    radix_sort_oct_batch_40_1_U0_ap_done;
wire    radix_sort_oct_batch_40_1_U0_ap_continue;
wire    radix_sort_oct_batch_40_1_U0_ap_idle;
wire    radix_sort_oct_batch_40_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_40_1_U0_input_39_address0;
wire    radix_sort_oct_batch_40_1_U0_input_39_ce0;
wire   [17:0] radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_address0;
wire    radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_ce0;
wire    radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_we0;
wire   [31:0] radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_d0;
wire    radix_sort_oct_batch_41_1_U0_ap_start;
wire    radix_sort_oct_batch_41_1_U0_ap_done;
wire    radix_sort_oct_batch_41_1_U0_ap_continue;
wire    radix_sort_oct_batch_41_1_U0_ap_idle;
wire    radix_sort_oct_batch_41_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_41_1_U0_input_40_address0;
wire    radix_sort_oct_batch_41_1_U0_input_40_ce0;
wire   [17:0] radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_address0;
wire    radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_ce0;
wire    radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_we0;
wire   [31:0] radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_d0;
wire    radix_sort_oct_batch_42_1_U0_ap_start;
wire    radix_sort_oct_batch_42_1_U0_ap_done;
wire    radix_sort_oct_batch_42_1_U0_ap_continue;
wire    radix_sort_oct_batch_42_1_U0_ap_idle;
wire    radix_sort_oct_batch_42_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_42_1_U0_input_41_address0;
wire    radix_sort_oct_batch_42_1_U0_input_41_ce0;
wire   [17:0] radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_address0;
wire    radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_ce0;
wire    radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_we0;
wire   [31:0] radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_d0;
wire    radix_sort_oct_batch_43_1_U0_ap_start;
wire    radix_sort_oct_batch_43_1_U0_ap_done;
wire    radix_sort_oct_batch_43_1_U0_ap_continue;
wire    radix_sort_oct_batch_43_1_U0_ap_idle;
wire    radix_sort_oct_batch_43_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_43_1_U0_input_42_address0;
wire    radix_sort_oct_batch_43_1_U0_input_42_ce0;
wire   [17:0] radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_address0;
wire    radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_ce0;
wire    radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_we0;
wire   [31:0] radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_d0;
wire    radix_sort_oct_batch_44_1_U0_ap_start;
wire    radix_sort_oct_batch_44_1_U0_ap_done;
wire    radix_sort_oct_batch_44_1_U0_ap_continue;
wire    radix_sort_oct_batch_44_1_U0_ap_idle;
wire    radix_sort_oct_batch_44_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_44_1_U0_input_43_address0;
wire    radix_sort_oct_batch_44_1_U0_input_43_ce0;
wire   [17:0] radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_address0;
wire    radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_ce0;
wire    radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_we0;
wire   [31:0] radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_d0;
wire    radix_sort_oct_batch_45_1_U0_ap_start;
wire    radix_sort_oct_batch_45_1_U0_ap_done;
wire    radix_sort_oct_batch_45_1_U0_ap_continue;
wire    radix_sort_oct_batch_45_1_U0_ap_idle;
wire    radix_sort_oct_batch_45_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_45_1_U0_input_44_address0;
wire    radix_sort_oct_batch_45_1_U0_input_44_ce0;
wire   [17:0] radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_address0;
wire    radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_ce0;
wire    radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_we0;
wire   [31:0] radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_d0;
wire    radix_sort_oct_batch_46_1_U0_ap_start;
wire    radix_sort_oct_batch_46_1_U0_ap_done;
wire    radix_sort_oct_batch_46_1_U0_ap_continue;
wire    radix_sort_oct_batch_46_1_U0_ap_idle;
wire    radix_sort_oct_batch_46_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_46_1_U0_input_45_address0;
wire    radix_sort_oct_batch_46_1_U0_input_45_ce0;
wire   [17:0] radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_address0;
wire    radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_ce0;
wire    radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_we0;
wire   [31:0] radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_d0;
wire    radix_sort_oct_batch_47_1_U0_ap_start;
wire    radix_sort_oct_batch_47_1_U0_ap_done;
wire    radix_sort_oct_batch_47_1_U0_ap_continue;
wire    radix_sort_oct_batch_47_1_U0_ap_idle;
wire    radix_sort_oct_batch_47_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_47_1_U0_input_46_address0;
wire    radix_sort_oct_batch_47_1_U0_input_46_ce0;
wire   [17:0] radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_address0;
wire    radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_ce0;
wire    radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_we0;
wire   [31:0] radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_d0;
wire    radix_sort_oct_batch_48_1_U0_ap_start;
wire    radix_sort_oct_batch_48_1_U0_ap_done;
wire    radix_sort_oct_batch_48_1_U0_ap_continue;
wire    radix_sort_oct_batch_48_1_U0_ap_idle;
wire    radix_sort_oct_batch_48_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_48_1_U0_input_47_address0;
wire    radix_sort_oct_batch_48_1_U0_input_47_ce0;
wire   [17:0] radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_address0;
wire    radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_ce0;
wire    radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_we0;
wire   [31:0] radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_d0;
wire    radix_sort_oct_batch_49_1_U0_ap_start;
wire    radix_sort_oct_batch_49_1_U0_ap_done;
wire    radix_sort_oct_batch_49_1_U0_ap_continue;
wire    radix_sort_oct_batch_49_1_U0_ap_idle;
wire    radix_sort_oct_batch_49_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_49_1_U0_input_48_address0;
wire    radix_sort_oct_batch_49_1_U0_input_48_ce0;
wire   [17:0] radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_address0;
wire    radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_ce0;
wire    radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_we0;
wire   [31:0] radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_d0;
wire    radix_sort_oct_batch_50_1_U0_ap_start;
wire    radix_sort_oct_batch_50_1_U0_ap_done;
wire    radix_sort_oct_batch_50_1_U0_ap_continue;
wire    radix_sort_oct_batch_50_1_U0_ap_idle;
wire    radix_sort_oct_batch_50_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_50_1_U0_input_49_address0;
wire    radix_sort_oct_batch_50_1_U0_input_49_ce0;
wire   [17:0] radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_address0;
wire    radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_ce0;
wire    radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_we0;
wire   [31:0] radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_d0;
wire    radix_sort_oct_batch_51_1_U0_ap_start;
wire    radix_sort_oct_batch_51_1_U0_ap_done;
wire    radix_sort_oct_batch_51_1_U0_ap_continue;
wire    radix_sort_oct_batch_51_1_U0_ap_idle;
wire    radix_sort_oct_batch_51_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_51_1_U0_input_50_address0;
wire    radix_sort_oct_batch_51_1_U0_input_50_ce0;
wire   [17:0] radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_address0;
wire    radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_ce0;
wire    radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_we0;
wire   [31:0] radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_d0;
wire    radix_sort_oct_batch_52_1_U0_ap_start;
wire    radix_sort_oct_batch_52_1_U0_ap_done;
wire    radix_sort_oct_batch_52_1_U0_ap_continue;
wire    radix_sort_oct_batch_52_1_U0_ap_idle;
wire    radix_sort_oct_batch_52_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_52_1_U0_input_51_address0;
wire    radix_sort_oct_batch_52_1_U0_input_51_ce0;
wire   [17:0] radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_address0;
wire    radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_ce0;
wire    radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_we0;
wire   [31:0] radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_d0;
wire    radix_sort_oct_batch_53_1_U0_ap_start;
wire    radix_sort_oct_batch_53_1_U0_ap_done;
wire    radix_sort_oct_batch_53_1_U0_ap_continue;
wire    radix_sort_oct_batch_53_1_U0_ap_idle;
wire    radix_sort_oct_batch_53_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_53_1_U0_input_52_address0;
wire    radix_sort_oct_batch_53_1_U0_input_52_ce0;
wire   [17:0] radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_address0;
wire    radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_ce0;
wire    radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_we0;
wire   [31:0] radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_d0;
wire    radix_sort_oct_batch_54_1_U0_ap_start;
wire    radix_sort_oct_batch_54_1_U0_ap_done;
wire    radix_sort_oct_batch_54_1_U0_ap_continue;
wire    radix_sort_oct_batch_54_1_U0_ap_idle;
wire    radix_sort_oct_batch_54_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_54_1_U0_input_53_address0;
wire    radix_sort_oct_batch_54_1_U0_input_53_ce0;
wire   [17:0] radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_address0;
wire    radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_ce0;
wire    radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_we0;
wire   [31:0] radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_d0;
wire    radix_sort_oct_batch_55_1_U0_ap_start;
wire    radix_sort_oct_batch_55_1_U0_ap_done;
wire    radix_sort_oct_batch_55_1_U0_ap_continue;
wire    radix_sort_oct_batch_55_1_U0_ap_idle;
wire    radix_sort_oct_batch_55_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_55_1_U0_input_54_address0;
wire    radix_sort_oct_batch_55_1_U0_input_54_ce0;
wire   [17:0] radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_address0;
wire    radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_ce0;
wire    radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_we0;
wire   [31:0] radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_d0;
wire    radix_sort_oct_batch_56_1_U0_ap_start;
wire    radix_sort_oct_batch_56_1_U0_ap_done;
wire    radix_sort_oct_batch_56_1_U0_ap_continue;
wire    radix_sort_oct_batch_56_1_U0_ap_idle;
wire    radix_sort_oct_batch_56_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_56_1_U0_input_55_address0;
wire    radix_sort_oct_batch_56_1_U0_input_55_ce0;
wire   [17:0] radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_address0;
wire    radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_ce0;
wire    radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_we0;
wire   [31:0] radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_d0;
wire    radix_sort_oct_batch_57_1_U0_ap_start;
wire    radix_sort_oct_batch_57_1_U0_ap_done;
wire    radix_sort_oct_batch_57_1_U0_ap_continue;
wire    radix_sort_oct_batch_57_1_U0_ap_idle;
wire    radix_sort_oct_batch_57_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_57_1_U0_input_56_address0;
wire    radix_sort_oct_batch_57_1_U0_input_56_ce0;
wire   [17:0] radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_address0;
wire    radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_ce0;
wire    radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_we0;
wire   [31:0] radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_d0;
wire    radix_sort_oct_batch_58_1_U0_ap_start;
wire    radix_sort_oct_batch_58_1_U0_ap_done;
wire    radix_sort_oct_batch_58_1_U0_ap_continue;
wire    radix_sort_oct_batch_58_1_U0_ap_idle;
wire    radix_sort_oct_batch_58_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_58_1_U0_input_57_address0;
wire    radix_sort_oct_batch_58_1_U0_input_57_ce0;
wire   [17:0] radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_address0;
wire    radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_ce0;
wire    radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_we0;
wire   [31:0] radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_d0;
wire    radix_sort_oct_batch_59_1_U0_ap_start;
wire    radix_sort_oct_batch_59_1_U0_ap_done;
wire    radix_sort_oct_batch_59_1_U0_ap_continue;
wire    radix_sort_oct_batch_59_1_U0_ap_idle;
wire    radix_sort_oct_batch_59_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_59_1_U0_input_58_address0;
wire    radix_sort_oct_batch_59_1_U0_input_58_ce0;
wire   [17:0] radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_address0;
wire    radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_ce0;
wire    radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_we0;
wire   [31:0] radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_d0;
wire    radix_sort_oct_batch_60_1_U0_ap_start;
wire    radix_sort_oct_batch_60_1_U0_ap_done;
wire    radix_sort_oct_batch_60_1_U0_ap_continue;
wire    radix_sort_oct_batch_60_1_U0_ap_idle;
wire    radix_sort_oct_batch_60_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_60_1_U0_input_59_address0;
wire    radix_sort_oct_batch_60_1_U0_input_59_ce0;
wire   [17:0] radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_address0;
wire    radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_ce0;
wire    radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_we0;
wire   [31:0] radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_d0;
wire    radix_sort_oct_batch_61_1_U0_ap_start;
wire    radix_sort_oct_batch_61_1_U0_ap_done;
wire    radix_sort_oct_batch_61_1_U0_ap_continue;
wire    radix_sort_oct_batch_61_1_U0_ap_idle;
wire    radix_sort_oct_batch_61_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_61_1_U0_input_60_address0;
wire    radix_sort_oct_batch_61_1_U0_input_60_ce0;
wire   [17:0] radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_address0;
wire    radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_ce0;
wire    radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_we0;
wire   [31:0] radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_d0;
wire    radix_sort_oct_batch_62_1_U0_ap_start;
wire    radix_sort_oct_batch_62_1_U0_ap_done;
wire    radix_sort_oct_batch_62_1_U0_ap_continue;
wire    radix_sort_oct_batch_62_1_U0_ap_idle;
wire    radix_sort_oct_batch_62_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_62_1_U0_input_61_address0;
wire    radix_sort_oct_batch_62_1_U0_input_61_ce0;
wire   [17:0] radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_address0;
wire    radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_ce0;
wire    radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_we0;
wire   [31:0] radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_d0;
wire    radix_sort_oct_batch_63_1_U0_ap_start;
wire    radix_sort_oct_batch_63_1_U0_ap_done;
wire    radix_sort_oct_batch_63_1_U0_ap_continue;
wire    radix_sort_oct_batch_63_1_U0_ap_idle;
wire    radix_sort_oct_batch_63_1_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_63_1_U0_input_62_address0;
wire    radix_sort_oct_batch_63_1_U0_input_62_ce0;
wire   [17:0] radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_address0;
wire    radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_ce0;
wire    radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_we0;
wire   [31:0] radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_d0;
wire    radix_sort_oct_batch_1_2_U0_ap_start;
wire    radix_sort_oct_batch_1_2_U0_ap_done;
wire    radix_sort_oct_batch_1_2_U0_ap_continue;
wire    radix_sort_oct_batch_1_2_U0_ap_idle;
wire    radix_sort_oct_batch_1_2_U0_ap_ready;
wire   [17:0] radix_sort_oct_batch_1_2_U0_input_63_address0;
wire    radix_sort_oct_batch_1_2_U0_input_63_ce0;
wire   [17:0] radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_address0;
wire    radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_ce0;
wire    radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_we0;
wire   [31:0] radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_d0;
wire    loser_tree_64_1_U0_ap_start;
wire    loser_tree_64_1_U0_ap_done;
wire    loser_tree_64_1_U0_ap_continue;
wire    loser_tree_64_1_U0_ap_idle;
wire    loser_tree_64_1_U0_ap_ready;
wire   [23:0] loser_tree_64_1_U0_output_r_address0;
wire    loser_tree_64_1_U0_output_r_ce0;
wire    loser_tree_64_1_U0_output_r_we0;
wire   [31:0] loser_tree_64_1_U0_output_r_d0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_0_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_0_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_1_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_1_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_10_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_10_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_11_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_11_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_12_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_12_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_13_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_13_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_14_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_14_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_15_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_15_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_16_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_16_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_17_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_17_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_18_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_18_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_19_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_19_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_2_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_2_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_20_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_20_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_21_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_21_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_22_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_22_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_23_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_23_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_24_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_24_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_25_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_25_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_26_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_26_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_27_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_27_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_28_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_28_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_29_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_29_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_3_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_3_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_30_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_30_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_31_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_31_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_32_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_32_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_33_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_33_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_34_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_34_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_35_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_35_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_36_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_36_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_37_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_37_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_38_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_38_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_39_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_39_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_4_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_4_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_40_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_40_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_41_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_41_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_42_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_42_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_43_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_43_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_44_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_44_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_45_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_45_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_46_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_46_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_47_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_47_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_48_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_48_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_49_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_49_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_5_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_5_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_50_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_50_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_51_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_51_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_52_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_52_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_53_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_53_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_54_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_54_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_55_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_55_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_56_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_56_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_57_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_57_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_58_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_58_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_59_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_59_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_6_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_6_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_60_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_60_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_61_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_61_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_62_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_62_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_63_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_63_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_7_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_7_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_8_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_8_ce0;
wire   [17:0] loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_9_address0;
wire    loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_9_ce0;
wire   [31:0] multi_radix_oct_loser_64_temp0_0_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_0_t_q0;
wire    multi_radix_oct_loser_64_temp0_0_i_full_n;
wire    multi_radix_oct_loser_64_temp0_0_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_1_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_1_t_q0;
wire    multi_radix_oct_loser_64_temp0_1_i_full_n;
wire    multi_radix_oct_loser_64_temp0_1_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_2_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_2_t_q0;
wire    multi_radix_oct_loser_64_temp0_2_i_full_n;
wire    multi_radix_oct_loser_64_temp0_2_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_3_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_3_t_q0;
wire    multi_radix_oct_loser_64_temp0_3_i_full_n;
wire    multi_radix_oct_loser_64_temp0_3_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_4_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_4_t_q0;
wire    multi_radix_oct_loser_64_temp0_4_i_full_n;
wire    multi_radix_oct_loser_64_temp0_4_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_5_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_5_t_q0;
wire    multi_radix_oct_loser_64_temp0_5_i_full_n;
wire    multi_radix_oct_loser_64_temp0_5_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_6_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_6_t_q0;
wire    multi_radix_oct_loser_64_temp0_6_i_full_n;
wire    multi_radix_oct_loser_64_temp0_6_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_7_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_7_t_q0;
wire    multi_radix_oct_loser_64_temp0_7_i_full_n;
wire    multi_radix_oct_loser_64_temp0_7_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_8_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_8_t_q0;
wire    multi_radix_oct_loser_64_temp0_8_i_full_n;
wire    multi_radix_oct_loser_64_temp0_8_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_9_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_9_t_q0;
wire    multi_radix_oct_loser_64_temp0_9_i_full_n;
wire    multi_radix_oct_loser_64_temp0_9_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_10_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_10_t_q0;
wire    multi_radix_oct_loser_64_temp0_10_i_full_n;
wire    multi_radix_oct_loser_64_temp0_10_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_11_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_11_t_q0;
wire    multi_radix_oct_loser_64_temp0_11_i_full_n;
wire    multi_radix_oct_loser_64_temp0_11_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_12_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_12_t_q0;
wire    multi_radix_oct_loser_64_temp0_12_i_full_n;
wire    multi_radix_oct_loser_64_temp0_12_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_13_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_13_t_q0;
wire    multi_radix_oct_loser_64_temp0_13_i_full_n;
wire    multi_radix_oct_loser_64_temp0_13_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_14_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_14_t_q0;
wire    multi_radix_oct_loser_64_temp0_14_i_full_n;
wire    multi_radix_oct_loser_64_temp0_14_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_15_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_15_t_q0;
wire    multi_radix_oct_loser_64_temp0_15_i_full_n;
wire    multi_radix_oct_loser_64_temp0_15_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_16_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_16_t_q0;
wire    multi_radix_oct_loser_64_temp0_16_i_full_n;
wire    multi_radix_oct_loser_64_temp0_16_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_17_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_17_t_q0;
wire    multi_radix_oct_loser_64_temp0_17_i_full_n;
wire    multi_radix_oct_loser_64_temp0_17_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_18_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_18_t_q0;
wire    multi_radix_oct_loser_64_temp0_18_i_full_n;
wire    multi_radix_oct_loser_64_temp0_18_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_19_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_19_t_q0;
wire    multi_radix_oct_loser_64_temp0_19_i_full_n;
wire    multi_radix_oct_loser_64_temp0_19_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_20_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_20_t_q0;
wire    multi_radix_oct_loser_64_temp0_20_i_full_n;
wire    multi_radix_oct_loser_64_temp0_20_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_21_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_21_t_q0;
wire    multi_radix_oct_loser_64_temp0_21_i_full_n;
wire    multi_radix_oct_loser_64_temp0_21_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_22_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_22_t_q0;
wire    multi_radix_oct_loser_64_temp0_22_i_full_n;
wire    multi_radix_oct_loser_64_temp0_22_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_23_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_23_t_q0;
wire    multi_radix_oct_loser_64_temp0_23_i_full_n;
wire    multi_radix_oct_loser_64_temp0_23_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_24_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_24_t_q0;
wire    multi_radix_oct_loser_64_temp0_24_i_full_n;
wire    multi_radix_oct_loser_64_temp0_24_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_25_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_25_t_q0;
wire    multi_radix_oct_loser_64_temp0_25_i_full_n;
wire    multi_radix_oct_loser_64_temp0_25_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_26_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_26_t_q0;
wire    multi_radix_oct_loser_64_temp0_26_i_full_n;
wire    multi_radix_oct_loser_64_temp0_26_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_27_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_27_t_q0;
wire    multi_radix_oct_loser_64_temp0_27_i_full_n;
wire    multi_radix_oct_loser_64_temp0_27_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_28_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_28_t_q0;
wire    multi_radix_oct_loser_64_temp0_28_i_full_n;
wire    multi_radix_oct_loser_64_temp0_28_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_29_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_29_t_q0;
wire    multi_radix_oct_loser_64_temp0_29_i_full_n;
wire    multi_radix_oct_loser_64_temp0_29_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_30_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_30_t_q0;
wire    multi_radix_oct_loser_64_temp0_30_i_full_n;
wire    multi_radix_oct_loser_64_temp0_30_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_31_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_31_t_q0;
wire    multi_radix_oct_loser_64_temp0_31_i_full_n;
wire    multi_radix_oct_loser_64_temp0_31_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_32_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_32_t_q0;
wire    multi_radix_oct_loser_64_temp0_32_i_full_n;
wire    multi_radix_oct_loser_64_temp0_32_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_33_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_33_t_q0;
wire    multi_radix_oct_loser_64_temp0_33_i_full_n;
wire    multi_radix_oct_loser_64_temp0_33_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_34_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_34_t_q0;
wire    multi_radix_oct_loser_64_temp0_34_i_full_n;
wire    multi_radix_oct_loser_64_temp0_34_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_35_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_35_t_q0;
wire    multi_radix_oct_loser_64_temp0_35_i_full_n;
wire    multi_radix_oct_loser_64_temp0_35_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_36_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_36_t_q0;
wire    multi_radix_oct_loser_64_temp0_36_i_full_n;
wire    multi_radix_oct_loser_64_temp0_36_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_37_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_37_t_q0;
wire    multi_radix_oct_loser_64_temp0_37_i_full_n;
wire    multi_radix_oct_loser_64_temp0_37_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_38_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_38_t_q0;
wire    multi_radix_oct_loser_64_temp0_38_i_full_n;
wire    multi_radix_oct_loser_64_temp0_38_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_39_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_39_t_q0;
wire    multi_radix_oct_loser_64_temp0_39_i_full_n;
wire    multi_radix_oct_loser_64_temp0_39_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_40_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_40_t_q0;
wire    multi_radix_oct_loser_64_temp0_40_i_full_n;
wire    multi_radix_oct_loser_64_temp0_40_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_41_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_41_t_q0;
wire    multi_radix_oct_loser_64_temp0_41_i_full_n;
wire    multi_radix_oct_loser_64_temp0_41_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_42_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_42_t_q0;
wire    multi_radix_oct_loser_64_temp0_42_i_full_n;
wire    multi_radix_oct_loser_64_temp0_42_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_43_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_43_t_q0;
wire    multi_radix_oct_loser_64_temp0_43_i_full_n;
wire    multi_radix_oct_loser_64_temp0_43_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_44_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_44_t_q0;
wire    multi_radix_oct_loser_64_temp0_44_i_full_n;
wire    multi_radix_oct_loser_64_temp0_44_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_45_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_45_t_q0;
wire    multi_radix_oct_loser_64_temp0_45_i_full_n;
wire    multi_radix_oct_loser_64_temp0_45_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_46_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_46_t_q0;
wire    multi_radix_oct_loser_64_temp0_46_i_full_n;
wire    multi_radix_oct_loser_64_temp0_46_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_47_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_47_t_q0;
wire    multi_radix_oct_loser_64_temp0_47_i_full_n;
wire    multi_radix_oct_loser_64_temp0_47_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_48_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_48_t_q0;
wire    multi_radix_oct_loser_64_temp0_48_i_full_n;
wire    multi_radix_oct_loser_64_temp0_48_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_49_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_49_t_q0;
wire    multi_radix_oct_loser_64_temp0_49_i_full_n;
wire    multi_radix_oct_loser_64_temp0_49_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_50_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_50_t_q0;
wire    multi_radix_oct_loser_64_temp0_50_i_full_n;
wire    multi_radix_oct_loser_64_temp0_50_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_51_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_51_t_q0;
wire    multi_radix_oct_loser_64_temp0_51_i_full_n;
wire    multi_radix_oct_loser_64_temp0_51_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_52_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_52_t_q0;
wire    multi_radix_oct_loser_64_temp0_52_i_full_n;
wire    multi_radix_oct_loser_64_temp0_52_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_53_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_53_t_q0;
wire    multi_radix_oct_loser_64_temp0_53_i_full_n;
wire    multi_radix_oct_loser_64_temp0_53_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_54_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_54_t_q0;
wire    multi_radix_oct_loser_64_temp0_54_i_full_n;
wire    multi_radix_oct_loser_64_temp0_54_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_55_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_55_t_q0;
wire    multi_radix_oct_loser_64_temp0_55_i_full_n;
wire    multi_radix_oct_loser_64_temp0_55_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_56_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_56_t_q0;
wire    multi_radix_oct_loser_64_temp0_56_i_full_n;
wire    multi_radix_oct_loser_64_temp0_56_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_57_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_57_t_q0;
wire    multi_radix_oct_loser_64_temp0_57_i_full_n;
wire    multi_radix_oct_loser_64_temp0_57_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_58_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_58_t_q0;
wire    multi_radix_oct_loser_64_temp0_58_i_full_n;
wire    multi_radix_oct_loser_64_temp0_58_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_59_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_59_t_q0;
wire    multi_radix_oct_loser_64_temp0_59_i_full_n;
wire    multi_radix_oct_loser_64_temp0_59_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_60_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_60_t_q0;
wire    multi_radix_oct_loser_64_temp0_60_i_full_n;
wire    multi_radix_oct_loser_64_temp0_60_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_61_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_61_t_q0;
wire    multi_radix_oct_loser_64_temp0_61_i_full_n;
wire    multi_radix_oct_loser_64_temp0_61_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_62_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_62_t_q0;
wire    multi_radix_oct_loser_64_temp0_62_i_full_n;
wire    multi_radix_oct_loser_64_temp0_62_t_empty_n;
wire   [31:0] multi_radix_oct_loser_64_temp0_63_i_q0;
wire   [31:0] multi_radix_oct_loser_64_temp0_63_t_q0;
wire    multi_radix_oct_loser_64_temp0_63_i_full_n;
wire    multi_radix_oct_loser_64_temp0_63_t_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_radix_sort_oct_batch_1_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_1_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_2_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_2_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_3_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_3_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_4_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_4_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_5_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_5_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_6_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_6_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_7_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_7_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_8_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_8_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_9_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_9_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_10_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_10_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_11_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_11_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_12_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_12_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_13_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_13_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_14_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_14_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_15_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_15_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_16_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_16_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_17_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_17_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_18_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_18_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_19_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_19_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_20_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_20_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_21_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_21_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_22_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_22_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_23_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_23_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_24_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_24_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_25_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_25_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_26_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_26_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_27_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_27_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_28_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_28_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_29_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_29_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_30_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_30_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_31_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_31_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_32_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_32_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_33_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_33_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_34_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_34_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_35_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_35_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_36_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_36_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_37_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_37_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_38_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_38_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_39_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_39_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_40_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_40_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_41_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_41_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_42_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_42_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_43_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_43_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_44_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_44_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_45_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_45_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_46_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_46_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_47_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_47_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_48_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_48_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_49_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_49_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_50_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_50_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_51_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_51_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_52_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_52_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_53_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_53_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_54_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_54_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_55_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_55_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_56_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_56_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_57_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_57_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_58_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_58_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_59_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_59_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_60_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_60_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_61_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_61_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_62_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_62_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_63_1_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_63_1_U0_ap_ready;
reg    ap_sync_reg_radix_sort_oct_batch_1_2_U0_ap_ready;
wire    ap_sync_radix_sort_oct_batch_1_2_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_radix_sort_oct_batch_1_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_2_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_3_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_4_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_5_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_6_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_7_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_8_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_9_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_10_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_11_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_12_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_13_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_14_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_15_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_16_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_17_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_18_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_19_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_20_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_21_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_22_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_23_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_24_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_25_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_26_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_27_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_28_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_29_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_30_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_31_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_32_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_33_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_34_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_35_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_36_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_37_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_38_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_39_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_40_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_41_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_42_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_43_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_44_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_45_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_46_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_47_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_48_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_49_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_50_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_51_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_52_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_53_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_54_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_55_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_56_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_57_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_58_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_59_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_60_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_61_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_62_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_63_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_radix_sort_oct_batch_1_2_U0_ap_ready = 1'b0;
end

multi_radix_oct_loser_64_radix_sort_oct_batch_1_1 radix_sort_oct_batch_1_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_1_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_1_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_1_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_1_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_1_1_U0_ap_ready),
    .input_0_address0(radix_sort_oct_batch_1_1_U0_input_0_address0),
    .input_0_ce0(radix_sort_oct_batch_1_1_U0_input_0_ce0),
    .input_0_q0(input_0_q0),
    .multi_radix_oct_loser_64_temp0_0_address0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_address0),
    .multi_radix_oct_loser_64_temp0_0_ce0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_ce0),
    .multi_radix_oct_loser_64_temp0_0_we0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_we0),
    .multi_radix_oct_loser_64_temp0_0_d0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_2_1 radix_sort_oct_batch_2_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_2_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_2_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_2_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_2_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_2_1_U0_ap_ready),
    .input_1_address0(radix_sort_oct_batch_2_1_U0_input_1_address0),
    .input_1_ce0(radix_sort_oct_batch_2_1_U0_input_1_ce0),
    .input_1_q0(input_1_q0),
    .multi_radix_oct_loser_64_temp0_1_address0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_address0),
    .multi_radix_oct_loser_64_temp0_1_ce0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_ce0),
    .multi_radix_oct_loser_64_temp0_1_we0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_we0),
    .multi_radix_oct_loser_64_temp0_1_d0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_3_1 radix_sort_oct_batch_3_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_3_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_3_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_3_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_3_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_3_1_U0_ap_ready),
    .input_2_address0(radix_sort_oct_batch_3_1_U0_input_2_address0),
    .input_2_ce0(radix_sort_oct_batch_3_1_U0_input_2_ce0),
    .input_2_q0(input_2_q0),
    .multi_radix_oct_loser_64_temp0_2_address0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_address0),
    .multi_radix_oct_loser_64_temp0_2_ce0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_ce0),
    .multi_radix_oct_loser_64_temp0_2_we0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_we0),
    .multi_radix_oct_loser_64_temp0_2_d0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_4_1 radix_sort_oct_batch_4_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_4_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_4_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_4_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_4_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_4_1_U0_ap_ready),
    .input_3_address0(radix_sort_oct_batch_4_1_U0_input_3_address0),
    .input_3_ce0(radix_sort_oct_batch_4_1_U0_input_3_ce0),
    .input_3_q0(input_3_q0),
    .multi_radix_oct_loser_64_temp0_3_address0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_address0),
    .multi_radix_oct_loser_64_temp0_3_ce0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_ce0),
    .multi_radix_oct_loser_64_temp0_3_we0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_we0),
    .multi_radix_oct_loser_64_temp0_3_d0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_5_1 radix_sort_oct_batch_5_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_5_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_5_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_5_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_5_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_5_1_U0_ap_ready),
    .input_4_address0(radix_sort_oct_batch_5_1_U0_input_4_address0),
    .input_4_ce0(radix_sort_oct_batch_5_1_U0_input_4_ce0),
    .input_4_q0(input_4_q0),
    .multi_radix_oct_loser_64_temp0_4_address0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_address0),
    .multi_radix_oct_loser_64_temp0_4_ce0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_ce0),
    .multi_radix_oct_loser_64_temp0_4_we0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_we0),
    .multi_radix_oct_loser_64_temp0_4_d0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_6_1 radix_sort_oct_batch_6_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_6_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_6_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_6_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_6_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_6_1_U0_ap_ready),
    .input_5_address0(radix_sort_oct_batch_6_1_U0_input_5_address0),
    .input_5_ce0(radix_sort_oct_batch_6_1_U0_input_5_ce0),
    .input_5_q0(input_5_q0),
    .multi_radix_oct_loser_64_temp0_5_address0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_address0),
    .multi_radix_oct_loser_64_temp0_5_ce0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_ce0),
    .multi_radix_oct_loser_64_temp0_5_we0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_we0),
    .multi_radix_oct_loser_64_temp0_5_d0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_7_1 radix_sort_oct_batch_7_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_7_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_7_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_7_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_7_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_7_1_U0_ap_ready),
    .input_6_address0(radix_sort_oct_batch_7_1_U0_input_6_address0),
    .input_6_ce0(radix_sort_oct_batch_7_1_U0_input_6_ce0),
    .input_6_q0(input_6_q0),
    .multi_radix_oct_loser_64_temp0_6_address0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_address0),
    .multi_radix_oct_loser_64_temp0_6_ce0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_ce0),
    .multi_radix_oct_loser_64_temp0_6_we0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_we0),
    .multi_radix_oct_loser_64_temp0_6_d0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_8_1 radix_sort_oct_batch_8_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_8_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_8_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_8_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_8_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_8_1_U0_ap_ready),
    .input_7_address0(radix_sort_oct_batch_8_1_U0_input_7_address0),
    .input_7_ce0(radix_sort_oct_batch_8_1_U0_input_7_ce0),
    .input_7_q0(input_7_q0),
    .multi_radix_oct_loser_64_temp0_7_address0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_address0),
    .multi_radix_oct_loser_64_temp0_7_ce0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_ce0),
    .multi_radix_oct_loser_64_temp0_7_we0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_we0),
    .multi_radix_oct_loser_64_temp0_7_d0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_9_1 radix_sort_oct_batch_9_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_9_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_9_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_9_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_9_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_9_1_U0_ap_ready),
    .input_8_address0(radix_sort_oct_batch_9_1_U0_input_8_address0),
    .input_8_ce0(radix_sort_oct_batch_9_1_U0_input_8_ce0),
    .input_8_q0(input_8_q0),
    .multi_radix_oct_loser_64_temp0_8_address0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_address0),
    .multi_radix_oct_loser_64_temp0_8_ce0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_ce0),
    .multi_radix_oct_loser_64_temp0_8_we0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_we0),
    .multi_radix_oct_loser_64_temp0_8_d0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_10_1 radix_sort_oct_batch_10_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_10_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_10_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_10_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_10_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_10_1_U0_ap_ready),
    .input_9_address0(radix_sort_oct_batch_10_1_U0_input_9_address0),
    .input_9_ce0(radix_sort_oct_batch_10_1_U0_input_9_ce0),
    .input_9_q0(input_9_q0),
    .multi_radix_oct_loser_64_temp0_9_address0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_address0),
    .multi_radix_oct_loser_64_temp0_9_ce0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_ce0),
    .multi_radix_oct_loser_64_temp0_9_we0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_we0),
    .multi_radix_oct_loser_64_temp0_9_d0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_11_1 radix_sort_oct_batch_11_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_11_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_11_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_11_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_11_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_11_1_U0_ap_ready),
    .input_10_address0(radix_sort_oct_batch_11_1_U0_input_10_address0),
    .input_10_ce0(radix_sort_oct_batch_11_1_U0_input_10_ce0),
    .input_10_q0(input_10_q0),
    .multi_radix_oct_loser_64_temp0_10_address0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_address0),
    .multi_radix_oct_loser_64_temp0_10_ce0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_ce0),
    .multi_radix_oct_loser_64_temp0_10_we0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_we0),
    .multi_radix_oct_loser_64_temp0_10_d0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_12_1 radix_sort_oct_batch_12_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_12_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_12_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_12_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_12_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_12_1_U0_ap_ready),
    .input_11_address0(radix_sort_oct_batch_12_1_U0_input_11_address0),
    .input_11_ce0(radix_sort_oct_batch_12_1_U0_input_11_ce0),
    .input_11_q0(input_11_q0),
    .multi_radix_oct_loser_64_temp0_11_address0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_address0),
    .multi_radix_oct_loser_64_temp0_11_ce0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_ce0),
    .multi_radix_oct_loser_64_temp0_11_we0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_we0),
    .multi_radix_oct_loser_64_temp0_11_d0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_13_1 radix_sort_oct_batch_13_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_13_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_13_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_13_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_13_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_13_1_U0_ap_ready),
    .input_12_address0(radix_sort_oct_batch_13_1_U0_input_12_address0),
    .input_12_ce0(radix_sort_oct_batch_13_1_U0_input_12_ce0),
    .input_12_q0(input_12_q0),
    .multi_radix_oct_loser_64_temp0_12_address0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_address0),
    .multi_radix_oct_loser_64_temp0_12_ce0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_ce0),
    .multi_radix_oct_loser_64_temp0_12_we0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_we0),
    .multi_radix_oct_loser_64_temp0_12_d0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_14_1 radix_sort_oct_batch_14_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_14_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_14_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_14_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_14_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_14_1_U0_ap_ready),
    .input_13_address0(radix_sort_oct_batch_14_1_U0_input_13_address0),
    .input_13_ce0(radix_sort_oct_batch_14_1_U0_input_13_ce0),
    .input_13_q0(input_13_q0),
    .multi_radix_oct_loser_64_temp0_13_address0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_address0),
    .multi_radix_oct_loser_64_temp0_13_ce0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_ce0),
    .multi_radix_oct_loser_64_temp0_13_we0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_we0),
    .multi_radix_oct_loser_64_temp0_13_d0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_15_1 radix_sort_oct_batch_15_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_15_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_15_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_15_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_15_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_15_1_U0_ap_ready),
    .input_14_address0(radix_sort_oct_batch_15_1_U0_input_14_address0),
    .input_14_ce0(radix_sort_oct_batch_15_1_U0_input_14_ce0),
    .input_14_q0(input_14_q0),
    .multi_radix_oct_loser_64_temp0_14_address0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_address0),
    .multi_radix_oct_loser_64_temp0_14_ce0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_ce0),
    .multi_radix_oct_loser_64_temp0_14_we0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_we0),
    .multi_radix_oct_loser_64_temp0_14_d0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_16_1 radix_sort_oct_batch_16_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_16_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_16_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_16_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_16_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_16_1_U0_ap_ready),
    .input_15_address0(radix_sort_oct_batch_16_1_U0_input_15_address0),
    .input_15_ce0(radix_sort_oct_batch_16_1_U0_input_15_ce0),
    .input_15_q0(input_15_q0),
    .multi_radix_oct_loser_64_temp0_15_address0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_address0),
    .multi_radix_oct_loser_64_temp0_15_ce0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_ce0),
    .multi_radix_oct_loser_64_temp0_15_we0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_we0),
    .multi_radix_oct_loser_64_temp0_15_d0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_17_1 radix_sort_oct_batch_17_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_17_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_17_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_17_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_17_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_17_1_U0_ap_ready),
    .input_16_address0(radix_sort_oct_batch_17_1_U0_input_16_address0),
    .input_16_ce0(radix_sort_oct_batch_17_1_U0_input_16_ce0),
    .input_16_q0(input_16_q0),
    .multi_radix_oct_loser_64_temp0_16_address0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_address0),
    .multi_radix_oct_loser_64_temp0_16_ce0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_ce0),
    .multi_radix_oct_loser_64_temp0_16_we0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_we0),
    .multi_radix_oct_loser_64_temp0_16_d0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_18_1 radix_sort_oct_batch_18_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_18_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_18_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_18_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_18_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_18_1_U0_ap_ready),
    .input_17_address0(radix_sort_oct_batch_18_1_U0_input_17_address0),
    .input_17_ce0(radix_sort_oct_batch_18_1_U0_input_17_ce0),
    .input_17_q0(input_17_q0),
    .multi_radix_oct_loser_64_temp0_17_address0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_address0),
    .multi_radix_oct_loser_64_temp0_17_ce0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_ce0),
    .multi_radix_oct_loser_64_temp0_17_we0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_we0),
    .multi_radix_oct_loser_64_temp0_17_d0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_19_1 radix_sort_oct_batch_19_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_19_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_19_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_19_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_19_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_19_1_U0_ap_ready),
    .input_18_address0(radix_sort_oct_batch_19_1_U0_input_18_address0),
    .input_18_ce0(radix_sort_oct_batch_19_1_U0_input_18_ce0),
    .input_18_q0(input_18_q0),
    .multi_radix_oct_loser_64_temp0_18_address0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_address0),
    .multi_radix_oct_loser_64_temp0_18_ce0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_ce0),
    .multi_radix_oct_loser_64_temp0_18_we0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_we0),
    .multi_radix_oct_loser_64_temp0_18_d0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_20_1 radix_sort_oct_batch_20_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_20_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_20_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_20_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_20_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_20_1_U0_ap_ready),
    .input_19_address0(radix_sort_oct_batch_20_1_U0_input_19_address0),
    .input_19_ce0(radix_sort_oct_batch_20_1_U0_input_19_ce0),
    .input_19_q0(input_19_q0),
    .multi_radix_oct_loser_64_temp0_19_address0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_address0),
    .multi_radix_oct_loser_64_temp0_19_ce0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_ce0),
    .multi_radix_oct_loser_64_temp0_19_we0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_we0),
    .multi_radix_oct_loser_64_temp0_19_d0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_21_1 radix_sort_oct_batch_21_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_21_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_21_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_21_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_21_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_21_1_U0_ap_ready),
    .input_20_address0(radix_sort_oct_batch_21_1_U0_input_20_address0),
    .input_20_ce0(radix_sort_oct_batch_21_1_U0_input_20_ce0),
    .input_20_q0(input_20_q0),
    .multi_radix_oct_loser_64_temp0_20_address0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_address0),
    .multi_radix_oct_loser_64_temp0_20_ce0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_ce0),
    .multi_radix_oct_loser_64_temp0_20_we0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_we0),
    .multi_radix_oct_loser_64_temp0_20_d0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_22_1 radix_sort_oct_batch_22_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_22_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_22_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_22_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_22_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_22_1_U0_ap_ready),
    .input_21_address0(radix_sort_oct_batch_22_1_U0_input_21_address0),
    .input_21_ce0(radix_sort_oct_batch_22_1_U0_input_21_ce0),
    .input_21_q0(input_21_q0),
    .multi_radix_oct_loser_64_temp0_21_address0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_address0),
    .multi_radix_oct_loser_64_temp0_21_ce0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_ce0),
    .multi_radix_oct_loser_64_temp0_21_we0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_we0),
    .multi_radix_oct_loser_64_temp0_21_d0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_23_1 radix_sort_oct_batch_23_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_23_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_23_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_23_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_23_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_23_1_U0_ap_ready),
    .input_22_address0(radix_sort_oct_batch_23_1_U0_input_22_address0),
    .input_22_ce0(radix_sort_oct_batch_23_1_U0_input_22_ce0),
    .input_22_q0(input_22_q0),
    .multi_radix_oct_loser_64_temp0_22_address0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_address0),
    .multi_radix_oct_loser_64_temp0_22_ce0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_ce0),
    .multi_radix_oct_loser_64_temp0_22_we0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_we0),
    .multi_radix_oct_loser_64_temp0_22_d0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_24_1 radix_sort_oct_batch_24_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_24_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_24_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_24_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_24_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_24_1_U0_ap_ready),
    .input_23_address0(radix_sort_oct_batch_24_1_U0_input_23_address0),
    .input_23_ce0(radix_sort_oct_batch_24_1_U0_input_23_ce0),
    .input_23_q0(input_23_q0),
    .multi_radix_oct_loser_64_temp0_23_address0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_address0),
    .multi_radix_oct_loser_64_temp0_23_ce0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_ce0),
    .multi_radix_oct_loser_64_temp0_23_we0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_we0),
    .multi_radix_oct_loser_64_temp0_23_d0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_25_1 radix_sort_oct_batch_25_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_25_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_25_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_25_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_25_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_25_1_U0_ap_ready),
    .input_24_address0(radix_sort_oct_batch_25_1_U0_input_24_address0),
    .input_24_ce0(radix_sort_oct_batch_25_1_U0_input_24_ce0),
    .input_24_q0(input_24_q0),
    .multi_radix_oct_loser_64_temp0_24_address0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_address0),
    .multi_radix_oct_loser_64_temp0_24_ce0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_ce0),
    .multi_radix_oct_loser_64_temp0_24_we0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_we0),
    .multi_radix_oct_loser_64_temp0_24_d0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_26_1 radix_sort_oct_batch_26_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_26_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_26_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_26_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_26_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_26_1_U0_ap_ready),
    .input_25_address0(radix_sort_oct_batch_26_1_U0_input_25_address0),
    .input_25_ce0(radix_sort_oct_batch_26_1_U0_input_25_ce0),
    .input_25_q0(input_25_q0),
    .multi_radix_oct_loser_64_temp0_25_address0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_address0),
    .multi_radix_oct_loser_64_temp0_25_ce0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_ce0),
    .multi_radix_oct_loser_64_temp0_25_we0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_we0),
    .multi_radix_oct_loser_64_temp0_25_d0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_27_1 radix_sort_oct_batch_27_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_27_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_27_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_27_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_27_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_27_1_U0_ap_ready),
    .input_26_address0(radix_sort_oct_batch_27_1_U0_input_26_address0),
    .input_26_ce0(radix_sort_oct_batch_27_1_U0_input_26_ce0),
    .input_26_q0(input_26_q0),
    .multi_radix_oct_loser_64_temp0_26_address0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_address0),
    .multi_radix_oct_loser_64_temp0_26_ce0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_ce0),
    .multi_radix_oct_loser_64_temp0_26_we0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_we0),
    .multi_radix_oct_loser_64_temp0_26_d0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_28_1 radix_sort_oct_batch_28_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_28_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_28_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_28_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_28_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_28_1_U0_ap_ready),
    .input_27_address0(radix_sort_oct_batch_28_1_U0_input_27_address0),
    .input_27_ce0(radix_sort_oct_batch_28_1_U0_input_27_ce0),
    .input_27_q0(input_27_q0),
    .multi_radix_oct_loser_64_temp0_27_address0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_address0),
    .multi_radix_oct_loser_64_temp0_27_ce0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_ce0),
    .multi_radix_oct_loser_64_temp0_27_we0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_we0),
    .multi_radix_oct_loser_64_temp0_27_d0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_29_1 radix_sort_oct_batch_29_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_29_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_29_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_29_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_29_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_29_1_U0_ap_ready),
    .input_28_address0(radix_sort_oct_batch_29_1_U0_input_28_address0),
    .input_28_ce0(radix_sort_oct_batch_29_1_U0_input_28_ce0),
    .input_28_q0(input_28_q0),
    .multi_radix_oct_loser_64_temp0_28_address0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_address0),
    .multi_radix_oct_loser_64_temp0_28_ce0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_ce0),
    .multi_radix_oct_loser_64_temp0_28_we0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_we0),
    .multi_radix_oct_loser_64_temp0_28_d0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_30_1 radix_sort_oct_batch_30_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_30_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_30_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_30_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_30_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_30_1_U0_ap_ready),
    .input_29_address0(radix_sort_oct_batch_30_1_U0_input_29_address0),
    .input_29_ce0(radix_sort_oct_batch_30_1_U0_input_29_ce0),
    .input_29_q0(input_29_q0),
    .multi_radix_oct_loser_64_temp0_29_address0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_address0),
    .multi_radix_oct_loser_64_temp0_29_ce0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_ce0),
    .multi_radix_oct_loser_64_temp0_29_we0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_we0),
    .multi_radix_oct_loser_64_temp0_29_d0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_31_1 radix_sort_oct_batch_31_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_31_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_31_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_31_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_31_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_31_1_U0_ap_ready),
    .input_30_address0(radix_sort_oct_batch_31_1_U0_input_30_address0),
    .input_30_ce0(radix_sort_oct_batch_31_1_U0_input_30_ce0),
    .input_30_q0(input_30_q0),
    .multi_radix_oct_loser_64_temp0_30_address0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_address0),
    .multi_radix_oct_loser_64_temp0_30_ce0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_ce0),
    .multi_radix_oct_loser_64_temp0_30_we0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_we0),
    .multi_radix_oct_loser_64_temp0_30_d0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_32_1 radix_sort_oct_batch_32_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_32_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_32_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_32_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_32_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_32_1_U0_ap_ready),
    .input_31_address0(radix_sort_oct_batch_32_1_U0_input_31_address0),
    .input_31_ce0(radix_sort_oct_batch_32_1_U0_input_31_ce0),
    .input_31_q0(input_31_q0),
    .multi_radix_oct_loser_64_temp0_31_address0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_address0),
    .multi_radix_oct_loser_64_temp0_31_ce0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_ce0),
    .multi_radix_oct_loser_64_temp0_31_we0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_we0),
    .multi_radix_oct_loser_64_temp0_31_d0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_33_1 radix_sort_oct_batch_33_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_33_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_33_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_33_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_33_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_33_1_U0_ap_ready),
    .input_32_address0(radix_sort_oct_batch_33_1_U0_input_32_address0),
    .input_32_ce0(radix_sort_oct_batch_33_1_U0_input_32_ce0),
    .input_32_q0(input_32_q0),
    .multi_radix_oct_loser_64_temp0_32_address0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_address0),
    .multi_radix_oct_loser_64_temp0_32_ce0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_ce0),
    .multi_radix_oct_loser_64_temp0_32_we0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_we0),
    .multi_radix_oct_loser_64_temp0_32_d0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_34_1 radix_sort_oct_batch_34_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_34_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_34_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_34_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_34_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_34_1_U0_ap_ready),
    .input_33_address0(radix_sort_oct_batch_34_1_U0_input_33_address0),
    .input_33_ce0(radix_sort_oct_batch_34_1_U0_input_33_ce0),
    .input_33_q0(input_33_q0),
    .multi_radix_oct_loser_64_temp0_33_address0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_address0),
    .multi_radix_oct_loser_64_temp0_33_ce0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_ce0),
    .multi_radix_oct_loser_64_temp0_33_we0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_we0),
    .multi_radix_oct_loser_64_temp0_33_d0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_35_1 radix_sort_oct_batch_35_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_35_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_35_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_35_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_35_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_35_1_U0_ap_ready),
    .input_34_address0(radix_sort_oct_batch_35_1_U0_input_34_address0),
    .input_34_ce0(radix_sort_oct_batch_35_1_U0_input_34_ce0),
    .input_34_q0(input_34_q0),
    .multi_radix_oct_loser_64_temp0_34_address0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_address0),
    .multi_radix_oct_loser_64_temp0_34_ce0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_ce0),
    .multi_radix_oct_loser_64_temp0_34_we0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_we0),
    .multi_radix_oct_loser_64_temp0_34_d0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_36_1 radix_sort_oct_batch_36_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_36_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_36_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_36_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_36_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_36_1_U0_ap_ready),
    .input_35_address0(radix_sort_oct_batch_36_1_U0_input_35_address0),
    .input_35_ce0(radix_sort_oct_batch_36_1_U0_input_35_ce0),
    .input_35_q0(input_35_q0),
    .multi_radix_oct_loser_64_temp0_35_address0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_address0),
    .multi_radix_oct_loser_64_temp0_35_ce0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_ce0),
    .multi_radix_oct_loser_64_temp0_35_we0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_we0),
    .multi_radix_oct_loser_64_temp0_35_d0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_37_1 radix_sort_oct_batch_37_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_37_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_37_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_37_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_37_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_37_1_U0_ap_ready),
    .input_36_address0(radix_sort_oct_batch_37_1_U0_input_36_address0),
    .input_36_ce0(radix_sort_oct_batch_37_1_U0_input_36_ce0),
    .input_36_q0(input_36_q0),
    .multi_radix_oct_loser_64_temp0_36_address0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_address0),
    .multi_radix_oct_loser_64_temp0_36_ce0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_ce0),
    .multi_radix_oct_loser_64_temp0_36_we0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_we0),
    .multi_radix_oct_loser_64_temp0_36_d0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_38_1 radix_sort_oct_batch_38_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_38_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_38_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_38_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_38_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_38_1_U0_ap_ready),
    .input_37_address0(radix_sort_oct_batch_38_1_U0_input_37_address0),
    .input_37_ce0(radix_sort_oct_batch_38_1_U0_input_37_ce0),
    .input_37_q0(input_37_q0),
    .multi_radix_oct_loser_64_temp0_37_address0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_address0),
    .multi_radix_oct_loser_64_temp0_37_ce0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_ce0),
    .multi_radix_oct_loser_64_temp0_37_we0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_we0),
    .multi_radix_oct_loser_64_temp0_37_d0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_39_1 radix_sort_oct_batch_39_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_39_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_39_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_39_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_39_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_39_1_U0_ap_ready),
    .input_38_address0(radix_sort_oct_batch_39_1_U0_input_38_address0),
    .input_38_ce0(radix_sort_oct_batch_39_1_U0_input_38_ce0),
    .input_38_q0(input_38_q0),
    .multi_radix_oct_loser_64_temp0_38_address0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_address0),
    .multi_radix_oct_loser_64_temp0_38_ce0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_ce0),
    .multi_radix_oct_loser_64_temp0_38_we0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_we0),
    .multi_radix_oct_loser_64_temp0_38_d0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_40_1 radix_sort_oct_batch_40_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_40_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_40_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_40_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_40_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_40_1_U0_ap_ready),
    .input_39_address0(radix_sort_oct_batch_40_1_U0_input_39_address0),
    .input_39_ce0(radix_sort_oct_batch_40_1_U0_input_39_ce0),
    .input_39_q0(input_39_q0),
    .multi_radix_oct_loser_64_temp0_39_address0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_address0),
    .multi_radix_oct_loser_64_temp0_39_ce0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_ce0),
    .multi_radix_oct_loser_64_temp0_39_we0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_we0),
    .multi_radix_oct_loser_64_temp0_39_d0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_41_1 radix_sort_oct_batch_41_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_41_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_41_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_41_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_41_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_41_1_U0_ap_ready),
    .input_40_address0(radix_sort_oct_batch_41_1_U0_input_40_address0),
    .input_40_ce0(radix_sort_oct_batch_41_1_U0_input_40_ce0),
    .input_40_q0(input_40_q0),
    .multi_radix_oct_loser_64_temp0_40_address0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_address0),
    .multi_radix_oct_loser_64_temp0_40_ce0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_ce0),
    .multi_radix_oct_loser_64_temp0_40_we0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_we0),
    .multi_radix_oct_loser_64_temp0_40_d0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_42_1 radix_sort_oct_batch_42_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_42_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_42_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_42_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_42_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_42_1_U0_ap_ready),
    .input_41_address0(radix_sort_oct_batch_42_1_U0_input_41_address0),
    .input_41_ce0(radix_sort_oct_batch_42_1_U0_input_41_ce0),
    .input_41_q0(input_41_q0),
    .multi_radix_oct_loser_64_temp0_41_address0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_address0),
    .multi_radix_oct_loser_64_temp0_41_ce0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_ce0),
    .multi_radix_oct_loser_64_temp0_41_we0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_we0),
    .multi_radix_oct_loser_64_temp0_41_d0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_43_1 radix_sort_oct_batch_43_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_43_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_43_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_43_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_43_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_43_1_U0_ap_ready),
    .input_42_address0(radix_sort_oct_batch_43_1_U0_input_42_address0),
    .input_42_ce0(radix_sort_oct_batch_43_1_U0_input_42_ce0),
    .input_42_q0(input_42_q0),
    .multi_radix_oct_loser_64_temp0_42_address0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_address0),
    .multi_radix_oct_loser_64_temp0_42_ce0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_ce0),
    .multi_radix_oct_loser_64_temp0_42_we0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_we0),
    .multi_radix_oct_loser_64_temp0_42_d0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_44_1 radix_sort_oct_batch_44_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_44_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_44_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_44_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_44_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_44_1_U0_ap_ready),
    .input_43_address0(radix_sort_oct_batch_44_1_U0_input_43_address0),
    .input_43_ce0(radix_sort_oct_batch_44_1_U0_input_43_ce0),
    .input_43_q0(input_43_q0),
    .multi_radix_oct_loser_64_temp0_43_address0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_address0),
    .multi_radix_oct_loser_64_temp0_43_ce0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_ce0),
    .multi_radix_oct_loser_64_temp0_43_we0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_we0),
    .multi_radix_oct_loser_64_temp0_43_d0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_45_1 radix_sort_oct_batch_45_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_45_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_45_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_45_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_45_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_45_1_U0_ap_ready),
    .input_44_address0(radix_sort_oct_batch_45_1_U0_input_44_address0),
    .input_44_ce0(radix_sort_oct_batch_45_1_U0_input_44_ce0),
    .input_44_q0(input_44_q0),
    .multi_radix_oct_loser_64_temp0_44_address0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_address0),
    .multi_radix_oct_loser_64_temp0_44_ce0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_ce0),
    .multi_radix_oct_loser_64_temp0_44_we0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_we0),
    .multi_radix_oct_loser_64_temp0_44_d0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_46_1 radix_sort_oct_batch_46_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_46_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_46_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_46_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_46_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_46_1_U0_ap_ready),
    .input_45_address0(radix_sort_oct_batch_46_1_U0_input_45_address0),
    .input_45_ce0(radix_sort_oct_batch_46_1_U0_input_45_ce0),
    .input_45_q0(input_45_q0),
    .multi_radix_oct_loser_64_temp0_45_address0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_address0),
    .multi_radix_oct_loser_64_temp0_45_ce0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_ce0),
    .multi_radix_oct_loser_64_temp0_45_we0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_we0),
    .multi_radix_oct_loser_64_temp0_45_d0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_47_1 radix_sort_oct_batch_47_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_47_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_47_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_47_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_47_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_47_1_U0_ap_ready),
    .input_46_address0(radix_sort_oct_batch_47_1_U0_input_46_address0),
    .input_46_ce0(radix_sort_oct_batch_47_1_U0_input_46_ce0),
    .input_46_q0(input_46_q0),
    .multi_radix_oct_loser_64_temp0_46_address0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_address0),
    .multi_radix_oct_loser_64_temp0_46_ce0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_ce0),
    .multi_radix_oct_loser_64_temp0_46_we0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_we0),
    .multi_radix_oct_loser_64_temp0_46_d0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_48_1 radix_sort_oct_batch_48_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_48_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_48_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_48_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_48_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_48_1_U0_ap_ready),
    .input_47_address0(radix_sort_oct_batch_48_1_U0_input_47_address0),
    .input_47_ce0(radix_sort_oct_batch_48_1_U0_input_47_ce0),
    .input_47_q0(input_47_q0),
    .multi_radix_oct_loser_64_temp0_47_address0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_address0),
    .multi_radix_oct_loser_64_temp0_47_ce0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_ce0),
    .multi_radix_oct_loser_64_temp0_47_we0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_we0),
    .multi_radix_oct_loser_64_temp0_47_d0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_49_1 radix_sort_oct_batch_49_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_49_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_49_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_49_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_49_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_49_1_U0_ap_ready),
    .input_48_address0(radix_sort_oct_batch_49_1_U0_input_48_address0),
    .input_48_ce0(radix_sort_oct_batch_49_1_U0_input_48_ce0),
    .input_48_q0(input_48_q0),
    .multi_radix_oct_loser_64_temp0_48_address0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_address0),
    .multi_radix_oct_loser_64_temp0_48_ce0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_ce0),
    .multi_radix_oct_loser_64_temp0_48_we0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_we0),
    .multi_radix_oct_loser_64_temp0_48_d0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_50_1 radix_sort_oct_batch_50_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_50_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_50_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_50_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_50_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_50_1_U0_ap_ready),
    .input_49_address0(radix_sort_oct_batch_50_1_U0_input_49_address0),
    .input_49_ce0(radix_sort_oct_batch_50_1_U0_input_49_ce0),
    .input_49_q0(input_49_q0),
    .multi_radix_oct_loser_64_temp0_49_address0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_address0),
    .multi_radix_oct_loser_64_temp0_49_ce0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_ce0),
    .multi_radix_oct_loser_64_temp0_49_we0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_we0),
    .multi_radix_oct_loser_64_temp0_49_d0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_51_1 radix_sort_oct_batch_51_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_51_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_51_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_51_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_51_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_51_1_U0_ap_ready),
    .input_50_address0(radix_sort_oct_batch_51_1_U0_input_50_address0),
    .input_50_ce0(radix_sort_oct_batch_51_1_U0_input_50_ce0),
    .input_50_q0(input_50_q0),
    .multi_radix_oct_loser_64_temp0_50_address0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_address0),
    .multi_radix_oct_loser_64_temp0_50_ce0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_ce0),
    .multi_radix_oct_loser_64_temp0_50_we0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_we0),
    .multi_radix_oct_loser_64_temp0_50_d0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_52_1 radix_sort_oct_batch_52_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_52_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_52_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_52_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_52_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_52_1_U0_ap_ready),
    .input_51_address0(radix_sort_oct_batch_52_1_U0_input_51_address0),
    .input_51_ce0(radix_sort_oct_batch_52_1_U0_input_51_ce0),
    .input_51_q0(input_51_q0),
    .multi_radix_oct_loser_64_temp0_51_address0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_address0),
    .multi_radix_oct_loser_64_temp0_51_ce0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_ce0),
    .multi_radix_oct_loser_64_temp0_51_we0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_we0),
    .multi_radix_oct_loser_64_temp0_51_d0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_53_1 radix_sort_oct_batch_53_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_53_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_53_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_53_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_53_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_53_1_U0_ap_ready),
    .input_52_address0(radix_sort_oct_batch_53_1_U0_input_52_address0),
    .input_52_ce0(radix_sort_oct_batch_53_1_U0_input_52_ce0),
    .input_52_q0(input_52_q0),
    .multi_radix_oct_loser_64_temp0_52_address0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_address0),
    .multi_radix_oct_loser_64_temp0_52_ce0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_ce0),
    .multi_radix_oct_loser_64_temp0_52_we0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_we0),
    .multi_radix_oct_loser_64_temp0_52_d0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_54_1 radix_sort_oct_batch_54_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_54_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_54_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_54_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_54_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_54_1_U0_ap_ready),
    .input_53_address0(radix_sort_oct_batch_54_1_U0_input_53_address0),
    .input_53_ce0(radix_sort_oct_batch_54_1_U0_input_53_ce0),
    .input_53_q0(input_53_q0),
    .multi_radix_oct_loser_64_temp0_53_address0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_address0),
    .multi_radix_oct_loser_64_temp0_53_ce0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_ce0),
    .multi_radix_oct_loser_64_temp0_53_we0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_we0),
    .multi_radix_oct_loser_64_temp0_53_d0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_55_1 radix_sort_oct_batch_55_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_55_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_55_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_55_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_55_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_55_1_U0_ap_ready),
    .input_54_address0(radix_sort_oct_batch_55_1_U0_input_54_address0),
    .input_54_ce0(radix_sort_oct_batch_55_1_U0_input_54_ce0),
    .input_54_q0(input_54_q0),
    .multi_radix_oct_loser_64_temp0_54_address0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_address0),
    .multi_radix_oct_loser_64_temp0_54_ce0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_ce0),
    .multi_radix_oct_loser_64_temp0_54_we0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_we0),
    .multi_radix_oct_loser_64_temp0_54_d0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_56_1 radix_sort_oct_batch_56_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_56_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_56_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_56_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_56_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_56_1_U0_ap_ready),
    .input_55_address0(radix_sort_oct_batch_56_1_U0_input_55_address0),
    .input_55_ce0(radix_sort_oct_batch_56_1_U0_input_55_ce0),
    .input_55_q0(input_55_q0),
    .multi_radix_oct_loser_64_temp0_55_address0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_address0),
    .multi_radix_oct_loser_64_temp0_55_ce0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_ce0),
    .multi_radix_oct_loser_64_temp0_55_we0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_we0),
    .multi_radix_oct_loser_64_temp0_55_d0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_57_1 radix_sort_oct_batch_57_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_57_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_57_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_57_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_57_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_57_1_U0_ap_ready),
    .input_56_address0(radix_sort_oct_batch_57_1_U0_input_56_address0),
    .input_56_ce0(radix_sort_oct_batch_57_1_U0_input_56_ce0),
    .input_56_q0(input_56_q0),
    .multi_radix_oct_loser_64_temp0_56_address0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_address0),
    .multi_radix_oct_loser_64_temp0_56_ce0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_ce0),
    .multi_radix_oct_loser_64_temp0_56_we0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_we0),
    .multi_radix_oct_loser_64_temp0_56_d0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_58_1 radix_sort_oct_batch_58_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_58_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_58_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_58_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_58_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_58_1_U0_ap_ready),
    .input_57_address0(radix_sort_oct_batch_58_1_U0_input_57_address0),
    .input_57_ce0(radix_sort_oct_batch_58_1_U0_input_57_ce0),
    .input_57_q0(input_57_q0),
    .multi_radix_oct_loser_64_temp0_57_address0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_address0),
    .multi_radix_oct_loser_64_temp0_57_ce0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_ce0),
    .multi_radix_oct_loser_64_temp0_57_we0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_we0),
    .multi_radix_oct_loser_64_temp0_57_d0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_59_1 radix_sort_oct_batch_59_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_59_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_59_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_59_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_59_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_59_1_U0_ap_ready),
    .input_58_address0(radix_sort_oct_batch_59_1_U0_input_58_address0),
    .input_58_ce0(radix_sort_oct_batch_59_1_U0_input_58_ce0),
    .input_58_q0(input_58_q0),
    .multi_radix_oct_loser_64_temp0_58_address0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_address0),
    .multi_radix_oct_loser_64_temp0_58_ce0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_ce0),
    .multi_radix_oct_loser_64_temp0_58_we0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_we0),
    .multi_radix_oct_loser_64_temp0_58_d0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_60_1 radix_sort_oct_batch_60_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_60_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_60_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_60_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_60_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_60_1_U0_ap_ready),
    .input_59_address0(radix_sort_oct_batch_60_1_U0_input_59_address0),
    .input_59_ce0(radix_sort_oct_batch_60_1_U0_input_59_ce0),
    .input_59_q0(input_59_q0),
    .multi_radix_oct_loser_64_temp0_59_address0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_address0),
    .multi_radix_oct_loser_64_temp0_59_ce0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_ce0),
    .multi_radix_oct_loser_64_temp0_59_we0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_we0),
    .multi_radix_oct_loser_64_temp0_59_d0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_61_1 radix_sort_oct_batch_61_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_61_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_61_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_61_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_61_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_61_1_U0_ap_ready),
    .input_60_address0(radix_sort_oct_batch_61_1_U0_input_60_address0),
    .input_60_ce0(radix_sort_oct_batch_61_1_U0_input_60_ce0),
    .input_60_q0(input_60_q0),
    .multi_radix_oct_loser_64_temp0_60_address0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_address0),
    .multi_radix_oct_loser_64_temp0_60_ce0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_ce0),
    .multi_radix_oct_loser_64_temp0_60_we0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_we0),
    .multi_radix_oct_loser_64_temp0_60_d0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_62_1 radix_sort_oct_batch_62_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_62_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_62_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_62_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_62_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_62_1_U0_ap_ready),
    .input_61_address0(radix_sort_oct_batch_62_1_U0_input_61_address0),
    .input_61_ce0(radix_sort_oct_batch_62_1_U0_input_61_ce0),
    .input_61_q0(input_61_q0),
    .multi_radix_oct_loser_64_temp0_61_address0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_address0),
    .multi_radix_oct_loser_64_temp0_61_ce0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_ce0),
    .multi_radix_oct_loser_64_temp0_61_we0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_we0),
    .multi_radix_oct_loser_64_temp0_61_d0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_63_1 radix_sort_oct_batch_63_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_63_1_U0_ap_start),
    .ap_done(radix_sort_oct_batch_63_1_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_63_1_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_63_1_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_63_1_U0_ap_ready),
    .input_62_address0(radix_sort_oct_batch_63_1_U0_input_62_address0),
    .input_62_ce0(radix_sort_oct_batch_63_1_U0_input_62_ce0),
    .input_62_q0(input_62_q0),
    .multi_radix_oct_loser_64_temp0_62_address0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_address0),
    .multi_radix_oct_loser_64_temp0_62_ce0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_ce0),
    .multi_radix_oct_loser_64_temp0_62_we0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_we0),
    .multi_radix_oct_loser_64_temp0_62_d0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_d0)
);

multi_radix_oct_loser_64_radix_sort_oct_batch_1_2 radix_sort_oct_batch_1_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(radix_sort_oct_batch_1_2_U0_ap_start),
    .ap_done(radix_sort_oct_batch_1_2_U0_ap_done),
    .ap_continue(radix_sort_oct_batch_1_2_U0_ap_continue),
    .ap_idle(radix_sort_oct_batch_1_2_U0_ap_idle),
    .ap_ready(radix_sort_oct_batch_1_2_U0_ap_ready),
    .input_63_address0(radix_sort_oct_batch_1_2_U0_input_63_address0),
    .input_63_ce0(radix_sort_oct_batch_1_2_U0_input_63_ce0),
    .input_63_q0(input_63_q0),
    .multi_radix_oct_loser_64_temp0_63_address0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_address0),
    .multi_radix_oct_loser_64_temp0_63_ce0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_ce0),
    .multi_radix_oct_loser_64_temp0_63_we0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_we0),
    .multi_radix_oct_loser_64_temp0_63_d0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_d0)
);

multi_radix_oct_loser_64_loser_tree_64_1 loser_tree_64_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loser_tree_64_1_U0_ap_start),
    .ap_done(loser_tree_64_1_U0_ap_done),
    .ap_continue(loser_tree_64_1_U0_ap_continue),
    .ap_idle(loser_tree_64_1_U0_ap_idle),
    .ap_ready(loser_tree_64_1_U0_ap_ready),
    .output_r_address0(loser_tree_64_1_U0_output_r_address0),
    .output_r_ce0(loser_tree_64_1_U0_output_r_ce0),
    .output_r_we0(loser_tree_64_1_U0_output_r_we0),
    .output_r_d0(loser_tree_64_1_U0_output_r_d0),
    .multi_radix_oct_loser_64_temp0_0_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_0_address0),
    .multi_radix_oct_loser_64_temp0_0_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_0_ce0),
    .multi_radix_oct_loser_64_temp0_0_q0(multi_radix_oct_loser_64_temp0_0_t_q0),
    .multi_radix_oct_loser_64_temp0_1_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_1_address0),
    .multi_radix_oct_loser_64_temp0_1_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_1_ce0),
    .multi_radix_oct_loser_64_temp0_1_q0(multi_radix_oct_loser_64_temp0_1_t_q0),
    .multi_radix_oct_loser_64_temp0_10_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_10_address0),
    .multi_radix_oct_loser_64_temp0_10_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_10_ce0),
    .multi_radix_oct_loser_64_temp0_10_q0(multi_radix_oct_loser_64_temp0_10_t_q0),
    .multi_radix_oct_loser_64_temp0_11_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_11_address0),
    .multi_radix_oct_loser_64_temp0_11_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_11_ce0),
    .multi_radix_oct_loser_64_temp0_11_q0(multi_radix_oct_loser_64_temp0_11_t_q0),
    .multi_radix_oct_loser_64_temp0_12_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_12_address0),
    .multi_radix_oct_loser_64_temp0_12_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_12_ce0),
    .multi_radix_oct_loser_64_temp0_12_q0(multi_radix_oct_loser_64_temp0_12_t_q0),
    .multi_radix_oct_loser_64_temp0_13_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_13_address0),
    .multi_radix_oct_loser_64_temp0_13_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_13_ce0),
    .multi_radix_oct_loser_64_temp0_13_q0(multi_radix_oct_loser_64_temp0_13_t_q0),
    .multi_radix_oct_loser_64_temp0_14_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_14_address0),
    .multi_radix_oct_loser_64_temp0_14_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_14_ce0),
    .multi_radix_oct_loser_64_temp0_14_q0(multi_radix_oct_loser_64_temp0_14_t_q0),
    .multi_radix_oct_loser_64_temp0_15_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_15_address0),
    .multi_radix_oct_loser_64_temp0_15_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_15_ce0),
    .multi_radix_oct_loser_64_temp0_15_q0(multi_radix_oct_loser_64_temp0_15_t_q0),
    .multi_radix_oct_loser_64_temp0_16_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_16_address0),
    .multi_radix_oct_loser_64_temp0_16_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_16_ce0),
    .multi_radix_oct_loser_64_temp0_16_q0(multi_radix_oct_loser_64_temp0_16_t_q0),
    .multi_radix_oct_loser_64_temp0_17_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_17_address0),
    .multi_radix_oct_loser_64_temp0_17_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_17_ce0),
    .multi_radix_oct_loser_64_temp0_17_q0(multi_radix_oct_loser_64_temp0_17_t_q0),
    .multi_radix_oct_loser_64_temp0_18_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_18_address0),
    .multi_radix_oct_loser_64_temp0_18_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_18_ce0),
    .multi_radix_oct_loser_64_temp0_18_q0(multi_radix_oct_loser_64_temp0_18_t_q0),
    .multi_radix_oct_loser_64_temp0_19_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_19_address0),
    .multi_radix_oct_loser_64_temp0_19_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_19_ce0),
    .multi_radix_oct_loser_64_temp0_19_q0(multi_radix_oct_loser_64_temp0_19_t_q0),
    .multi_radix_oct_loser_64_temp0_2_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_2_address0),
    .multi_radix_oct_loser_64_temp0_2_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_2_ce0),
    .multi_radix_oct_loser_64_temp0_2_q0(multi_radix_oct_loser_64_temp0_2_t_q0),
    .multi_radix_oct_loser_64_temp0_20_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_20_address0),
    .multi_radix_oct_loser_64_temp0_20_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_20_ce0),
    .multi_radix_oct_loser_64_temp0_20_q0(multi_radix_oct_loser_64_temp0_20_t_q0),
    .multi_radix_oct_loser_64_temp0_21_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_21_address0),
    .multi_radix_oct_loser_64_temp0_21_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_21_ce0),
    .multi_radix_oct_loser_64_temp0_21_q0(multi_radix_oct_loser_64_temp0_21_t_q0),
    .multi_radix_oct_loser_64_temp0_22_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_22_address0),
    .multi_radix_oct_loser_64_temp0_22_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_22_ce0),
    .multi_radix_oct_loser_64_temp0_22_q0(multi_radix_oct_loser_64_temp0_22_t_q0),
    .multi_radix_oct_loser_64_temp0_23_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_23_address0),
    .multi_radix_oct_loser_64_temp0_23_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_23_ce0),
    .multi_radix_oct_loser_64_temp0_23_q0(multi_radix_oct_loser_64_temp0_23_t_q0),
    .multi_radix_oct_loser_64_temp0_24_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_24_address0),
    .multi_radix_oct_loser_64_temp0_24_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_24_ce0),
    .multi_radix_oct_loser_64_temp0_24_q0(multi_radix_oct_loser_64_temp0_24_t_q0),
    .multi_radix_oct_loser_64_temp0_25_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_25_address0),
    .multi_radix_oct_loser_64_temp0_25_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_25_ce0),
    .multi_radix_oct_loser_64_temp0_25_q0(multi_radix_oct_loser_64_temp0_25_t_q0),
    .multi_radix_oct_loser_64_temp0_26_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_26_address0),
    .multi_radix_oct_loser_64_temp0_26_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_26_ce0),
    .multi_radix_oct_loser_64_temp0_26_q0(multi_radix_oct_loser_64_temp0_26_t_q0),
    .multi_radix_oct_loser_64_temp0_27_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_27_address0),
    .multi_radix_oct_loser_64_temp0_27_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_27_ce0),
    .multi_radix_oct_loser_64_temp0_27_q0(multi_radix_oct_loser_64_temp0_27_t_q0),
    .multi_radix_oct_loser_64_temp0_28_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_28_address0),
    .multi_radix_oct_loser_64_temp0_28_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_28_ce0),
    .multi_radix_oct_loser_64_temp0_28_q0(multi_radix_oct_loser_64_temp0_28_t_q0),
    .multi_radix_oct_loser_64_temp0_29_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_29_address0),
    .multi_radix_oct_loser_64_temp0_29_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_29_ce0),
    .multi_radix_oct_loser_64_temp0_29_q0(multi_radix_oct_loser_64_temp0_29_t_q0),
    .multi_radix_oct_loser_64_temp0_3_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_3_address0),
    .multi_radix_oct_loser_64_temp0_3_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_3_ce0),
    .multi_radix_oct_loser_64_temp0_3_q0(multi_radix_oct_loser_64_temp0_3_t_q0),
    .multi_radix_oct_loser_64_temp0_30_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_30_address0),
    .multi_radix_oct_loser_64_temp0_30_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_30_ce0),
    .multi_radix_oct_loser_64_temp0_30_q0(multi_radix_oct_loser_64_temp0_30_t_q0),
    .multi_radix_oct_loser_64_temp0_31_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_31_address0),
    .multi_radix_oct_loser_64_temp0_31_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_31_ce0),
    .multi_radix_oct_loser_64_temp0_31_q0(multi_radix_oct_loser_64_temp0_31_t_q0),
    .multi_radix_oct_loser_64_temp0_32_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_32_address0),
    .multi_radix_oct_loser_64_temp0_32_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_32_ce0),
    .multi_radix_oct_loser_64_temp0_32_q0(multi_radix_oct_loser_64_temp0_32_t_q0),
    .multi_radix_oct_loser_64_temp0_33_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_33_address0),
    .multi_radix_oct_loser_64_temp0_33_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_33_ce0),
    .multi_radix_oct_loser_64_temp0_33_q0(multi_radix_oct_loser_64_temp0_33_t_q0),
    .multi_radix_oct_loser_64_temp0_34_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_34_address0),
    .multi_radix_oct_loser_64_temp0_34_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_34_ce0),
    .multi_radix_oct_loser_64_temp0_34_q0(multi_radix_oct_loser_64_temp0_34_t_q0),
    .multi_radix_oct_loser_64_temp0_35_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_35_address0),
    .multi_radix_oct_loser_64_temp0_35_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_35_ce0),
    .multi_radix_oct_loser_64_temp0_35_q0(multi_radix_oct_loser_64_temp0_35_t_q0),
    .multi_radix_oct_loser_64_temp0_36_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_36_address0),
    .multi_radix_oct_loser_64_temp0_36_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_36_ce0),
    .multi_radix_oct_loser_64_temp0_36_q0(multi_radix_oct_loser_64_temp0_36_t_q0),
    .multi_radix_oct_loser_64_temp0_37_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_37_address0),
    .multi_radix_oct_loser_64_temp0_37_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_37_ce0),
    .multi_radix_oct_loser_64_temp0_37_q0(multi_radix_oct_loser_64_temp0_37_t_q0),
    .multi_radix_oct_loser_64_temp0_38_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_38_address0),
    .multi_radix_oct_loser_64_temp0_38_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_38_ce0),
    .multi_radix_oct_loser_64_temp0_38_q0(multi_radix_oct_loser_64_temp0_38_t_q0),
    .multi_radix_oct_loser_64_temp0_39_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_39_address0),
    .multi_radix_oct_loser_64_temp0_39_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_39_ce0),
    .multi_radix_oct_loser_64_temp0_39_q0(multi_radix_oct_loser_64_temp0_39_t_q0),
    .multi_radix_oct_loser_64_temp0_4_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_4_address0),
    .multi_radix_oct_loser_64_temp0_4_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_4_ce0),
    .multi_radix_oct_loser_64_temp0_4_q0(multi_radix_oct_loser_64_temp0_4_t_q0),
    .multi_radix_oct_loser_64_temp0_40_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_40_address0),
    .multi_radix_oct_loser_64_temp0_40_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_40_ce0),
    .multi_radix_oct_loser_64_temp0_40_q0(multi_radix_oct_loser_64_temp0_40_t_q0),
    .multi_radix_oct_loser_64_temp0_41_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_41_address0),
    .multi_radix_oct_loser_64_temp0_41_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_41_ce0),
    .multi_radix_oct_loser_64_temp0_41_q0(multi_radix_oct_loser_64_temp0_41_t_q0),
    .multi_radix_oct_loser_64_temp0_42_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_42_address0),
    .multi_radix_oct_loser_64_temp0_42_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_42_ce0),
    .multi_radix_oct_loser_64_temp0_42_q0(multi_radix_oct_loser_64_temp0_42_t_q0),
    .multi_radix_oct_loser_64_temp0_43_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_43_address0),
    .multi_radix_oct_loser_64_temp0_43_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_43_ce0),
    .multi_radix_oct_loser_64_temp0_43_q0(multi_radix_oct_loser_64_temp0_43_t_q0),
    .multi_radix_oct_loser_64_temp0_44_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_44_address0),
    .multi_radix_oct_loser_64_temp0_44_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_44_ce0),
    .multi_radix_oct_loser_64_temp0_44_q0(multi_radix_oct_loser_64_temp0_44_t_q0),
    .multi_radix_oct_loser_64_temp0_45_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_45_address0),
    .multi_radix_oct_loser_64_temp0_45_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_45_ce0),
    .multi_radix_oct_loser_64_temp0_45_q0(multi_radix_oct_loser_64_temp0_45_t_q0),
    .multi_radix_oct_loser_64_temp0_46_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_46_address0),
    .multi_radix_oct_loser_64_temp0_46_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_46_ce0),
    .multi_radix_oct_loser_64_temp0_46_q0(multi_radix_oct_loser_64_temp0_46_t_q0),
    .multi_radix_oct_loser_64_temp0_47_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_47_address0),
    .multi_radix_oct_loser_64_temp0_47_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_47_ce0),
    .multi_radix_oct_loser_64_temp0_47_q0(multi_radix_oct_loser_64_temp0_47_t_q0),
    .multi_radix_oct_loser_64_temp0_48_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_48_address0),
    .multi_radix_oct_loser_64_temp0_48_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_48_ce0),
    .multi_radix_oct_loser_64_temp0_48_q0(multi_radix_oct_loser_64_temp0_48_t_q0),
    .multi_radix_oct_loser_64_temp0_49_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_49_address0),
    .multi_radix_oct_loser_64_temp0_49_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_49_ce0),
    .multi_radix_oct_loser_64_temp0_49_q0(multi_radix_oct_loser_64_temp0_49_t_q0),
    .multi_radix_oct_loser_64_temp0_5_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_5_address0),
    .multi_radix_oct_loser_64_temp0_5_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_5_ce0),
    .multi_radix_oct_loser_64_temp0_5_q0(multi_radix_oct_loser_64_temp0_5_t_q0),
    .multi_radix_oct_loser_64_temp0_50_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_50_address0),
    .multi_radix_oct_loser_64_temp0_50_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_50_ce0),
    .multi_radix_oct_loser_64_temp0_50_q0(multi_radix_oct_loser_64_temp0_50_t_q0),
    .multi_radix_oct_loser_64_temp0_51_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_51_address0),
    .multi_radix_oct_loser_64_temp0_51_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_51_ce0),
    .multi_radix_oct_loser_64_temp0_51_q0(multi_radix_oct_loser_64_temp0_51_t_q0),
    .multi_radix_oct_loser_64_temp0_52_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_52_address0),
    .multi_radix_oct_loser_64_temp0_52_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_52_ce0),
    .multi_radix_oct_loser_64_temp0_52_q0(multi_radix_oct_loser_64_temp0_52_t_q0),
    .multi_radix_oct_loser_64_temp0_53_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_53_address0),
    .multi_radix_oct_loser_64_temp0_53_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_53_ce0),
    .multi_radix_oct_loser_64_temp0_53_q0(multi_radix_oct_loser_64_temp0_53_t_q0),
    .multi_radix_oct_loser_64_temp0_54_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_54_address0),
    .multi_radix_oct_loser_64_temp0_54_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_54_ce0),
    .multi_radix_oct_loser_64_temp0_54_q0(multi_radix_oct_loser_64_temp0_54_t_q0),
    .multi_radix_oct_loser_64_temp0_55_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_55_address0),
    .multi_radix_oct_loser_64_temp0_55_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_55_ce0),
    .multi_radix_oct_loser_64_temp0_55_q0(multi_radix_oct_loser_64_temp0_55_t_q0),
    .multi_radix_oct_loser_64_temp0_56_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_56_address0),
    .multi_radix_oct_loser_64_temp0_56_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_56_ce0),
    .multi_radix_oct_loser_64_temp0_56_q0(multi_radix_oct_loser_64_temp0_56_t_q0),
    .multi_radix_oct_loser_64_temp0_57_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_57_address0),
    .multi_radix_oct_loser_64_temp0_57_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_57_ce0),
    .multi_radix_oct_loser_64_temp0_57_q0(multi_radix_oct_loser_64_temp0_57_t_q0),
    .multi_radix_oct_loser_64_temp0_58_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_58_address0),
    .multi_radix_oct_loser_64_temp0_58_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_58_ce0),
    .multi_radix_oct_loser_64_temp0_58_q0(multi_radix_oct_loser_64_temp0_58_t_q0),
    .multi_radix_oct_loser_64_temp0_59_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_59_address0),
    .multi_radix_oct_loser_64_temp0_59_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_59_ce0),
    .multi_radix_oct_loser_64_temp0_59_q0(multi_radix_oct_loser_64_temp0_59_t_q0),
    .multi_radix_oct_loser_64_temp0_6_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_6_address0),
    .multi_radix_oct_loser_64_temp0_6_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_6_ce0),
    .multi_radix_oct_loser_64_temp0_6_q0(multi_radix_oct_loser_64_temp0_6_t_q0),
    .multi_radix_oct_loser_64_temp0_60_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_60_address0),
    .multi_radix_oct_loser_64_temp0_60_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_60_ce0),
    .multi_radix_oct_loser_64_temp0_60_q0(multi_radix_oct_loser_64_temp0_60_t_q0),
    .multi_radix_oct_loser_64_temp0_61_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_61_address0),
    .multi_radix_oct_loser_64_temp0_61_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_61_ce0),
    .multi_radix_oct_loser_64_temp0_61_q0(multi_radix_oct_loser_64_temp0_61_t_q0),
    .multi_radix_oct_loser_64_temp0_62_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_62_address0),
    .multi_radix_oct_loser_64_temp0_62_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_62_ce0),
    .multi_radix_oct_loser_64_temp0_62_q0(multi_radix_oct_loser_64_temp0_62_t_q0),
    .multi_radix_oct_loser_64_temp0_63_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_63_address0),
    .multi_radix_oct_loser_64_temp0_63_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_63_ce0),
    .multi_radix_oct_loser_64_temp0_63_q0(multi_radix_oct_loser_64_temp0_63_t_q0),
    .multi_radix_oct_loser_64_temp0_7_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_7_address0),
    .multi_radix_oct_loser_64_temp0_7_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_7_ce0),
    .multi_radix_oct_loser_64_temp0_7_q0(multi_radix_oct_loser_64_temp0_7_t_q0),
    .multi_radix_oct_loser_64_temp0_8_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_8_address0),
    .multi_radix_oct_loser_64_temp0_8_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_8_ce0),
    .multi_radix_oct_loser_64_temp0_8_q0(multi_radix_oct_loser_64_temp0_8_t_q0),
    .multi_radix_oct_loser_64_temp0_9_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_9_address0),
    .multi_radix_oct_loser_64_temp0_9_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_9_ce0),
    .multi_radix_oct_loser_64_temp0_9_q0(multi_radix_oct_loser_64_temp0_9_t_q0)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_address0),
    .i_ce0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_ce0),
    .i_we0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_we0),
    .i_d0(radix_sort_oct_batch_1_1_U0_multi_radix_oct_loser_64_temp0_0_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_0_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_0_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_0_i_full_n),
    .i_write(radix_sort_oct_batch_1_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_0_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_address0),
    .i_ce0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_ce0),
    .i_we0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_we0),
    .i_d0(radix_sort_oct_batch_2_1_U0_multi_radix_oct_loser_64_temp0_1_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_1_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_1_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_1_i_full_n),
    .i_write(radix_sort_oct_batch_2_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_1_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_address0),
    .i_ce0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_ce0),
    .i_we0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_we0),
    .i_d0(radix_sort_oct_batch_3_1_U0_multi_radix_oct_loser_64_temp0_2_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_2_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_2_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_2_i_full_n),
    .i_write(radix_sort_oct_batch_3_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_2_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_address0),
    .i_ce0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_ce0),
    .i_we0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_we0),
    .i_d0(radix_sort_oct_batch_4_1_U0_multi_radix_oct_loser_64_temp0_3_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_3_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_3_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_3_i_full_n),
    .i_write(radix_sort_oct_batch_4_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_3_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_address0),
    .i_ce0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_ce0),
    .i_we0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_we0),
    .i_d0(radix_sort_oct_batch_5_1_U0_multi_radix_oct_loser_64_temp0_4_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_4_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_4_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_4_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_4_i_full_n),
    .i_write(radix_sort_oct_batch_5_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_4_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_address0),
    .i_ce0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_ce0),
    .i_we0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_we0),
    .i_d0(radix_sort_oct_batch_6_1_U0_multi_radix_oct_loser_64_temp0_5_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_5_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_5_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_5_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_5_i_full_n),
    .i_write(radix_sort_oct_batch_6_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_5_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_address0),
    .i_ce0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_ce0),
    .i_we0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_we0),
    .i_d0(radix_sort_oct_batch_7_1_U0_multi_radix_oct_loser_64_temp0_6_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_6_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_6_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_6_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_6_i_full_n),
    .i_write(radix_sort_oct_batch_7_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_6_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_address0),
    .i_ce0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_ce0),
    .i_we0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_we0),
    .i_d0(radix_sort_oct_batch_8_1_U0_multi_radix_oct_loser_64_temp0_7_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_7_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_7_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_7_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_7_i_full_n),
    .i_write(radix_sort_oct_batch_8_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_7_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_address0),
    .i_ce0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_ce0),
    .i_we0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_we0),
    .i_d0(radix_sort_oct_batch_9_1_U0_multi_radix_oct_loser_64_temp0_8_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_8_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_8_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_8_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_8_i_full_n),
    .i_write(radix_sort_oct_batch_9_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_8_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_address0),
    .i_ce0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_ce0),
    .i_we0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_we0),
    .i_d0(radix_sort_oct_batch_10_1_U0_multi_radix_oct_loser_64_temp0_9_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_9_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_9_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_9_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_9_i_full_n),
    .i_write(radix_sort_oct_batch_10_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_9_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_address0),
    .i_ce0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_ce0),
    .i_we0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_we0),
    .i_d0(radix_sort_oct_batch_11_1_U0_multi_radix_oct_loser_64_temp0_10_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_10_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_10_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_10_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_10_i_full_n),
    .i_write(radix_sort_oct_batch_11_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_10_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_address0),
    .i_ce0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_ce0),
    .i_we0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_we0),
    .i_d0(radix_sort_oct_batch_12_1_U0_multi_radix_oct_loser_64_temp0_11_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_11_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_11_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_11_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_11_i_full_n),
    .i_write(radix_sort_oct_batch_12_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_11_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_address0),
    .i_ce0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_ce0),
    .i_we0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_we0),
    .i_d0(radix_sort_oct_batch_13_1_U0_multi_radix_oct_loser_64_temp0_12_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_12_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_12_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_12_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_12_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_12_i_full_n),
    .i_write(radix_sort_oct_batch_13_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_12_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_address0),
    .i_ce0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_ce0),
    .i_we0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_we0),
    .i_d0(radix_sort_oct_batch_14_1_U0_multi_radix_oct_loser_64_temp0_13_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_13_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_13_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_13_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_13_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_13_i_full_n),
    .i_write(radix_sort_oct_batch_14_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_13_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_address0),
    .i_ce0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_ce0),
    .i_we0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_we0),
    .i_d0(radix_sort_oct_batch_15_1_U0_multi_radix_oct_loser_64_temp0_14_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_14_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_14_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_14_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_14_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_14_i_full_n),
    .i_write(radix_sort_oct_batch_15_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_14_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_address0),
    .i_ce0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_ce0),
    .i_we0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_we0),
    .i_d0(radix_sort_oct_batch_16_1_U0_multi_radix_oct_loser_64_temp0_15_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_15_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_15_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_15_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_15_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_15_i_full_n),
    .i_write(radix_sort_oct_batch_16_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_15_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_address0),
    .i_ce0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_ce0),
    .i_we0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_we0),
    .i_d0(radix_sort_oct_batch_17_1_U0_multi_radix_oct_loser_64_temp0_16_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_16_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_16_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_16_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_16_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_16_i_full_n),
    .i_write(radix_sort_oct_batch_17_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_16_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_address0),
    .i_ce0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_ce0),
    .i_we0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_we0),
    .i_d0(radix_sort_oct_batch_18_1_U0_multi_radix_oct_loser_64_temp0_17_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_17_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_17_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_17_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_17_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_17_i_full_n),
    .i_write(radix_sort_oct_batch_18_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_17_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_address0),
    .i_ce0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_ce0),
    .i_we0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_we0),
    .i_d0(radix_sort_oct_batch_19_1_U0_multi_radix_oct_loser_64_temp0_18_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_18_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_18_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_18_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_18_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_18_i_full_n),
    .i_write(radix_sort_oct_batch_19_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_18_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_address0),
    .i_ce0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_ce0),
    .i_we0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_we0),
    .i_d0(radix_sort_oct_batch_20_1_U0_multi_radix_oct_loser_64_temp0_19_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_19_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_19_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_19_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_19_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_19_i_full_n),
    .i_write(radix_sort_oct_batch_20_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_19_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_address0),
    .i_ce0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_ce0),
    .i_we0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_we0),
    .i_d0(radix_sort_oct_batch_21_1_U0_multi_radix_oct_loser_64_temp0_20_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_20_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_20_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_20_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_20_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_20_i_full_n),
    .i_write(radix_sort_oct_batch_21_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_20_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_address0),
    .i_ce0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_ce0),
    .i_we0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_we0),
    .i_d0(radix_sort_oct_batch_22_1_U0_multi_radix_oct_loser_64_temp0_21_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_21_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_21_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_21_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_21_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_21_i_full_n),
    .i_write(radix_sort_oct_batch_22_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_21_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_address0),
    .i_ce0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_ce0),
    .i_we0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_we0),
    .i_d0(radix_sort_oct_batch_23_1_U0_multi_radix_oct_loser_64_temp0_22_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_22_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_22_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_22_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_22_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_22_i_full_n),
    .i_write(radix_sort_oct_batch_23_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_22_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_address0),
    .i_ce0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_ce0),
    .i_we0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_we0),
    .i_d0(radix_sort_oct_batch_24_1_U0_multi_radix_oct_loser_64_temp0_23_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_23_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_23_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_23_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_23_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_23_i_full_n),
    .i_write(radix_sort_oct_batch_24_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_23_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_address0),
    .i_ce0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_ce0),
    .i_we0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_we0),
    .i_d0(radix_sort_oct_batch_25_1_U0_multi_radix_oct_loser_64_temp0_24_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_24_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_24_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_24_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_24_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_24_i_full_n),
    .i_write(radix_sort_oct_batch_25_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_24_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_address0),
    .i_ce0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_ce0),
    .i_we0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_we0),
    .i_d0(radix_sort_oct_batch_26_1_U0_multi_radix_oct_loser_64_temp0_25_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_25_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_25_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_25_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_25_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_25_i_full_n),
    .i_write(radix_sort_oct_batch_26_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_25_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_address0),
    .i_ce0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_ce0),
    .i_we0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_we0),
    .i_d0(radix_sort_oct_batch_27_1_U0_multi_radix_oct_loser_64_temp0_26_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_26_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_26_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_26_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_26_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_26_i_full_n),
    .i_write(radix_sort_oct_batch_27_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_26_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_address0),
    .i_ce0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_ce0),
    .i_we0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_we0),
    .i_d0(radix_sort_oct_batch_28_1_U0_multi_radix_oct_loser_64_temp0_27_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_27_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_27_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_27_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_27_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_27_i_full_n),
    .i_write(radix_sort_oct_batch_28_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_27_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_address0),
    .i_ce0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_ce0),
    .i_we0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_we0),
    .i_d0(radix_sort_oct_batch_29_1_U0_multi_radix_oct_loser_64_temp0_28_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_28_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_28_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_28_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_28_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_28_i_full_n),
    .i_write(radix_sort_oct_batch_29_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_28_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_address0),
    .i_ce0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_ce0),
    .i_we0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_we0),
    .i_d0(radix_sort_oct_batch_30_1_U0_multi_radix_oct_loser_64_temp0_29_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_29_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_29_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_29_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_29_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_29_i_full_n),
    .i_write(radix_sort_oct_batch_30_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_29_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_address0),
    .i_ce0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_ce0),
    .i_we0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_we0),
    .i_d0(radix_sort_oct_batch_31_1_U0_multi_radix_oct_loser_64_temp0_30_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_30_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_30_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_30_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_30_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_30_i_full_n),
    .i_write(radix_sort_oct_batch_31_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_30_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_address0),
    .i_ce0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_ce0),
    .i_we0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_we0),
    .i_d0(radix_sort_oct_batch_32_1_U0_multi_radix_oct_loser_64_temp0_31_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_31_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_31_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_31_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_31_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_31_i_full_n),
    .i_write(radix_sort_oct_batch_32_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_31_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_address0),
    .i_ce0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_ce0),
    .i_we0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_we0),
    .i_d0(radix_sort_oct_batch_33_1_U0_multi_radix_oct_loser_64_temp0_32_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_32_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_32_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_32_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_32_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_32_i_full_n),
    .i_write(radix_sort_oct_batch_33_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_32_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_address0),
    .i_ce0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_ce0),
    .i_we0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_we0),
    .i_d0(radix_sort_oct_batch_34_1_U0_multi_radix_oct_loser_64_temp0_33_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_33_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_33_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_33_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_33_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_33_i_full_n),
    .i_write(radix_sort_oct_batch_34_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_33_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_address0),
    .i_ce0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_ce0),
    .i_we0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_we0),
    .i_d0(radix_sort_oct_batch_35_1_U0_multi_radix_oct_loser_64_temp0_34_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_34_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_34_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_34_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_34_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_34_i_full_n),
    .i_write(radix_sort_oct_batch_35_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_34_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_address0),
    .i_ce0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_ce0),
    .i_we0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_we0),
    .i_d0(radix_sort_oct_batch_36_1_U0_multi_radix_oct_loser_64_temp0_35_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_35_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_35_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_35_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_35_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_35_i_full_n),
    .i_write(radix_sort_oct_batch_36_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_35_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_address0),
    .i_ce0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_ce0),
    .i_we0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_we0),
    .i_d0(radix_sort_oct_batch_37_1_U0_multi_radix_oct_loser_64_temp0_36_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_36_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_36_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_36_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_36_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_36_i_full_n),
    .i_write(radix_sort_oct_batch_37_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_36_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_address0),
    .i_ce0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_ce0),
    .i_we0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_we0),
    .i_d0(radix_sort_oct_batch_38_1_U0_multi_radix_oct_loser_64_temp0_37_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_37_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_37_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_37_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_37_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_37_i_full_n),
    .i_write(radix_sort_oct_batch_38_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_37_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_address0),
    .i_ce0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_ce0),
    .i_we0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_we0),
    .i_d0(radix_sort_oct_batch_39_1_U0_multi_radix_oct_loser_64_temp0_38_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_38_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_38_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_38_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_38_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_38_i_full_n),
    .i_write(radix_sort_oct_batch_39_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_38_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_address0),
    .i_ce0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_ce0),
    .i_we0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_we0),
    .i_d0(radix_sort_oct_batch_40_1_U0_multi_radix_oct_loser_64_temp0_39_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_39_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_39_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_39_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_39_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_39_i_full_n),
    .i_write(radix_sort_oct_batch_40_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_39_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_address0),
    .i_ce0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_ce0),
    .i_we0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_we0),
    .i_d0(radix_sort_oct_batch_41_1_U0_multi_radix_oct_loser_64_temp0_40_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_40_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_40_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_40_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_40_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_40_i_full_n),
    .i_write(radix_sort_oct_batch_41_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_40_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_address0),
    .i_ce0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_ce0),
    .i_we0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_we0),
    .i_d0(radix_sort_oct_batch_42_1_U0_multi_radix_oct_loser_64_temp0_41_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_41_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_41_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_41_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_41_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_41_i_full_n),
    .i_write(radix_sort_oct_batch_42_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_41_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_address0),
    .i_ce0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_ce0),
    .i_we0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_we0),
    .i_d0(radix_sort_oct_batch_43_1_U0_multi_radix_oct_loser_64_temp0_42_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_42_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_42_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_42_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_42_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_42_i_full_n),
    .i_write(radix_sort_oct_batch_43_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_42_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_address0),
    .i_ce0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_ce0),
    .i_we0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_we0),
    .i_d0(radix_sort_oct_batch_44_1_U0_multi_radix_oct_loser_64_temp0_43_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_43_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_43_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_43_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_43_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_43_i_full_n),
    .i_write(radix_sort_oct_batch_44_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_43_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_address0),
    .i_ce0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_ce0),
    .i_we0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_we0),
    .i_d0(radix_sort_oct_batch_45_1_U0_multi_radix_oct_loser_64_temp0_44_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_44_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_44_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_44_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_44_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_44_i_full_n),
    .i_write(radix_sort_oct_batch_45_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_44_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_address0),
    .i_ce0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_ce0),
    .i_we0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_we0),
    .i_d0(radix_sort_oct_batch_46_1_U0_multi_radix_oct_loser_64_temp0_45_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_45_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_45_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_45_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_45_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_45_i_full_n),
    .i_write(radix_sort_oct_batch_46_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_45_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_address0),
    .i_ce0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_ce0),
    .i_we0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_we0),
    .i_d0(radix_sort_oct_batch_47_1_U0_multi_radix_oct_loser_64_temp0_46_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_46_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_46_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_46_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_46_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_46_i_full_n),
    .i_write(radix_sort_oct_batch_47_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_46_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_address0),
    .i_ce0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_ce0),
    .i_we0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_we0),
    .i_d0(radix_sort_oct_batch_48_1_U0_multi_radix_oct_loser_64_temp0_47_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_47_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_47_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_47_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_47_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_47_i_full_n),
    .i_write(radix_sort_oct_batch_48_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_47_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_address0),
    .i_ce0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_ce0),
    .i_we0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_we0),
    .i_d0(radix_sort_oct_batch_49_1_U0_multi_radix_oct_loser_64_temp0_48_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_48_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_48_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_48_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_48_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_48_i_full_n),
    .i_write(radix_sort_oct_batch_49_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_48_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_address0),
    .i_ce0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_ce0),
    .i_we0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_we0),
    .i_d0(radix_sort_oct_batch_50_1_U0_multi_radix_oct_loser_64_temp0_49_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_49_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_49_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_49_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_49_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_49_i_full_n),
    .i_write(radix_sort_oct_batch_50_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_49_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_address0),
    .i_ce0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_ce0),
    .i_we0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_we0),
    .i_d0(radix_sort_oct_batch_51_1_U0_multi_radix_oct_loser_64_temp0_50_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_50_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_50_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_50_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_50_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_50_i_full_n),
    .i_write(radix_sort_oct_batch_51_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_50_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_address0),
    .i_ce0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_ce0),
    .i_we0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_we0),
    .i_d0(radix_sort_oct_batch_52_1_U0_multi_radix_oct_loser_64_temp0_51_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_51_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_51_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_51_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_51_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_51_i_full_n),
    .i_write(radix_sort_oct_batch_52_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_51_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_address0),
    .i_ce0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_ce0),
    .i_we0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_we0),
    .i_d0(radix_sort_oct_batch_53_1_U0_multi_radix_oct_loser_64_temp0_52_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_52_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_52_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_52_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_52_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_52_i_full_n),
    .i_write(radix_sort_oct_batch_53_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_52_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_address0),
    .i_ce0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_ce0),
    .i_we0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_we0),
    .i_d0(radix_sort_oct_batch_54_1_U0_multi_radix_oct_loser_64_temp0_53_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_53_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_53_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_53_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_53_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_53_i_full_n),
    .i_write(radix_sort_oct_batch_54_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_53_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_address0),
    .i_ce0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_ce0),
    .i_we0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_we0),
    .i_d0(radix_sort_oct_batch_55_1_U0_multi_radix_oct_loser_64_temp0_54_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_54_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_54_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_54_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_54_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_54_i_full_n),
    .i_write(radix_sort_oct_batch_55_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_54_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_address0),
    .i_ce0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_ce0),
    .i_we0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_we0),
    .i_d0(radix_sort_oct_batch_56_1_U0_multi_radix_oct_loser_64_temp0_55_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_55_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_55_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_55_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_55_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_55_i_full_n),
    .i_write(radix_sort_oct_batch_56_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_55_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_address0),
    .i_ce0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_ce0),
    .i_we0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_we0),
    .i_d0(radix_sort_oct_batch_57_1_U0_multi_radix_oct_loser_64_temp0_56_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_56_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_56_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_56_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_56_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_56_i_full_n),
    .i_write(radix_sort_oct_batch_57_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_56_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_address0),
    .i_ce0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_ce0),
    .i_we0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_we0),
    .i_d0(radix_sort_oct_batch_58_1_U0_multi_radix_oct_loser_64_temp0_57_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_57_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_57_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_57_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_57_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_57_i_full_n),
    .i_write(radix_sort_oct_batch_58_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_57_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_address0),
    .i_ce0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_ce0),
    .i_we0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_we0),
    .i_d0(radix_sort_oct_batch_59_1_U0_multi_radix_oct_loser_64_temp0_58_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_58_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_58_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_58_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_58_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_58_i_full_n),
    .i_write(radix_sort_oct_batch_59_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_58_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_address0),
    .i_ce0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_ce0),
    .i_we0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_we0),
    .i_d0(radix_sort_oct_batch_60_1_U0_multi_radix_oct_loser_64_temp0_59_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_59_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_59_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_59_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_59_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_59_i_full_n),
    .i_write(radix_sort_oct_batch_60_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_59_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_address0),
    .i_ce0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_ce0),
    .i_we0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_we0),
    .i_d0(radix_sort_oct_batch_61_1_U0_multi_radix_oct_loser_64_temp0_60_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_60_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_60_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_60_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_60_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_60_i_full_n),
    .i_write(radix_sort_oct_batch_61_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_60_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_address0),
    .i_ce0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_ce0),
    .i_we0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_we0),
    .i_d0(radix_sort_oct_batch_62_1_U0_multi_radix_oct_loser_64_temp0_61_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_61_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_61_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_61_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_61_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_61_i_full_n),
    .i_write(radix_sort_oct_batch_62_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_61_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_address0),
    .i_ce0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_ce0),
    .i_we0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_we0),
    .i_d0(radix_sort_oct_batch_63_1_U0_multi_radix_oct_loser_64_temp0_62_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_62_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_62_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_62_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_62_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_62_i_full_n),
    .i_write(radix_sort_oct_batch_63_1_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_62_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

multi_radix_oct_loser_64_multi_radix_oct_loser_64_temp0_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 156250 ),
    .AddressWidth( 18 ))
multi_radix_oct_loser_64_temp0_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_address0),
    .i_ce0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_ce0),
    .i_we0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_we0),
    .i_d0(radix_sort_oct_batch_1_2_U0_multi_radix_oct_loser_64_temp0_63_d0),
    .i_q0(multi_radix_oct_loser_64_temp0_63_i_q0),
    .t_address0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_63_address0),
    .t_ce0(loser_tree_64_1_U0_multi_radix_oct_loser_64_temp0_63_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(multi_radix_oct_loser_64_temp0_63_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(multi_radix_oct_loser_64_temp0_63_i_full_n),
    .i_write(radix_sort_oct_batch_1_2_U0_ap_done),
    .t_empty_n(multi_radix_oct_loser_64_temp0_63_t_empty_n),
    .t_read(loser_tree_64_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_10_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_10_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_10_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_10_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_11_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_11_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_11_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_11_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_12_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_12_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_12_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_12_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_13_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_13_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_13_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_13_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_14_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_14_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_14_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_14_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_15_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_15_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_15_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_15_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_16_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_16_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_16_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_16_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_17_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_17_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_17_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_17_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_18_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_18_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_18_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_18_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_19_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_19_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_19_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_19_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_1_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_1_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_1_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_1_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_1_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_1_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_1_2_U0_ap_ready <= ap_sync_radix_sort_oct_batch_1_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_20_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_20_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_20_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_20_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_21_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_21_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_21_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_21_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_22_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_22_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_22_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_22_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_23_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_23_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_23_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_23_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_24_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_24_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_24_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_24_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_25_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_25_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_25_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_25_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_26_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_26_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_26_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_26_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_27_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_27_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_27_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_27_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_28_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_28_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_28_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_28_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_29_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_29_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_29_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_29_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_2_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_2_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_2_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_2_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_30_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_30_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_30_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_30_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_31_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_31_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_31_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_31_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_32_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_32_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_32_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_32_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_33_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_33_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_33_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_33_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_34_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_34_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_34_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_34_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_35_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_35_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_35_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_35_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_36_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_36_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_36_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_36_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_37_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_37_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_37_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_37_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_38_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_38_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_38_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_38_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_39_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_39_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_39_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_39_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_3_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_3_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_3_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_3_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_40_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_40_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_40_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_40_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_41_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_41_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_41_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_41_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_42_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_42_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_42_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_42_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_43_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_43_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_43_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_43_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_44_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_44_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_44_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_44_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_45_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_45_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_45_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_45_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_46_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_46_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_46_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_46_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_47_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_47_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_47_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_47_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_48_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_48_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_48_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_48_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_49_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_49_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_49_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_49_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_4_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_4_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_4_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_4_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_50_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_50_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_50_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_50_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_51_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_51_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_51_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_51_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_52_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_52_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_52_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_52_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_53_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_53_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_53_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_53_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_54_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_54_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_54_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_54_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_55_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_55_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_55_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_55_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_56_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_56_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_56_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_56_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_57_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_57_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_57_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_57_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_58_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_58_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_58_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_58_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_59_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_59_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_59_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_59_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_5_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_5_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_5_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_5_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_60_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_60_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_60_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_60_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_61_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_61_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_61_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_61_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_62_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_62_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_62_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_62_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_63_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_63_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_63_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_63_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_6_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_6_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_6_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_6_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_7_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_7_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_7_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_7_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_8_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_8_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_8_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_8_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_radix_sort_oct_batch_9_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_radix_sort_oct_batch_9_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_radix_sort_oct_batch_9_1_U0_ap_ready <= ap_sync_radix_sort_oct_batch_9_1_U0_ap_ready;
        end
    end
end

assign ap_done = loser_tree_64_1_U0_ap_done;

assign ap_idle = (radix_sort_oct_batch_9_1_U0_ap_idle & radix_sort_oct_batch_8_1_U0_ap_idle & radix_sort_oct_batch_7_1_U0_ap_idle & radix_sort_oct_batch_6_1_U0_ap_idle & radix_sort_oct_batch_63_1_U0_ap_idle & radix_sort_oct_batch_62_1_U0_ap_idle & radix_sort_oct_batch_61_1_U0_ap_idle & radix_sort_oct_batch_60_1_U0_ap_idle & radix_sort_oct_batch_5_1_U0_ap_idle & radix_sort_oct_batch_59_1_U0_ap_idle & radix_sort_oct_batch_58_1_U0_ap_idle & radix_sort_oct_batch_57_1_U0_ap_idle & radix_sort_oct_batch_56_1_U0_ap_idle & radix_sort_oct_batch_55_1_U0_ap_idle & radix_sort_oct_batch_54_1_U0_ap_idle & radix_sort_oct_batch_53_1_U0_ap_idle & radix_sort_oct_batch_52_1_U0_ap_idle & radix_sort_oct_batch_51_1_U0_ap_idle & radix_sort_oct_batch_50_1_U0_ap_idle & radix_sort_oct_batch_4_1_U0_ap_idle & radix_sort_oct_batch_49_1_U0_ap_idle & radix_sort_oct_batch_48_1_U0_ap_idle & radix_sort_oct_batch_47_1_U0_ap_idle & radix_sort_oct_batch_46_1_U0_ap_idle & radix_sort_oct_batch_45_1_U0_ap_idle & radix_sort_oct_batch_44_1_U0_ap_idle & radix_sort_oct_batch_43_1_U0_ap_idle & radix_sort_oct_batch_42_1_U0_ap_idle & radix_sort_oct_batch_41_1_U0_ap_idle & radix_sort_oct_batch_40_1_U0_ap_idle & radix_sort_oct_batch_3_1_U0_ap_idle & radix_sort_oct_batch_39_1_U0_ap_idle & radix_sort_oct_batch_38_1_U0_ap_idle & radix_sort_oct_batch_37_1_U0_ap_idle & radix_sort_oct_batch_36_1_U0_ap_idle & radix_sort_oct_batch_35_1_U0_ap_idle & radix_sort_oct_batch_34_1_U0_ap_idle & radix_sort_oct_batch_33_1_U0_ap_idle & radix_sort_oct_batch_32_1_U0_ap_idle & radix_sort_oct_batch_31_1_U0_ap_idle & radix_sort_oct_batch_30_1_U0_ap_idle & radix_sort_oct_batch_2_1_U0_ap_idle & radix_sort_oct_batch_29_1_U0_ap_idle & radix_sort_oct_batch_28_1_U0_ap_idle & radix_sort_oct_batch_27_1_U0_ap_idle & radix_sort_oct_batch_26_1_U0_ap_idle & radix_sort_oct_batch_25_1_U0_ap_idle & radix_sort_oct_batch_24_1_U0_ap_idle & radix_sort_oct_batch_23_1_U0_ap_idle & radix_sort_oct_batch_22_1_U0_ap_idle & radix_sort_oct_batch_21_1_U0_ap_idle & radix_sort_oct_batch_20_1_U0_ap_idle & radix_sort_oct_batch_1_2_U0_ap_idle & radix_sort_oct_batch_1_1_U0_ap_idle & radix_sort_oct_batch_19_1_U0_ap_idle & radix_sort_oct_batch_18_1_U0_ap_idle & radix_sort_oct_batch_17_1_U0_ap_idle & radix_sort_oct_batch_16_1_U0_ap_idle & radix_sort_oct_batch_15_1_U0_ap_idle & radix_sort_oct_batch_14_1_U0_ap_idle & radix_sort_oct_batch_13_1_U0_ap_idle & radix_sort_oct_batch_12_1_U0_ap_idle & radix_sort_oct_batch_11_1_U0_ap_idle & radix_sort_oct_batch_10_1_U0_ap_idle & loser_tree_64_1_U0_ap_idle & (multi_radix_oct_loser_64_temp0_63_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_62_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_61_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_60_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_59_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_58_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_57_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_56_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_55_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_54_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_53_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_52_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_51_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_50_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_49_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_48_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_47_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_46_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_45_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_44_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_43_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_42_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_41_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_40_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_39_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_38_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_37_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_36_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_35_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_34_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_33_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_32_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_31_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_30_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_29_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_28_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_27_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_26_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_25_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_24_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_23_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_22_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_21_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_20_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_19_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_18_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_17_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_16_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_15_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_14_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_13_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_12_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_11_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_10_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_9_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_8_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_7_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_6_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_5_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_4_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_3_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_2_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_1_t_empty_n ^ 1'b1) & (multi_radix_oct_loser_64_temp0_0_t_empty_n ^ 1'b1));

assign ap_ready = ap_sync_ready;

assign ap_sync_radix_sort_oct_batch_10_1_U0_ap_ready = (radix_sort_oct_batch_10_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_10_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_11_1_U0_ap_ready = (radix_sort_oct_batch_11_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_11_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_12_1_U0_ap_ready = (radix_sort_oct_batch_12_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_12_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_13_1_U0_ap_ready = (radix_sort_oct_batch_13_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_13_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_14_1_U0_ap_ready = (radix_sort_oct_batch_14_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_14_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_15_1_U0_ap_ready = (radix_sort_oct_batch_15_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_15_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_16_1_U0_ap_ready = (radix_sort_oct_batch_16_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_16_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_17_1_U0_ap_ready = (radix_sort_oct_batch_17_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_17_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_18_1_U0_ap_ready = (radix_sort_oct_batch_18_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_18_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_19_1_U0_ap_ready = (radix_sort_oct_batch_19_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_19_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_1_1_U0_ap_ready = (radix_sort_oct_batch_1_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_1_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_1_2_U0_ap_ready = (radix_sort_oct_batch_1_2_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_1_2_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_20_1_U0_ap_ready = (radix_sort_oct_batch_20_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_20_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_21_1_U0_ap_ready = (radix_sort_oct_batch_21_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_21_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_22_1_U0_ap_ready = (radix_sort_oct_batch_22_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_22_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_23_1_U0_ap_ready = (radix_sort_oct_batch_23_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_23_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_24_1_U0_ap_ready = (radix_sort_oct_batch_24_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_24_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_25_1_U0_ap_ready = (radix_sort_oct_batch_25_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_25_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_26_1_U0_ap_ready = (radix_sort_oct_batch_26_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_26_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_27_1_U0_ap_ready = (radix_sort_oct_batch_27_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_27_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_28_1_U0_ap_ready = (radix_sort_oct_batch_28_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_28_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_29_1_U0_ap_ready = (radix_sort_oct_batch_29_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_29_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_2_1_U0_ap_ready = (radix_sort_oct_batch_2_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_2_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_30_1_U0_ap_ready = (radix_sort_oct_batch_30_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_30_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_31_1_U0_ap_ready = (radix_sort_oct_batch_31_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_31_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_32_1_U0_ap_ready = (radix_sort_oct_batch_32_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_32_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_33_1_U0_ap_ready = (radix_sort_oct_batch_33_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_33_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_34_1_U0_ap_ready = (radix_sort_oct_batch_34_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_34_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_35_1_U0_ap_ready = (radix_sort_oct_batch_35_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_35_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_36_1_U0_ap_ready = (radix_sort_oct_batch_36_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_36_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_37_1_U0_ap_ready = (radix_sort_oct_batch_37_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_37_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_38_1_U0_ap_ready = (radix_sort_oct_batch_38_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_38_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_39_1_U0_ap_ready = (radix_sort_oct_batch_39_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_39_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_3_1_U0_ap_ready = (radix_sort_oct_batch_3_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_3_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_40_1_U0_ap_ready = (radix_sort_oct_batch_40_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_40_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_41_1_U0_ap_ready = (radix_sort_oct_batch_41_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_41_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_42_1_U0_ap_ready = (radix_sort_oct_batch_42_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_42_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_43_1_U0_ap_ready = (radix_sort_oct_batch_43_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_43_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_44_1_U0_ap_ready = (radix_sort_oct_batch_44_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_44_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_45_1_U0_ap_ready = (radix_sort_oct_batch_45_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_45_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_46_1_U0_ap_ready = (radix_sort_oct_batch_46_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_46_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_47_1_U0_ap_ready = (radix_sort_oct_batch_47_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_47_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_48_1_U0_ap_ready = (radix_sort_oct_batch_48_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_48_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_49_1_U0_ap_ready = (radix_sort_oct_batch_49_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_49_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_4_1_U0_ap_ready = (radix_sort_oct_batch_4_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_4_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_50_1_U0_ap_ready = (radix_sort_oct_batch_50_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_50_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_51_1_U0_ap_ready = (radix_sort_oct_batch_51_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_51_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_52_1_U0_ap_ready = (radix_sort_oct_batch_52_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_52_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_53_1_U0_ap_ready = (radix_sort_oct_batch_53_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_53_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_54_1_U0_ap_ready = (radix_sort_oct_batch_54_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_54_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_55_1_U0_ap_ready = (radix_sort_oct_batch_55_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_55_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_56_1_U0_ap_ready = (radix_sort_oct_batch_56_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_56_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_57_1_U0_ap_ready = (radix_sort_oct_batch_57_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_57_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_58_1_U0_ap_ready = (radix_sort_oct_batch_58_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_58_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_59_1_U0_ap_ready = (radix_sort_oct_batch_59_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_59_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_5_1_U0_ap_ready = (radix_sort_oct_batch_5_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_5_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_60_1_U0_ap_ready = (radix_sort_oct_batch_60_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_60_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_61_1_U0_ap_ready = (radix_sort_oct_batch_61_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_61_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_62_1_U0_ap_ready = (radix_sort_oct_batch_62_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_62_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_63_1_U0_ap_ready = (radix_sort_oct_batch_63_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_63_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_6_1_U0_ap_ready = (radix_sort_oct_batch_6_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_6_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_7_1_U0_ap_ready = (radix_sort_oct_batch_7_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_7_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_8_1_U0_ap_ready = (radix_sort_oct_batch_8_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_8_1_U0_ap_ready);

assign ap_sync_radix_sort_oct_batch_9_1_U0_ap_ready = (radix_sort_oct_batch_9_1_U0_ap_ready | ap_sync_reg_radix_sort_oct_batch_9_1_U0_ap_ready);

assign ap_sync_ready = (ap_sync_radix_sort_oct_batch_9_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_8_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_7_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_6_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_63_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_62_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_61_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_60_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_5_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_59_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_58_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_57_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_56_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_55_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_54_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_53_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_52_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_51_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_50_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_4_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_49_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_48_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_47_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_46_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_45_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_44_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_43_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_42_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_41_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_40_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_3_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_39_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_38_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_37_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_36_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_35_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_34_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_33_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_32_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_31_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_30_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_2_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_29_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_28_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_27_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_26_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_25_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_24_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_23_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_22_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_21_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_20_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_1_2_U0_ap_ready & ap_sync_radix_sort_oct_batch_1_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_19_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_18_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_17_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_16_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_15_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_14_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_13_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_12_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_11_1_U0_ap_ready & ap_sync_radix_sort_oct_batch_10_1_U0_ap_ready);

assign input_0_address0 = radix_sort_oct_batch_1_1_U0_input_0_address0;

assign input_0_address1 = 18'd0;

assign input_0_ce0 = radix_sort_oct_batch_1_1_U0_input_0_ce0;

assign input_0_ce1 = 1'b0;

assign input_0_d0 = 32'd0;

assign input_0_d1 = 32'd0;

assign input_0_we0 = 1'b0;

assign input_0_we1 = 1'b0;

assign input_10_address0 = radix_sort_oct_batch_11_1_U0_input_10_address0;

assign input_10_address1 = 18'd0;

assign input_10_ce0 = radix_sort_oct_batch_11_1_U0_input_10_ce0;

assign input_10_ce1 = 1'b0;

assign input_10_d0 = 32'd0;

assign input_10_d1 = 32'd0;

assign input_10_we0 = 1'b0;

assign input_10_we1 = 1'b0;

assign input_11_address0 = radix_sort_oct_batch_12_1_U0_input_11_address0;

assign input_11_address1 = 18'd0;

assign input_11_ce0 = radix_sort_oct_batch_12_1_U0_input_11_ce0;

assign input_11_ce1 = 1'b0;

assign input_11_d0 = 32'd0;

assign input_11_d1 = 32'd0;

assign input_11_we0 = 1'b0;

assign input_11_we1 = 1'b0;

assign input_12_address0 = radix_sort_oct_batch_13_1_U0_input_12_address0;

assign input_12_address1 = 18'd0;

assign input_12_ce0 = radix_sort_oct_batch_13_1_U0_input_12_ce0;

assign input_12_ce1 = 1'b0;

assign input_12_d0 = 32'd0;

assign input_12_d1 = 32'd0;

assign input_12_we0 = 1'b0;

assign input_12_we1 = 1'b0;

assign input_13_address0 = radix_sort_oct_batch_14_1_U0_input_13_address0;

assign input_13_address1 = 18'd0;

assign input_13_ce0 = radix_sort_oct_batch_14_1_U0_input_13_ce0;

assign input_13_ce1 = 1'b0;

assign input_13_d0 = 32'd0;

assign input_13_d1 = 32'd0;

assign input_13_we0 = 1'b0;

assign input_13_we1 = 1'b0;

assign input_14_address0 = radix_sort_oct_batch_15_1_U0_input_14_address0;

assign input_14_address1 = 18'd0;

assign input_14_ce0 = radix_sort_oct_batch_15_1_U0_input_14_ce0;

assign input_14_ce1 = 1'b0;

assign input_14_d0 = 32'd0;

assign input_14_d1 = 32'd0;

assign input_14_we0 = 1'b0;

assign input_14_we1 = 1'b0;

assign input_15_address0 = radix_sort_oct_batch_16_1_U0_input_15_address0;

assign input_15_address1 = 18'd0;

assign input_15_ce0 = radix_sort_oct_batch_16_1_U0_input_15_ce0;

assign input_15_ce1 = 1'b0;

assign input_15_d0 = 32'd0;

assign input_15_d1 = 32'd0;

assign input_15_we0 = 1'b0;

assign input_15_we1 = 1'b0;

assign input_16_address0 = radix_sort_oct_batch_17_1_U0_input_16_address0;

assign input_16_address1 = 18'd0;

assign input_16_ce0 = radix_sort_oct_batch_17_1_U0_input_16_ce0;

assign input_16_ce1 = 1'b0;

assign input_16_d0 = 32'd0;

assign input_16_d1 = 32'd0;

assign input_16_we0 = 1'b0;

assign input_16_we1 = 1'b0;

assign input_17_address0 = radix_sort_oct_batch_18_1_U0_input_17_address0;

assign input_17_address1 = 18'd0;

assign input_17_ce0 = radix_sort_oct_batch_18_1_U0_input_17_ce0;

assign input_17_ce1 = 1'b0;

assign input_17_d0 = 32'd0;

assign input_17_d1 = 32'd0;

assign input_17_we0 = 1'b0;

assign input_17_we1 = 1'b0;

assign input_18_address0 = radix_sort_oct_batch_19_1_U0_input_18_address0;

assign input_18_address1 = 18'd0;

assign input_18_ce0 = radix_sort_oct_batch_19_1_U0_input_18_ce0;

assign input_18_ce1 = 1'b0;

assign input_18_d0 = 32'd0;

assign input_18_d1 = 32'd0;

assign input_18_we0 = 1'b0;

assign input_18_we1 = 1'b0;

assign input_19_address0 = radix_sort_oct_batch_20_1_U0_input_19_address0;

assign input_19_address1 = 18'd0;

assign input_19_ce0 = radix_sort_oct_batch_20_1_U0_input_19_ce0;

assign input_19_ce1 = 1'b0;

assign input_19_d0 = 32'd0;

assign input_19_d1 = 32'd0;

assign input_19_we0 = 1'b0;

assign input_19_we1 = 1'b0;

assign input_1_address0 = radix_sort_oct_batch_2_1_U0_input_1_address0;

assign input_1_address1 = 18'd0;

assign input_1_ce0 = radix_sort_oct_batch_2_1_U0_input_1_ce0;

assign input_1_ce1 = 1'b0;

assign input_1_d0 = 32'd0;

assign input_1_d1 = 32'd0;

assign input_1_we0 = 1'b0;

assign input_1_we1 = 1'b0;

assign input_20_address0 = radix_sort_oct_batch_21_1_U0_input_20_address0;

assign input_20_address1 = 18'd0;

assign input_20_ce0 = radix_sort_oct_batch_21_1_U0_input_20_ce0;

assign input_20_ce1 = 1'b0;

assign input_20_d0 = 32'd0;

assign input_20_d1 = 32'd0;

assign input_20_we0 = 1'b0;

assign input_20_we1 = 1'b0;

assign input_21_address0 = radix_sort_oct_batch_22_1_U0_input_21_address0;

assign input_21_address1 = 18'd0;

assign input_21_ce0 = radix_sort_oct_batch_22_1_U0_input_21_ce0;

assign input_21_ce1 = 1'b0;

assign input_21_d0 = 32'd0;

assign input_21_d1 = 32'd0;

assign input_21_we0 = 1'b0;

assign input_21_we1 = 1'b0;

assign input_22_address0 = radix_sort_oct_batch_23_1_U0_input_22_address0;

assign input_22_address1 = 18'd0;

assign input_22_ce0 = radix_sort_oct_batch_23_1_U0_input_22_ce0;

assign input_22_ce1 = 1'b0;

assign input_22_d0 = 32'd0;

assign input_22_d1 = 32'd0;

assign input_22_we0 = 1'b0;

assign input_22_we1 = 1'b0;

assign input_23_address0 = radix_sort_oct_batch_24_1_U0_input_23_address0;

assign input_23_address1 = 18'd0;

assign input_23_ce0 = radix_sort_oct_batch_24_1_U0_input_23_ce0;

assign input_23_ce1 = 1'b0;

assign input_23_d0 = 32'd0;

assign input_23_d1 = 32'd0;

assign input_23_we0 = 1'b0;

assign input_23_we1 = 1'b0;

assign input_24_address0 = radix_sort_oct_batch_25_1_U0_input_24_address0;

assign input_24_address1 = 18'd0;

assign input_24_ce0 = radix_sort_oct_batch_25_1_U0_input_24_ce0;

assign input_24_ce1 = 1'b0;

assign input_24_d0 = 32'd0;

assign input_24_d1 = 32'd0;

assign input_24_we0 = 1'b0;

assign input_24_we1 = 1'b0;

assign input_25_address0 = radix_sort_oct_batch_26_1_U0_input_25_address0;

assign input_25_address1 = 18'd0;

assign input_25_ce0 = radix_sort_oct_batch_26_1_U0_input_25_ce0;

assign input_25_ce1 = 1'b0;

assign input_25_d0 = 32'd0;

assign input_25_d1 = 32'd0;

assign input_25_we0 = 1'b0;

assign input_25_we1 = 1'b0;

assign input_26_address0 = radix_sort_oct_batch_27_1_U0_input_26_address0;

assign input_26_address1 = 18'd0;

assign input_26_ce0 = radix_sort_oct_batch_27_1_U0_input_26_ce0;

assign input_26_ce1 = 1'b0;

assign input_26_d0 = 32'd0;

assign input_26_d1 = 32'd0;

assign input_26_we0 = 1'b0;

assign input_26_we1 = 1'b0;

assign input_27_address0 = radix_sort_oct_batch_28_1_U0_input_27_address0;

assign input_27_address1 = 18'd0;

assign input_27_ce0 = radix_sort_oct_batch_28_1_U0_input_27_ce0;

assign input_27_ce1 = 1'b0;

assign input_27_d0 = 32'd0;

assign input_27_d1 = 32'd0;

assign input_27_we0 = 1'b0;

assign input_27_we1 = 1'b0;

assign input_28_address0 = radix_sort_oct_batch_29_1_U0_input_28_address0;

assign input_28_address1 = 18'd0;

assign input_28_ce0 = radix_sort_oct_batch_29_1_U0_input_28_ce0;

assign input_28_ce1 = 1'b0;

assign input_28_d0 = 32'd0;

assign input_28_d1 = 32'd0;

assign input_28_we0 = 1'b0;

assign input_28_we1 = 1'b0;

assign input_29_address0 = radix_sort_oct_batch_30_1_U0_input_29_address0;

assign input_29_address1 = 18'd0;

assign input_29_ce0 = radix_sort_oct_batch_30_1_U0_input_29_ce0;

assign input_29_ce1 = 1'b0;

assign input_29_d0 = 32'd0;

assign input_29_d1 = 32'd0;

assign input_29_we0 = 1'b0;

assign input_29_we1 = 1'b0;

assign input_2_address0 = radix_sort_oct_batch_3_1_U0_input_2_address0;

assign input_2_address1 = 18'd0;

assign input_2_ce0 = radix_sort_oct_batch_3_1_U0_input_2_ce0;

assign input_2_ce1 = 1'b0;

assign input_2_d0 = 32'd0;

assign input_2_d1 = 32'd0;

assign input_2_we0 = 1'b0;

assign input_2_we1 = 1'b0;

assign input_30_address0 = radix_sort_oct_batch_31_1_U0_input_30_address0;

assign input_30_address1 = 18'd0;

assign input_30_ce0 = radix_sort_oct_batch_31_1_U0_input_30_ce0;

assign input_30_ce1 = 1'b0;

assign input_30_d0 = 32'd0;

assign input_30_d1 = 32'd0;

assign input_30_we0 = 1'b0;

assign input_30_we1 = 1'b0;

assign input_31_address0 = radix_sort_oct_batch_32_1_U0_input_31_address0;

assign input_31_address1 = 18'd0;

assign input_31_ce0 = radix_sort_oct_batch_32_1_U0_input_31_ce0;

assign input_31_ce1 = 1'b0;

assign input_31_d0 = 32'd0;

assign input_31_d1 = 32'd0;

assign input_31_we0 = 1'b0;

assign input_31_we1 = 1'b0;

assign input_32_address0 = radix_sort_oct_batch_33_1_U0_input_32_address0;

assign input_32_address1 = 18'd0;

assign input_32_ce0 = radix_sort_oct_batch_33_1_U0_input_32_ce0;

assign input_32_ce1 = 1'b0;

assign input_32_d0 = 32'd0;

assign input_32_d1 = 32'd0;

assign input_32_we0 = 1'b0;

assign input_32_we1 = 1'b0;

assign input_33_address0 = radix_sort_oct_batch_34_1_U0_input_33_address0;

assign input_33_address1 = 18'd0;

assign input_33_ce0 = radix_sort_oct_batch_34_1_U0_input_33_ce0;

assign input_33_ce1 = 1'b0;

assign input_33_d0 = 32'd0;

assign input_33_d1 = 32'd0;

assign input_33_we0 = 1'b0;

assign input_33_we1 = 1'b0;

assign input_34_address0 = radix_sort_oct_batch_35_1_U0_input_34_address0;

assign input_34_address1 = 18'd0;

assign input_34_ce0 = radix_sort_oct_batch_35_1_U0_input_34_ce0;

assign input_34_ce1 = 1'b0;

assign input_34_d0 = 32'd0;

assign input_34_d1 = 32'd0;

assign input_34_we0 = 1'b0;

assign input_34_we1 = 1'b0;

assign input_35_address0 = radix_sort_oct_batch_36_1_U0_input_35_address0;

assign input_35_address1 = 18'd0;

assign input_35_ce0 = radix_sort_oct_batch_36_1_U0_input_35_ce0;

assign input_35_ce1 = 1'b0;

assign input_35_d0 = 32'd0;

assign input_35_d1 = 32'd0;

assign input_35_we0 = 1'b0;

assign input_35_we1 = 1'b0;

assign input_36_address0 = radix_sort_oct_batch_37_1_U0_input_36_address0;

assign input_36_address1 = 18'd0;

assign input_36_ce0 = radix_sort_oct_batch_37_1_U0_input_36_ce0;

assign input_36_ce1 = 1'b0;

assign input_36_d0 = 32'd0;

assign input_36_d1 = 32'd0;

assign input_36_we0 = 1'b0;

assign input_36_we1 = 1'b0;

assign input_37_address0 = radix_sort_oct_batch_38_1_U0_input_37_address0;

assign input_37_address1 = 18'd0;

assign input_37_ce0 = radix_sort_oct_batch_38_1_U0_input_37_ce0;

assign input_37_ce1 = 1'b0;

assign input_37_d0 = 32'd0;

assign input_37_d1 = 32'd0;

assign input_37_we0 = 1'b0;

assign input_37_we1 = 1'b0;

assign input_38_address0 = radix_sort_oct_batch_39_1_U0_input_38_address0;

assign input_38_address1 = 18'd0;

assign input_38_ce0 = radix_sort_oct_batch_39_1_U0_input_38_ce0;

assign input_38_ce1 = 1'b0;

assign input_38_d0 = 32'd0;

assign input_38_d1 = 32'd0;

assign input_38_we0 = 1'b0;

assign input_38_we1 = 1'b0;

assign input_39_address0 = radix_sort_oct_batch_40_1_U0_input_39_address0;

assign input_39_address1 = 18'd0;

assign input_39_ce0 = radix_sort_oct_batch_40_1_U0_input_39_ce0;

assign input_39_ce1 = 1'b0;

assign input_39_d0 = 32'd0;

assign input_39_d1 = 32'd0;

assign input_39_we0 = 1'b0;

assign input_39_we1 = 1'b0;

assign input_3_address0 = radix_sort_oct_batch_4_1_U0_input_3_address0;

assign input_3_address1 = 18'd0;

assign input_3_ce0 = radix_sort_oct_batch_4_1_U0_input_3_ce0;

assign input_3_ce1 = 1'b0;

assign input_3_d0 = 32'd0;

assign input_3_d1 = 32'd0;

assign input_3_we0 = 1'b0;

assign input_3_we1 = 1'b0;

assign input_40_address0 = radix_sort_oct_batch_41_1_U0_input_40_address0;

assign input_40_address1 = 18'd0;

assign input_40_ce0 = radix_sort_oct_batch_41_1_U0_input_40_ce0;

assign input_40_ce1 = 1'b0;

assign input_40_d0 = 32'd0;

assign input_40_d1 = 32'd0;

assign input_40_we0 = 1'b0;

assign input_40_we1 = 1'b0;

assign input_41_address0 = radix_sort_oct_batch_42_1_U0_input_41_address0;

assign input_41_address1 = 18'd0;

assign input_41_ce0 = radix_sort_oct_batch_42_1_U0_input_41_ce0;

assign input_41_ce1 = 1'b0;

assign input_41_d0 = 32'd0;

assign input_41_d1 = 32'd0;

assign input_41_we0 = 1'b0;

assign input_41_we1 = 1'b0;

assign input_42_address0 = radix_sort_oct_batch_43_1_U0_input_42_address0;

assign input_42_address1 = 18'd0;

assign input_42_ce0 = radix_sort_oct_batch_43_1_U0_input_42_ce0;

assign input_42_ce1 = 1'b0;

assign input_42_d0 = 32'd0;

assign input_42_d1 = 32'd0;

assign input_42_we0 = 1'b0;

assign input_42_we1 = 1'b0;

assign input_43_address0 = radix_sort_oct_batch_44_1_U0_input_43_address0;

assign input_43_address1 = 18'd0;

assign input_43_ce0 = radix_sort_oct_batch_44_1_U0_input_43_ce0;

assign input_43_ce1 = 1'b0;

assign input_43_d0 = 32'd0;

assign input_43_d1 = 32'd0;

assign input_43_we0 = 1'b0;

assign input_43_we1 = 1'b0;

assign input_44_address0 = radix_sort_oct_batch_45_1_U0_input_44_address0;

assign input_44_address1 = 18'd0;

assign input_44_ce0 = radix_sort_oct_batch_45_1_U0_input_44_ce0;

assign input_44_ce1 = 1'b0;

assign input_44_d0 = 32'd0;

assign input_44_d1 = 32'd0;

assign input_44_we0 = 1'b0;

assign input_44_we1 = 1'b0;

assign input_45_address0 = radix_sort_oct_batch_46_1_U0_input_45_address0;

assign input_45_address1 = 18'd0;

assign input_45_ce0 = radix_sort_oct_batch_46_1_U0_input_45_ce0;

assign input_45_ce1 = 1'b0;

assign input_45_d0 = 32'd0;

assign input_45_d1 = 32'd0;

assign input_45_we0 = 1'b0;

assign input_45_we1 = 1'b0;

assign input_46_address0 = radix_sort_oct_batch_47_1_U0_input_46_address0;

assign input_46_address1 = 18'd0;

assign input_46_ce0 = radix_sort_oct_batch_47_1_U0_input_46_ce0;

assign input_46_ce1 = 1'b0;

assign input_46_d0 = 32'd0;

assign input_46_d1 = 32'd0;

assign input_46_we0 = 1'b0;

assign input_46_we1 = 1'b0;

assign input_47_address0 = radix_sort_oct_batch_48_1_U0_input_47_address0;

assign input_47_address1 = 18'd0;

assign input_47_ce0 = radix_sort_oct_batch_48_1_U0_input_47_ce0;

assign input_47_ce1 = 1'b0;

assign input_47_d0 = 32'd0;

assign input_47_d1 = 32'd0;

assign input_47_we0 = 1'b0;

assign input_47_we1 = 1'b0;

assign input_48_address0 = radix_sort_oct_batch_49_1_U0_input_48_address0;

assign input_48_address1 = 18'd0;

assign input_48_ce0 = radix_sort_oct_batch_49_1_U0_input_48_ce0;

assign input_48_ce1 = 1'b0;

assign input_48_d0 = 32'd0;

assign input_48_d1 = 32'd0;

assign input_48_we0 = 1'b0;

assign input_48_we1 = 1'b0;

assign input_49_address0 = radix_sort_oct_batch_50_1_U0_input_49_address0;

assign input_49_address1 = 18'd0;

assign input_49_ce0 = radix_sort_oct_batch_50_1_U0_input_49_ce0;

assign input_49_ce1 = 1'b0;

assign input_49_d0 = 32'd0;

assign input_49_d1 = 32'd0;

assign input_49_we0 = 1'b0;

assign input_49_we1 = 1'b0;

assign input_4_address0 = radix_sort_oct_batch_5_1_U0_input_4_address0;

assign input_4_address1 = 18'd0;

assign input_4_ce0 = radix_sort_oct_batch_5_1_U0_input_4_ce0;

assign input_4_ce1 = 1'b0;

assign input_4_d0 = 32'd0;

assign input_4_d1 = 32'd0;

assign input_4_we0 = 1'b0;

assign input_4_we1 = 1'b0;

assign input_50_address0 = radix_sort_oct_batch_51_1_U0_input_50_address0;

assign input_50_address1 = 18'd0;

assign input_50_ce0 = radix_sort_oct_batch_51_1_U0_input_50_ce0;

assign input_50_ce1 = 1'b0;

assign input_50_d0 = 32'd0;

assign input_50_d1 = 32'd0;

assign input_50_we0 = 1'b0;

assign input_50_we1 = 1'b0;

assign input_51_address0 = radix_sort_oct_batch_52_1_U0_input_51_address0;

assign input_51_address1 = 18'd0;

assign input_51_ce0 = radix_sort_oct_batch_52_1_U0_input_51_ce0;

assign input_51_ce1 = 1'b0;

assign input_51_d0 = 32'd0;

assign input_51_d1 = 32'd0;

assign input_51_we0 = 1'b0;

assign input_51_we1 = 1'b0;

assign input_52_address0 = radix_sort_oct_batch_53_1_U0_input_52_address0;

assign input_52_address1 = 18'd0;

assign input_52_ce0 = radix_sort_oct_batch_53_1_U0_input_52_ce0;

assign input_52_ce1 = 1'b0;

assign input_52_d0 = 32'd0;

assign input_52_d1 = 32'd0;

assign input_52_we0 = 1'b0;

assign input_52_we1 = 1'b0;

assign input_53_address0 = radix_sort_oct_batch_54_1_U0_input_53_address0;

assign input_53_address1 = 18'd0;

assign input_53_ce0 = radix_sort_oct_batch_54_1_U0_input_53_ce0;

assign input_53_ce1 = 1'b0;

assign input_53_d0 = 32'd0;

assign input_53_d1 = 32'd0;

assign input_53_we0 = 1'b0;

assign input_53_we1 = 1'b0;

assign input_54_address0 = radix_sort_oct_batch_55_1_U0_input_54_address0;

assign input_54_address1 = 18'd0;

assign input_54_ce0 = radix_sort_oct_batch_55_1_U0_input_54_ce0;

assign input_54_ce1 = 1'b0;

assign input_54_d0 = 32'd0;

assign input_54_d1 = 32'd0;

assign input_54_we0 = 1'b0;

assign input_54_we1 = 1'b0;

assign input_55_address0 = radix_sort_oct_batch_56_1_U0_input_55_address0;

assign input_55_address1 = 18'd0;

assign input_55_ce0 = radix_sort_oct_batch_56_1_U0_input_55_ce0;

assign input_55_ce1 = 1'b0;

assign input_55_d0 = 32'd0;

assign input_55_d1 = 32'd0;

assign input_55_we0 = 1'b0;

assign input_55_we1 = 1'b0;

assign input_56_address0 = radix_sort_oct_batch_57_1_U0_input_56_address0;

assign input_56_address1 = 18'd0;

assign input_56_ce0 = radix_sort_oct_batch_57_1_U0_input_56_ce0;

assign input_56_ce1 = 1'b0;

assign input_56_d0 = 32'd0;

assign input_56_d1 = 32'd0;

assign input_56_we0 = 1'b0;

assign input_56_we1 = 1'b0;

assign input_57_address0 = radix_sort_oct_batch_58_1_U0_input_57_address0;

assign input_57_address1 = 18'd0;

assign input_57_ce0 = radix_sort_oct_batch_58_1_U0_input_57_ce0;

assign input_57_ce1 = 1'b0;

assign input_57_d0 = 32'd0;

assign input_57_d1 = 32'd0;

assign input_57_we0 = 1'b0;

assign input_57_we1 = 1'b0;

assign input_58_address0 = radix_sort_oct_batch_59_1_U0_input_58_address0;

assign input_58_address1 = 18'd0;

assign input_58_ce0 = radix_sort_oct_batch_59_1_U0_input_58_ce0;

assign input_58_ce1 = 1'b0;

assign input_58_d0 = 32'd0;

assign input_58_d1 = 32'd0;

assign input_58_we0 = 1'b0;

assign input_58_we1 = 1'b0;

assign input_59_address0 = radix_sort_oct_batch_60_1_U0_input_59_address0;

assign input_59_address1 = 18'd0;

assign input_59_ce0 = radix_sort_oct_batch_60_1_U0_input_59_ce0;

assign input_59_ce1 = 1'b0;

assign input_59_d0 = 32'd0;

assign input_59_d1 = 32'd0;

assign input_59_we0 = 1'b0;

assign input_59_we1 = 1'b0;

assign input_5_address0 = radix_sort_oct_batch_6_1_U0_input_5_address0;

assign input_5_address1 = 18'd0;

assign input_5_ce0 = radix_sort_oct_batch_6_1_U0_input_5_ce0;

assign input_5_ce1 = 1'b0;

assign input_5_d0 = 32'd0;

assign input_5_d1 = 32'd0;

assign input_5_we0 = 1'b0;

assign input_5_we1 = 1'b0;

assign input_60_address0 = radix_sort_oct_batch_61_1_U0_input_60_address0;

assign input_60_address1 = 18'd0;

assign input_60_ce0 = radix_sort_oct_batch_61_1_U0_input_60_ce0;

assign input_60_ce1 = 1'b0;

assign input_60_d0 = 32'd0;

assign input_60_d1 = 32'd0;

assign input_60_we0 = 1'b0;

assign input_60_we1 = 1'b0;

assign input_61_address0 = radix_sort_oct_batch_62_1_U0_input_61_address0;

assign input_61_address1 = 18'd0;

assign input_61_ce0 = radix_sort_oct_batch_62_1_U0_input_61_ce0;

assign input_61_ce1 = 1'b0;

assign input_61_d0 = 32'd0;

assign input_61_d1 = 32'd0;

assign input_61_we0 = 1'b0;

assign input_61_we1 = 1'b0;

assign input_62_address0 = radix_sort_oct_batch_63_1_U0_input_62_address0;

assign input_62_address1 = 18'd0;

assign input_62_ce0 = radix_sort_oct_batch_63_1_U0_input_62_ce0;

assign input_62_ce1 = 1'b0;

assign input_62_d0 = 32'd0;

assign input_62_d1 = 32'd0;

assign input_62_we0 = 1'b0;

assign input_62_we1 = 1'b0;

assign input_63_address0 = radix_sort_oct_batch_1_2_U0_input_63_address0;

assign input_63_address1 = 18'd0;

assign input_63_ce0 = radix_sort_oct_batch_1_2_U0_input_63_ce0;

assign input_63_ce1 = 1'b0;

assign input_63_d0 = 32'd0;

assign input_63_d1 = 32'd0;

assign input_63_we0 = 1'b0;

assign input_63_we1 = 1'b0;

assign input_6_address0 = radix_sort_oct_batch_7_1_U0_input_6_address0;

assign input_6_address1 = 18'd0;

assign input_6_ce0 = radix_sort_oct_batch_7_1_U0_input_6_ce0;

assign input_6_ce1 = 1'b0;

assign input_6_d0 = 32'd0;

assign input_6_d1 = 32'd0;

assign input_6_we0 = 1'b0;

assign input_6_we1 = 1'b0;

assign input_7_address0 = radix_sort_oct_batch_8_1_U0_input_7_address0;

assign input_7_address1 = 18'd0;

assign input_7_ce0 = radix_sort_oct_batch_8_1_U0_input_7_ce0;

assign input_7_ce1 = 1'b0;

assign input_7_d0 = 32'd0;

assign input_7_d1 = 32'd0;

assign input_7_we0 = 1'b0;

assign input_7_we1 = 1'b0;

assign input_8_address0 = radix_sort_oct_batch_9_1_U0_input_8_address0;

assign input_8_address1 = 18'd0;

assign input_8_ce0 = radix_sort_oct_batch_9_1_U0_input_8_ce0;

assign input_8_ce1 = 1'b0;

assign input_8_d0 = 32'd0;

assign input_8_d1 = 32'd0;

assign input_8_we0 = 1'b0;

assign input_8_we1 = 1'b0;

assign input_9_address0 = radix_sort_oct_batch_10_1_U0_input_9_address0;

assign input_9_address1 = 18'd0;

assign input_9_ce0 = radix_sort_oct_batch_10_1_U0_input_9_ce0;

assign input_9_ce1 = 1'b0;

assign input_9_d0 = 32'd0;

assign input_9_d1 = 32'd0;

assign input_9_we0 = 1'b0;

assign input_9_we1 = 1'b0;

assign loser_tree_64_1_U0_ap_continue = 1'b1;

assign loser_tree_64_1_U0_ap_start = (multi_radix_oct_loser_64_temp0_9_t_empty_n & multi_radix_oct_loser_64_temp0_8_t_empty_n & multi_radix_oct_loser_64_temp0_7_t_empty_n & multi_radix_oct_loser_64_temp0_6_t_empty_n & multi_radix_oct_loser_64_temp0_63_t_empty_n & multi_radix_oct_loser_64_temp0_62_t_empty_n & multi_radix_oct_loser_64_temp0_61_t_empty_n & multi_radix_oct_loser_64_temp0_60_t_empty_n & multi_radix_oct_loser_64_temp0_5_t_empty_n & multi_radix_oct_loser_64_temp0_59_t_empty_n & multi_radix_oct_loser_64_temp0_58_t_empty_n & multi_radix_oct_loser_64_temp0_57_t_empty_n & multi_radix_oct_loser_64_temp0_56_t_empty_n & multi_radix_oct_loser_64_temp0_55_t_empty_n & multi_radix_oct_loser_64_temp0_54_t_empty_n & multi_radix_oct_loser_64_temp0_53_t_empty_n & multi_radix_oct_loser_64_temp0_52_t_empty_n & multi_radix_oct_loser_64_temp0_51_t_empty_n & multi_radix_oct_loser_64_temp0_50_t_empty_n & multi_radix_oct_loser_64_temp0_4_t_empty_n & multi_radix_oct_loser_64_temp0_49_t_empty_n & multi_radix_oct_loser_64_temp0_48_t_empty_n & multi_radix_oct_loser_64_temp0_47_t_empty_n & multi_radix_oct_loser_64_temp0_46_t_empty_n & multi_radix_oct_loser_64_temp0_45_t_empty_n & multi_radix_oct_loser_64_temp0_44_t_empty_n & multi_radix_oct_loser_64_temp0_43_t_empty_n & multi_radix_oct_loser_64_temp0_42_t_empty_n & multi_radix_oct_loser_64_temp0_41_t_empty_n & multi_radix_oct_loser_64_temp0_40_t_empty_n & multi_radix_oct_loser_64_temp0_3_t_empty_n & multi_radix_oct_loser_64_temp0_39_t_empty_n & multi_radix_oct_loser_64_temp0_38_t_empty_n & multi_radix_oct_loser_64_temp0_37_t_empty_n & multi_radix_oct_loser_64_temp0_36_t_empty_n & multi_radix_oct_loser_64_temp0_35_t_empty_n & multi_radix_oct_loser_64_temp0_34_t_empty_n & multi_radix_oct_loser_64_temp0_33_t_empty_n & multi_radix_oct_loser_64_temp0_32_t_empty_n & multi_radix_oct_loser_64_temp0_31_t_empty_n & multi_radix_oct_loser_64_temp0_30_t_empty_n & multi_radix_oct_loser_64_temp0_2_t_empty_n & multi_radix_oct_loser_64_temp0_29_t_empty_n & multi_radix_oct_loser_64_temp0_28_t_empty_n & multi_radix_oct_loser_64_temp0_27_t_empty_n & multi_radix_oct_loser_64_temp0_26_t_empty_n & multi_radix_oct_loser_64_temp0_25_t_empty_n & multi_radix_oct_loser_64_temp0_24_t_empty_n & multi_radix_oct_loser_64_temp0_23_t_empty_n & multi_radix_oct_loser_64_temp0_22_t_empty_n & multi_radix_oct_loser_64_temp0_21_t_empty_n & multi_radix_oct_loser_64_temp0_20_t_empty_n & multi_radix_oct_loser_64_temp0_1_t_empty_n & multi_radix_oct_loser_64_temp0_19_t_empty_n & multi_radix_oct_loser_64_temp0_18_t_empty_n & multi_radix_oct_loser_64_temp0_17_t_empty_n & multi_radix_oct_loser_64_temp0_16_t_empty_n & multi_radix_oct_loser_64_temp0_15_t_empty_n & multi_radix_oct_loser_64_temp0_14_t_empty_n & multi_radix_oct_loser_64_temp0_13_t_empty_n & multi_radix_oct_loser_64_temp0_12_t_empty_n & multi_radix_oct_loser_64_temp0_11_t_empty_n & multi_radix_oct_loser_64_temp0_10_t_empty_n & multi_radix_oct_loser_64_temp0_0_t_empty_n);

assign output_r_address0 = loser_tree_64_1_U0_output_r_address0;

assign output_r_address1 = 24'd0;

assign output_r_ce0 = loser_tree_64_1_U0_output_r_ce0;

assign output_r_ce1 = 1'b0;

assign output_r_d0 = loser_tree_64_1_U0_output_r_d0;

assign output_r_d1 = 32'd0;

assign output_r_we0 = loser_tree_64_1_U0_output_r_we0;

assign output_r_we1 = 1'b0;

assign radix_sort_oct_batch_10_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_9_i_full_n;

assign radix_sort_oct_batch_10_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_10_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_11_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_10_i_full_n;

assign radix_sort_oct_batch_11_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_11_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_12_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_11_i_full_n;

assign radix_sort_oct_batch_12_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_12_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_13_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_12_i_full_n;

assign radix_sort_oct_batch_13_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_13_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_14_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_13_i_full_n;

assign radix_sort_oct_batch_14_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_14_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_15_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_14_i_full_n;

assign radix_sort_oct_batch_15_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_15_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_16_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_15_i_full_n;

assign radix_sort_oct_batch_16_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_16_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_17_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_16_i_full_n;

assign radix_sort_oct_batch_17_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_17_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_18_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_17_i_full_n;

assign radix_sort_oct_batch_18_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_18_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_19_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_18_i_full_n;

assign radix_sort_oct_batch_19_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_19_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_1_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_0_i_full_n;

assign radix_sort_oct_batch_1_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_1_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_1_2_U0_ap_continue = multi_radix_oct_loser_64_temp0_63_i_full_n;

assign radix_sort_oct_batch_1_2_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_1_2_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_20_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_19_i_full_n;

assign radix_sort_oct_batch_20_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_20_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_21_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_20_i_full_n;

assign radix_sort_oct_batch_21_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_21_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_22_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_21_i_full_n;

assign radix_sort_oct_batch_22_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_22_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_23_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_22_i_full_n;

assign radix_sort_oct_batch_23_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_23_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_24_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_23_i_full_n;

assign radix_sort_oct_batch_24_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_24_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_25_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_24_i_full_n;

assign radix_sort_oct_batch_25_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_25_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_26_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_25_i_full_n;

assign radix_sort_oct_batch_26_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_26_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_27_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_26_i_full_n;

assign radix_sort_oct_batch_27_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_27_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_28_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_27_i_full_n;

assign radix_sort_oct_batch_28_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_28_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_29_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_28_i_full_n;

assign radix_sort_oct_batch_29_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_29_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_2_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_1_i_full_n;

assign radix_sort_oct_batch_2_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_2_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_30_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_29_i_full_n;

assign radix_sort_oct_batch_30_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_30_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_31_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_30_i_full_n;

assign radix_sort_oct_batch_31_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_31_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_32_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_31_i_full_n;

assign radix_sort_oct_batch_32_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_32_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_33_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_32_i_full_n;

assign radix_sort_oct_batch_33_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_33_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_34_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_33_i_full_n;

assign radix_sort_oct_batch_34_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_34_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_35_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_34_i_full_n;

assign radix_sort_oct_batch_35_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_35_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_36_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_35_i_full_n;

assign radix_sort_oct_batch_36_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_36_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_37_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_36_i_full_n;

assign radix_sort_oct_batch_37_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_37_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_38_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_37_i_full_n;

assign radix_sort_oct_batch_38_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_38_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_39_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_38_i_full_n;

assign radix_sort_oct_batch_39_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_39_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_3_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_2_i_full_n;

assign radix_sort_oct_batch_3_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_3_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_40_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_39_i_full_n;

assign radix_sort_oct_batch_40_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_40_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_41_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_40_i_full_n;

assign radix_sort_oct_batch_41_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_41_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_42_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_41_i_full_n;

assign radix_sort_oct_batch_42_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_42_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_43_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_42_i_full_n;

assign radix_sort_oct_batch_43_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_43_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_44_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_43_i_full_n;

assign radix_sort_oct_batch_44_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_44_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_45_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_44_i_full_n;

assign radix_sort_oct_batch_45_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_45_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_46_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_45_i_full_n;

assign radix_sort_oct_batch_46_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_46_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_47_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_46_i_full_n;

assign radix_sort_oct_batch_47_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_47_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_48_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_47_i_full_n;

assign radix_sort_oct_batch_48_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_48_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_49_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_48_i_full_n;

assign radix_sort_oct_batch_49_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_49_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_4_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_3_i_full_n;

assign radix_sort_oct_batch_4_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_4_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_50_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_49_i_full_n;

assign radix_sort_oct_batch_50_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_50_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_51_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_50_i_full_n;

assign radix_sort_oct_batch_51_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_51_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_52_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_51_i_full_n;

assign radix_sort_oct_batch_52_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_52_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_53_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_52_i_full_n;

assign radix_sort_oct_batch_53_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_53_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_54_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_53_i_full_n;

assign radix_sort_oct_batch_54_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_54_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_55_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_54_i_full_n;

assign radix_sort_oct_batch_55_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_55_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_56_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_55_i_full_n;

assign radix_sort_oct_batch_56_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_56_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_57_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_56_i_full_n;

assign radix_sort_oct_batch_57_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_57_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_58_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_57_i_full_n;

assign radix_sort_oct_batch_58_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_58_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_59_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_58_i_full_n;

assign radix_sort_oct_batch_59_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_59_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_5_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_4_i_full_n;

assign radix_sort_oct_batch_5_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_5_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_60_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_59_i_full_n;

assign radix_sort_oct_batch_60_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_60_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_61_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_60_i_full_n;

assign radix_sort_oct_batch_61_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_61_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_62_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_61_i_full_n;

assign radix_sort_oct_batch_62_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_62_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_63_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_62_i_full_n;

assign radix_sort_oct_batch_63_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_63_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_6_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_5_i_full_n;

assign radix_sort_oct_batch_6_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_6_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_7_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_6_i_full_n;

assign radix_sort_oct_batch_7_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_7_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_8_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_7_i_full_n;

assign radix_sort_oct_batch_8_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_8_1_U0_ap_ready ^ 1'b1) & ap_start);

assign radix_sort_oct_batch_9_1_U0_ap_continue = multi_radix_oct_loser_64_temp0_8_i_full_n;

assign radix_sort_oct_batch_9_1_U0_ap_start = ((ap_sync_reg_radix_sort_oct_batch_9_1_U0_ap_ready ^ 1'b1) & ap_start);

endmodule //multi_radix_oct_loser_64
