#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c8099763b0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x55c80999c030_0 .net "DataAdr", 31 0, L_0x55c80999e730;  1 drivers
v0x55c80999c110_0 .net "MemWrite", 0 0, L_0x55c80999e220;  1 drivers
v0x55c80999c1d0_0 .net "WriteData", 31 0, v0x55c809994000_0;  1 drivers
v0x55c80999c270_0 .var "clk", 0 0;
v0x55c80999c310_0 .var "reset", 0 0;
E_0x55c8098e2990 .event negedge, v0x55c809986870_0;
S_0x55c80995f320 .scope module, "dut" "top" 2 7, 3 1 0, S_0x55c8099763b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x55c80999ba50_0 .net "Adr", 31 0, L_0x55c80999e730;  alias, 1 drivers
v0x55c80999bbc0_0 .net "MemWrite", 0 0, L_0x55c80999e220;  alias, 1 drivers
v0x55c80999bd10_0 .net "ReadData", 31 0, L_0x55c8099b2780;  1 drivers
v0x55c80999bdb0_0 .net "WriteData", 31 0, v0x55c809994000_0;  alias, 1 drivers
v0x55c80999be50_0 .net "clk", 0 0, v0x55c80999c270_0;  1 drivers
v0x55c80999bef0_0 .net "reset", 0 0, v0x55c80999c310_0;  1 drivers
S_0x55c809970750 .scope module, "arm" "arm" 3 17, 4 1 0, S_0x55c80995f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v0x55c809999d80_0 .net "ALUControl", 1 0, v0x55c80998ad20_0;  1 drivers
v0x55c809999e60_0 .net "ALUFlags", 3 0, L_0x55c8099b1f10;  1 drivers
v0x55c809999fb0_0 .net "ALUSrcA", 1 0, L_0x55c80999cca0;  1 drivers
v0x55c80999a050_0 .net "ALUSrcB", 1 0, L_0x55c80999cd90;  1 drivers
v0x55c80999a110_0 .net "Adr", 31 0, L_0x55c80999e730;  alias, 1 drivers
v0x55c80999a1d0_0 .net "AdrSrc", 0 0, L_0x55c80999cb20;  1 drivers
v0x55c80999a270_0 .net "IRWrite", 0 0, L_0x55c80999ca80;  1 drivers
v0x55c80999a310_0 .net "ImmSrc", 1 0, L_0x55c80999d120;  1 drivers
v0x55c80999a460_0 .net "Instr", 31 0, v0x55c809993910_0;  1 drivers
v0x55c80999a5b0_0 .net "MemWrite", 0 0, L_0x55c80999e220;  alias, 1 drivers
v0x55c80999a650_0 .net "PCWrite", 0 0, L_0x55c80999e140;  1 drivers
v0x55c80999a780_0 .net "ReadData", 31 0, L_0x55c8099b2780;  alias, 1 drivers
v0x55c80999a840_0 .net "RegSrc", 1 0, L_0x55c80999d280;  1 drivers
v0x55c80999a900_0 .net "RegWrite", 0 0, L_0x55c80999e1b0;  1 drivers
v0x55c80999aa30_0 .net "ResultSrc", 1 0, L_0x55c80999cc00;  1 drivers
v0x55c80999aaf0_0 .net "WriteData", 31 0, v0x55c809994000_0;  alias, 1 drivers
v0x55c80999abb0_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c80999ad60_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
L_0x55c80999e690 .part v0x55c809993910_0, 12, 20;
S_0x55c80995cf10 .scope module, "c" "controller" 4 27, 5 1 0, S_0x55c809970750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0x55c809988da0_0 .net "ALUControl", 1 0, v0x55c80998ad20_0;  alias, 1 drivers
v0x55c80998c630_0 .net "ALUFlags", 3 0, L_0x55c8099b1f10;  alias, 1 drivers
v0x55c80998c700_0 .net "ALUSrcA", 1 0, L_0x55c80999cca0;  alias, 1 drivers
v0x55c80998c820_0 .net "ALUSrcB", 1 0, L_0x55c80999cd90;  alias, 1 drivers
v0x55c80998c910_0 .net "AdrSrc", 0 0, L_0x55c80999cb20;  alias, 1 drivers
v0x55c80998ca50_0 .net "FlagW", 1 0, v0x55c80998b250_0;  1 drivers
v0x55c80998cb60_0 .net "IRWrite", 0 0, L_0x55c80999ca80;  alias, 1 drivers
v0x55c80998cc50_0 .net "ImmSrc", 1 0, L_0x55c80999d120;  alias, 1 drivers
v0x55c80998cd10_0 .net "Instr", 31 12, L_0x55c80999e690;  1 drivers
v0x55c80998cdd0_0 .net "MemW", 0 0, L_0x55c80999c790;  1 drivers
v0x55c80998ce70_0 .net "MemWrite", 0 0, L_0x55c80999e220;  alias, 1 drivers
v0x55c80998cf10_0 .net "NextPC", 0 0, L_0x55c80999c5c0;  1 drivers
v0x55c80998cfb0_0 .net "PCS", 0 0, L_0x55c80999d0b0;  1 drivers
v0x55c80998d050_0 .net "PCWrite", 0 0, L_0x55c80999e140;  alias, 1 drivers
v0x55c80998d0f0_0 .net "RegSrc", 1 0, L_0x55c80999d280;  alias, 1 drivers
v0x55c80998d190_0 .net "RegW", 0 0, L_0x55c80999c8c0;  1 drivers
v0x55c80998d230_0 .net "RegWrite", 0 0, L_0x55c80999e1b0;  alias, 1 drivers
v0x55c80998d3e0_0 .net "ResultSrc", 1 0, L_0x55c80999cc00;  alias, 1 drivers
v0x55c80998d4d0_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c80998d570_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
L_0x55c80999d4a0 .part L_0x55c80999e690, 14, 2;
L_0x55c80999d540 .part L_0x55c80999e690, 8, 6;
L_0x55c80999d680 .part L_0x55c80999e690, 0, 4;
L_0x55c80999e530 .part L_0x55c80999e690, 16, 4;
S_0x55c8099675d0 .scope module, "cl" "condlogic" 5 58, 6 2 0, S_0x55c80995cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0x55c80999dff0 .functor AND 1, v0x55c8099879f0_0, L_0x55c80999d0b0, C4<1>, C4<1>;
L_0x55c80999e140 .functor OR 1, L_0x55c80999c5c0, L_0x55c80999dff0, C4<0>, C4<0>;
L_0x55c80999e1b0 .functor AND 1, v0x55c8099879f0_0, L_0x55c80999c8c0, C4<1>, C4<1>;
L_0x55c80999e220 .functor AND 1, v0x55c8099879f0_0, L_0x55c80999c790, C4<1>, C4<1>;
L_0x55c80999e4c0 .functor AND 2, v0x55c80998b250_0, L_0x55c80999e350, C4<11>, C4<11>;
v0x55c809987c30_0 .net "ALUFlags", 3 0, L_0x55c8099b1f10;  alias, 1 drivers
v0x55c809987d30_0 .net "AfterCondEx", 0 0, v0x55c8099879f0_0;  1 drivers
v0x55c809987df0_0 .net "Cond", 3 0, L_0x55c80999e530;  1 drivers
v0x55c809987ef0_0 .net "CondEx", 0 0, v0x55c80994b400_0;  1 drivers
v0x55c809987fe0_0 .net "FlagW", 1 0, v0x55c80998b250_0;  alias, 1 drivers
v0x55c8099880d0_0 .net "FlagWrite", 1 0, L_0x55c80999e4c0;  1 drivers
v0x55c809988190_0 .net "Flags", 3 0, L_0x55c80999da40;  1 drivers
v0x55c809988250_0 .net "MemW", 0 0, L_0x55c80999c790;  alias, 1 drivers
v0x55c8099882f0_0 .net "MemWrite", 0 0, L_0x55c80999e220;  alias, 1 drivers
v0x55c8099883b0_0 .net "NextPC", 0 0, L_0x55c80999c5c0;  alias, 1 drivers
v0x55c809988470_0 .net "PCS", 0 0, L_0x55c80999d0b0;  alias, 1 drivers
v0x55c809988530_0 .net "PCWrite", 0 0, L_0x55c80999e140;  alias, 1 drivers
v0x55c8099885f0_0 .net "RegW", 0 0, L_0x55c80999c8c0;  alias, 1 drivers
v0x55c8099886b0_0 .net "RegWrite", 0 0, L_0x55c80999e1b0;  alias, 1 drivers
v0x55c809988770_0 .net *"_ivl_13", 0 0, L_0x55c80999dff0;  1 drivers
v0x55c809988850_0 .net *"_ivl_21", 1 0, L_0x55c80999e350;  1 drivers
v0x55c809988930_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c8099889d0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
L_0x55c80999d770 .part L_0x55c80999e4c0, 1, 1;
L_0x55c80999d810 .part L_0x55c8099b1f10, 2, 2;
L_0x55c80999d8b0 .part L_0x55c80999e4c0, 0, 1;
L_0x55c80999d9a0 .part L_0x55c8099b1f10, 0, 2;
L_0x55c80999da40 .concat8 [ 2 2 0 0], v0x55c809986ad0_0, v0x55c8099872f0_0;
L_0x55c80999e350 .concat [ 1 1 0 0], v0x55c80994b400_0, v0x55c80994b400_0;
S_0x55c8099661f0 .scope module, "cc" "condcheck" 6 56, 7 1 0, S_0x55c8099675d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x55c80999dec0 .functor BUFZ 4, L_0x55c80999da40, C4<0000>, C4<0000>, C4<0000>;
L_0x55c80999df30 .functor XNOR 1, L_0x55c80999db30, L_0x55c80999dd60, C4<0>, C4<0>;
v0x55c80994cb10_0 .net "Cond", 3 0, L_0x55c80999e530;  alias, 1 drivers
v0x55c80994b400_0 .var "CondEx", 0 0;
v0x55c8099548a0_0 .net "Flags", 3 0, L_0x55c80999da40;  alias, 1 drivers
v0x55c809954fd0_0 .net *"_ivl_6", 3 0, L_0x55c80999dec0;  1 drivers
v0x55c8099550d0_0 .net "carry", 0 0, L_0x55c80999dcc0;  1 drivers
v0x55c80990c930_0 .net "ge", 0 0, L_0x55c80999df30;  1 drivers
v0x55c8099862e0_0 .net "neg", 0 0, L_0x55c80999db30;  1 drivers
v0x55c8099863a0_0 .net "overflow", 0 0, L_0x55c80999dd60;  1 drivers
v0x55c809986460_0 .net "zero", 0 0, L_0x55c80999dbd0;  1 drivers
E_0x55c8098e2690/0 .event edge, v0x55c80994cb10_0, v0x55c809986460_0, v0x55c8099550d0_0, v0x55c8099862e0_0;
E_0x55c8098e2690/1 .event edge, v0x55c8099863a0_0, v0x55c80990c930_0;
E_0x55c8098e2690 .event/or E_0x55c8098e2690/0, E_0x55c8098e2690/1;
L_0x55c80999db30 .part L_0x55c80999dec0, 3, 1;
L_0x55c80999dbd0 .part L_0x55c80999dec0, 2, 1;
L_0x55c80999dcc0 .part L_0x55c80999dec0, 1, 1;
L_0x55c80999dd60 .part L_0x55c80999dec0, 0, 1;
S_0x55c8099865a0 .scope module, "flagreg0" "flopenr" 6 49, 8 1 0, S_0x55c8099675d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x55c809986730 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x55c809986870_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809986950_0 .net "d", 1 0, L_0x55c80999d9a0;  1 drivers
v0x55c809986a30_0 .net "en", 0 0, L_0x55c80999d8b0;  1 drivers
v0x55c809986ad0_0 .var "q", 1 0;
v0x55c809986bb0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
E_0x55c809972f40 .event posedge, v0x55c809986bb0_0, v0x55c809986870_0;
S_0x55c809986d60 .scope module, "flagreg1" "flopenr" 6 42, 8 1 0, S_0x55c8099675d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x55c809986f40 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x55c809987090_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809987160_0 .net "d", 1 0, L_0x55c80999d810;  1 drivers
v0x55c809987220_0 .net "en", 0 0, L_0x55c80999d770;  1 drivers
v0x55c8099872f0_0 .var "q", 1 0;
v0x55c8099873d0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c809987570 .scope module, "flagwritereg" "flopr" 6 34, 9 1 0, S_0x55c8099675d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x55c809987750 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000001>;
v0x55c809987820_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809987930_0 .net "d", 0 0, v0x55c80994b400_0;  alias, 1 drivers
v0x55c8099879f0_0 .var "q", 0 0;
v0x55c809987ac0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c809988bf0 .scope module, "dec" "decode" 5 38, 10 1 0, S_0x55c80995cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0x55c80999d040 .functor AND 1, L_0x55c80999cfa0, L_0x55c80999c8c0, C4<1>, C4<1>;
L_0x55c80999d0b0 .functor OR 1, L_0x55c80999d040, L_0x55c80999c6f0, C4<0>, C4<0>;
L_0x55c80999d120 .functor BUFZ 2, L_0x55c80999d4a0, C4<00>, C4<00>, C4<00>;
v0x55c80998ad20_0 .var "ALUControl", 1 0;
v0x55c80998ae20_0 .net "ALUOp", 0 0, L_0x55c80999ce30;  1 drivers
v0x55c80998af10_0 .net "ALUSrcA", 1 0, L_0x55c80999cca0;  alias, 1 drivers
v0x55c80998b010_0 .net "ALUSrcB", 1 0, L_0x55c80999cd90;  alias, 1 drivers
v0x55c80998b0e0_0 .net "AdrSrc", 0 0, L_0x55c80999cb20;  alias, 1 drivers
v0x55c80998b180_0 .net "Branch", 0 0, L_0x55c80999c6f0;  1 drivers
v0x55c80998b250_0 .var "FlagW", 1 0;
v0x55c80998b320_0 .net "Funct", 5 0, L_0x55c80999d540;  1 drivers
v0x55c80998b3f0_0 .net "IRWrite", 0 0, L_0x55c80999ca80;  alias, 1 drivers
v0x55c80998b550_0 .net "ImmSrc", 1 0, L_0x55c80999d120;  alias, 1 drivers
v0x55c80998b5f0_0 .net "MemW", 0 0, L_0x55c80999c790;  alias, 1 drivers
v0x55c80998b690_0 .net "NextPC", 0 0, L_0x55c80999c5c0;  alias, 1 drivers
v0x55c80998b730_0 .net "Op", 1 0, L_0x55c80999d4a0;  1 drivers
v0x55c80998b7d0_0 .net "PCS", 0 0, L_0x55c80999d0b0;  alias, 1 drivers
v0x55c80998b870_0 .net "Rd", 3 0, L_0x55c80999d680;  1 drivers
v0x55c80998b910_0 .net "RegSrc", 1 0, L_0x55c80999d280;  alias, 1 drivers
v0x55c80998b9b0_0 .net "RegW", 0 0, L_0x55c80999c8c0;  alias, 1 drivers
v0x55c80998bb60_0 .net "ResultSrc", 1 0, L_0x55c80999cc00;  alias, 1 drivers
L_0x7f04b2c6f018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55c80998bc00_0 .net/2u *"_ivl_0", 3 0, L_0x7f04b2c6f018;  1 drivers
L_0x7f04b2c6f060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55c80998bcc0_0 .net/2u *"_ivl_12", 1 0, L_0x7f04b2c6f060;  1 drivers
v0x55c80998bda0_0 .net *"_ivl_14", 0 0, L_0x55c80999d190;  1 drivers
L_0x7f04b2c6f0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c80998be60_0 .net/2u *"_ivl_19", 1 0, L_0x7f04b2c6f0a8;  1 drivers
v0x55c80998bf40_0 .net *"_ivl_2", 0 0, L_0x55c80999cfa0;  1 drivers
v0x55c80998c000_0 .net *"_ivl_21", 0 0, L_0x55c80999d320;  1 drivers
v0x55c80998c0c0_0 .net *"_ivl_4", 0 0, L_0x55c80999d040;  1 drivers
v0x55c80998c1a0_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c80998c240_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
E_0x55c8099046d0 .event edge, v0x55c809989c00_0, v0x55c80998a050_0, v0x55c80998ad20_0;
L_0x55c80999cfa0 .cmp/eq 4, L_0x55c80999d680, L_0x7f04b2c6f018;
L_0x55c80999d190 .cmp/eq 2, L_0x55c80999d4a0, L_0x7f04b2c6f060;
L_0x55c80999d280 .concat8 [ 1 1 0 0], L_0x55c80999d190, L_0x55c80999d320;
L_0x55c80999d320 .cmp/eq 2, L_0x55c80999d4a0, L_0x7f04b2c6f0a8;
S_0x55c809989020 .scope module, "fsm" "mainfsm" 10 43, 11 1 0, S_0x55c809988bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0x55c809989220 .param/l "ALUWB" 1 11 43, C4<1000>;
P_0x55c809989260 .param/l "BRANCH" 1 11 44, C4<1001>;
P_0x55c8099892a0 .param/l "DECODE" 1 11 36, C4<0001>;
P_0x55c8099892e0 .param/l "EXECUTEI" 1 11 42, C4<0111>;
P_0x55c809989320 .param/l "EXECUTER" 1 11 41, C4<0110>;
P_0x55c809989360 .param/l "FETCH" 1 11 35, C4<0000>;
P_0x55c8099893a0 .param/l "MEMADR" 1 11 37, C4<0010>;
P_0x55c8099893e0 .param/l "MEMREAD" 1 11 38, C4<0011>;
P_0x55c809989420 .param/l "MEMWB" 1 11 39, C4<0100>;
P_0x55c809989460 .param/l "MEMWRITE" 1 11 40, C4<0101>;
P_0x55c8099894a0 .param/l "UNKNOWN" 1 11 45, C4<1010>;
v0x55c809989c00_0 .net "ALUOp", 0 0, L_0x55c80999ce30;  alias, 1 drivers
v0x55c809989ce0_0 .net "ALUSrcA", 1 0, L_0x55c80999cca0;  alias, 1 drivers
v0x55c809989dc0_0 .net "ALUSrcB", 1 0, L_0x55c80999cd90;  alias, 1 drivers
v0x55c809989e80_0 .net "AdrSrc", 0 0, L_0x55c80999cb20;  alias, 1 drivers
v0x55c809989f40_0 .net "Branch", 0 0, L_0x55c80999c6f0;  alias, 1 drivers
v0x55c80998a050_0 .net "Funct", 5 0, L_0x55c80999d540;  alias, 1 drivers
v0x55c80998a130_0 .net "IRWrite", 0 0, L_0x55c80999ca80;  alias, 1 drivers
v0x55c80998a1f0_0 .net "MemW", 0 0, L_0x55c80999c790;  alias, 1 drivers
v0x55c80998a290_0 .net "NextPC", 0 0, L_0x55c80999c5c0;  alias, 1 drivers
v0x55c80998a360_0 .net "Op", 1 0, L_0x55c80999d4a0;  alias, 1 drivers
v0x55c80998a400_0 .net "RegW", 0 0, L_0x55c80999c8c0;  alias, 1 drivers
v0x55c80998a4d0_0 .net "ResultSrc", 1 0, L_0x55c80999cc00;  alias, 1 drivers
v0x55c80998a590_0 .net *"_ivl_12", 12 0, v0x55c80998a7a0_0;  1 drivers
v0x55c80998a670_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c80998a7a0_0 .var "controls", 12 0;
v0x55c80998a880_0 .var "nextstate", 3 0;
v0x55c80998a960_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
v0x55c80998aa00_0 .var "state", 3 0;
E_0x55c80995a300 .event edge, v0x55c80998aa00_0;
E_0x55c80995a770 .event edge, v0x55c80998aa00_0, v0x55c80998a360_0, v0x55c80998a050_0;
L_0x55c80999c5c0 .part v0x55c80998a7a0_0, 12, 1;
L_0x55c80999c6f0 .part v0x55c80998a7a0_0, 11, 1;
L_0x55c80999c790 .part v0x55c80998a7a0_0, 10, 1;
L_0x55c80999c8c0 .part v0x55c80998a7a0_0, 9, 1;
L_0x55c80999ca80 .part v0x55c80998a7a0_0, 8, 1;
L_0x55c80999cb20 .part v0x55c80998a7a0_0, 7, 1;
L_0x55c80999cc00 .part v0x55c80998a7a0_0, 5, 2;
L_0x55c80999cca0 .part v0x55c80998a7a0_0, 3, 2;
L_0x55c80999cd90 .part v0x55c80998a7a0_0, 1, 2;
L_0x55c80999ce30 .part v0x55c80998a7a0_0, 0, 1;
S_0x55c80998d7b0 .scope module, "dp" "datapath" 4 44, 12 1 0, S_0x55c809970750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 2 "ALUControl";
P_0x55c80998b490 .param/l "const4" 0 12 53, +C4<00000000000000000000000000000100>;
P_0x55c80998b4d0 .param/l "reg15" 0 12 52, C4<1111>;
v0x55c809997fd0_0 .net "A", 31 0, v0x55c809994700_0;  1 drivers
v0x55c809998100_0 .net "ALUControl", 1 0, v0x55c80998ad20_0;  alias, 1 drivers
v0x55c8099981c0_0 .net "ALUFlags", 3 0, L_0x55c8099b1f10;  alias, 1 drivers
v0x55c809998260_0 .net "ALUOut", 31 0, v0x55c80998e820_0;  1 drivers
v0x55c809998320_0 .net "ALUResult", 31 0, v0x55c80998eee0_0;  1 drivers
v0x55c809998430_0 .net "ALUSrcA", 1 0, L_0x55c80999cca0;  alias, 1 drivers
v0x55c8099984f0_0 .net "ALUSrcB", 1 0, L_0x55c80999cd90;  alias, 1 drivers
v0x55c809998640_0 .net "Adr", 31 0, L_0x55c80999e730;  alias, 1 drivers
v0x55c809998700_0 .net "AdrSrc", 0 0, L_0x55c80999cb20;  alias, 1 drivers
v0x55c8099988c0_0 .net "Data", 31 0, v0x55c809993170_0;  1 drivers
v0x55c809998960_0 .net "ExtImm", 31 0, v0x55c8099912f0_0;  1 drivers
v0x55c809998a20_0 .net "IRWrite", 0 0, L_0x55c80999ca80;  alias, 1 drivers
v0x55c809998b50_0 .net "ImmSrc", 1 0, L_0x55c80999d120;  alias, 1 drivers
v0x55c809998c10_0 .net "Instr", 31 0, v0x55c809993910_0;  alias, 1 drivers
v0x55c809998cd0_0 .net "PC", 31 0, v0x55c809991c40_0;  1 drivers
v0x55c809998d70_0 .net "PCWrite", 0 0, L_0x55c80999e140;  alias, 1 drivers
v0x55c809998e10_0 .net "RA1", 3 0, L_0x55c80999e860;  1 drivers
v0x55c809998fe0_0 .net "RA2", 3 0, L_0x55c80999ead0;  1 drivers
v0x55c8099990a0_0 .net "RD1", 31 0, L_0x55c80999f2b0;  1 drivers
v0x55c809999160_0 .net "RD2", 31 0, L_0x55c80999f770;  1 drivers
v0x55c809999270_0 .net "ReadData", 31 0, L_0x55c8099b2780;  alias, 1 drivers
v0x55c809999380_0 .net "RegSrc", 1 0, L_0x55c80999d280;  alias, 1 drivers
v0x55c809999490_0 .net "RegWrite", 0 0, L_0x55c80999e1b0;  alias, 1 drivers
v0x55c809999530_0 .net "Result", 31 0, L_0x55c8099b2480;  1 drivers
v0x55c8099995f0_0 .net "ResultSrc", 1 0, L_0x55c80999cc00;  alias, 1 drivers
v0x55c8099996b0_0 .net "SrcA", 31 0, L_0x55c80999fdf0;  1 drivers
v0x55c809999770_0 .net "SrcB", 31 0, L_0x55c8099a0220;  1 drivers
v0x55c809999880_0 .net "WriteData", 31 0, v0x55c809994000_0;  alias, 1 drivers
v0x55c809999990_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809999a30_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
L_0x55c80999e900 .part v0x55c809993910_0, 16, 4;
L_0x55c80999ea30 .part L_0x55c80999d280, 0, 1;
L_0x55c80999eb70 .part v0x55c809993910_0, 0, 4;
L_0x55c80999ec60 .part v0x55c809993910_0, 12, 4;
L_0x55c80999ed80 .part L_0x55c80999d280, 1, 1;
L_0x55c80999ee70 .part v0x55c809993910_0, 0, 24;
L_0x55c80999f900 .part v0x55c809993910_0, 12, 4;
S_0x55c80998dca0 .scope module, "ADRmux" "mux2" 12 64, 13 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x55c80998de80 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0x55c80998dfb0_0 .net "d0", 31 0, v0x55c809991c40_0;  alias, 1 drivers
v0x55c80998e0b0_0 .net "d1", 31 0, L_0x55c8099b2480;  alias, 1 drivers
v0x55c80998e190_0 .net "s", 0 0, L_0x55c80999cb20;  alias, 1 drivers
v0x55c80998e260_0 .net "y", 31 0, L_0x55c80999e730;  alias, 1 drivers
L_0x55c80999e730 .functor MUXZ 32, v0x55c809991c40_0, L_0x55c8099b2480, L_0x55c80999cb20, C4<>;
S_0x55c80998e3d0 .scope module, "ALUOUTreg" "flopr" 12 146, 9 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x55c80998e5d0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0x55c80998e6a0_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c80998e740_0 .net "d", 31 0, v0x55c80998eee0_0;  alias, 1 drivers
v0x55c80998e820_0 .var "q", 31 0;
v0x55c80998e910_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c80998ea60 .scope module, "BloqueAlu" "alu" 12 139, 14 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x55c8099b05d0 .functor NOT 33, L_0x55c8099b0530, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x55c8099b06e0 .functor NOT 1, L_0x55c8099b0e40, C4<0>, C4<0>, C4<0>;
L_0x55c8099b1030 .functor AND 1, L_0x55c8099b06e0, L_0x55c8099b0f40, C4<1>, C4<1>;
L_0x55c8099b1250 .functor NOT 1, L_0x55c8099b1140, C4<0>, C4<0>, C4<0>;
L_0x55c8099b11e0 .functor XOR 1, L_0x55c8099b1340, L_0x55c8099b13e0, C4<0>, C4<0>;
L_0x55c8099b1750 .functor XOR 1, L_0x55c8099b11e0, L_0x55c8099b15a0, C4<0>, C4<0>;
L_0x55c8099b18a0 .functor NOT 1, L_0x55c8099b1750, C4<0>, C4<0>, C4<0>;
L_0x55c8099b1960 .functor AND 1, L_0x55c8099b1250, L_0x55c8099b18a0, C4<1>, C4<1>;
L_0x55c8099b1c90 .functor XOR 1, L_0x55c8099b1ac0, L_0x55c8099b1bf0, C4<0>, C4<0>;
L_0x55c8099b1da0 .functor AND 1, L_0x55c8099b1960, L_0x55c8099b1c90, C4<1>, C4<1>;
v0x55c80998eca0_0 .net "ALUControl", 1 0, v0x55c80998ad20_0;  alias, 1 drivers
v0x55c80998edd0_0 .net "ALUFlags", 3 0, L_0x55c8099b1f10;  alias, 1 drivers
v0x55c80998eee0_0 .var "ALUResult", 31 0;
v0x55c80998ef80_0 .net "SrcA", 31 0, L_0x55c80999fdf0;  alias, 1 drivers
v0x55c80998f040_0 .net "SrcB", 31 0, L_0x55c8099a0220;  alias, 1 drivers
v0x55c80998f170_0 .net *"_ivl_0", 32 0, L_0x55c8099b03f0;  1 drivers
v0x55c80998f250_0 .net *"_ivl_10", 32 0, L_0x55c8099b05d0;  1 drivers
L_0x7f04b2c6f330 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c80998f330_0 .net/2u *"_ivl_12", 32 0, L_0x7f04b2c6f330;  1 drivers
v0x55c80998f410_0 .net *"_ivl_14", 32 0, L_0x55c8099b0640;  1 drivers
v0x55c80998f4f0_0 .net *"_ivl_16", 32 0, L_0x55c8099b0820;  1 drivers
L_0x7f04b2c6f378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c80998f5d0_0 .net *"_ivl_19", 0 0, L_0x7f04b2c6f378;  1 drivers
v0x55c80998f6b0_0 .net *"_ivl_20", 32 0, L_0x55c8099b0910;  1 drivers
L_0x7f04b2c6f3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c80998f790_0 .net/2u *"_ivl_26", 31 0, L_0x7f04b2c6f3c0;  1 drivers
L_0x7f04b2c6f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c80998f870_0 .net *"_ivl_3", 0 0, L_0x7f04b2c6f2a0;  1 drivers
v0x55c80998f950_0 .net *"_ivl_31", 0 0, L_0x55c8099b0e40;  1 drivers
v0x55c80998fa30_0 .net *"_ivl_32", 0 0, L_0x55c8099b06e0;  1 drivers
v0x55c80998fb10_0 .net *"_ivl_35", 0 0, L_0x55c8099b0f40;  1 drivers
v0x55c80998fd00_0 .net *"_ivl_39", 0 0, L_0x55c8099b1140;  1 drivers
v0x55c80998fde0_0 .net *"_ivl_40", 0 0, L_0x55c8099b1250;  1 drivers
v0x55c80998fec0_0 .net *"_ivl_43", 0 0, L_0x55c8099b1340;  1 drivers
v0x55c80998ffa0_0 .net *"_ivl_45", 0 0, L_0x55c8099b13e0;  1 drivers
v0x55c809990080_0 .net *"_ivl_46", 0 0, L_0x55c8099b11e0;  1 drivers
v0x55c809990160_0 .net *"_ivl_49", 0 0, L_0x55c8099b15a0;  1 drivers
v0x55c809990240_0 .net *"_ivl_5", 0 0, L_0x55c8099b0490;  1 drivers
v0x55c809990320_0 .net *"_ivl_50", 0 0, L_0x55c8099b1750;  1 drivers
v0x55c809990400_0 .net *"_ivl_52", 0 0, L_0x55c8099b18a0;  1 drivers
v0x55c8099904e0_0 .net *"_ivl_54", 0 0, L_0x55c8099b1960;  1 drivers
v0x55c8099905c0_0 .net *"_ivl_57", 0 0, L_0x55c8099b1ac0;  1 drivers
v0x55c8099906a0_0 .net *"_ivl_59", 0 0, L_0x55c8099b1bf0;  1 drivers
v0x55c809990780_0 .net *"_ivl_6", 32 0, L_0x55c8099b0530;  1 drivers
v0x55c809990860_0 .net *"_ivl_60", 0 0, L_0x55c8099b1c90;  1 drivers
L_0x7f04b2c6f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c809990940_0 .net *"_ivl_9", 0 0, L_0x7f04b2c6f2e8;  1 drivers
v0x55c809990a20_0 .net "carry", 0 0, L_0x55c8099b1030;  1 drivers
v0x55c809990cf0_0 .net "neg", 0 0, L_0x55c8099b0c20;  1 drivers
v0x55c809990db0_0 .net "overflow", 0 0, L_0x55c8099b1da0;  1 drivers
v0x55c809990e70_0 .net "sum", 32 0, L_0x55c8099b0ae0;  1 drivers
v0x55c809990f50_0 .net "zero", 0 0, L_0x55c8099b0da0;  1 drivers
E_0x55c8098cce10 .event edge, v0x55c80998ad20_0, v0x55c809990e70_0, v0x55c80998ef80_0, v0x55c80998f040_0;
L_0x55c8099b03f0 .concat [ 32 1 0 0], L_0x55c80999fdf0, L_0x7f04b2c6f2a0;
L_0x55c8099b0490 .part v0x55c80998ad20_0, 0, 1;
L_0x55c8099b0530 .concat [ 32 1 0 0], L_0x55c8099a0220, L_0x7f04b2c6f2e8;
L_0x55c8099b0640 .arith/sum 33, L_0x55c8099b05d0, L_0x7f04b2c6f330;
L_0x55c8099b0820 .concat [ 32 1 0 0], L_0x55c8099a0220, L_0x7f04b2c6f378;
L_0x55c8099b0910 .functor MUXZ 33, L_0x55c8099b0820, L_0x55c8099b0640, L_0x55c8099b0490, C4<>;
L_0x55c8099b0ae0 .arith/sum 33, L_0x55c8099b03f0, L_0x55c8099b0910;
L_0x55c8099b0c20 .part v0x55c80998eee0_0, 31, 1;
L_0x55c8099b0da0 .cmp/eq 32, v0x55c80998eee0_0, L_0x7f04b2c6f3c0;
L_0x55c8099b0e40 .part v0x55c80998ad20_0, 1, 1;
L_0x55c8099b0f40 .part L_0x55c8099b0ae0, 32, 1;
L_0x55c8099b1140 .part v0x55c80998ad20_0, 1, 1;
L_0x55c8099b1340 .part L_0x55c80999fdf0, 31, 1;
L_0x55c8099b13e0 .part L_0x55c8099a0220, 31, 1;
L_0x55c8099b15a0 .part v0x55c80998ad20_0, 0, 1;
L_0x55c8099b1ac0 .part L_0x55c80999fdf0, 31, 1;
L_0x55c8099b1bf0 .part L_0x55c8099b0ae0, 31, 1;
L_0x55c8099b1f10 .concat [ 1 1 1 1], L_0x55c8099b1da0, L_0x55c8099b1030, L_0x55c8099b0da0, L_0x55c8099b0c20;
S_0x55c8099910b0 .scope module, "BloqueExtend" "extend" 12 97, 15 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x55c8099912f0_0 .var "ExtImm", 31 0;
v0x55c8099913f0_0 .net "ImmSrc", 1 0, L_0x55c80999d120;  alias, 1 drivers
v0x55c809991500_0 .net "Instr", 23 0, L_0x55c80999ee70;  1 drivers
E_0x55c8099761c0 .event edge, v0x55c80998b550_0, v0x55c809991500_0;
S_0x55c809991640 .scope module, "PCreg" "flopenr" 12 56, 8 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x55c809991870 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000100000>;
v0x55c809991990_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809991a30_0 .net "d", 31 0, L_0x55c8099b2480;  alias, 1 drivers
v0x55c809991b20_0 .net "en", 0 0, L_0x55c80999e140;  alias, 1 drivers
v0x55c809991c40_0 .var "q", 31 0;
v0x55c809991ce0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c809991f40 .scope module, "RA1mux" "mux2" 12 85, 13 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x55c809992120 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v0x55c8099921f0_0 .net "d0", 3 0, L_0x55c80999e900;  1 drivers
L_0x7f04b2c6f0f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55c8099922f0_0 .net "d1", 3 0, L_0x7f04b2c6f0f0;  1 drivers
v0x55c8099923d0_0 .net "s", 0 0, L_0x55c80999ea30;  1 drivers
v0x55c8099924a0_0 .net "y", 3 0, L_0x55c80999e860;  alias, 1 drivers
L_0x55c80999e860 .functor MUXZ 4, L_0x55c80999e900, L_0x7f04b2c6f0f0, L_0x55c80999ea30, C4<>;
S_0x55c809992630 .scope module, "RA2mux" "mux2" 12 91, 13 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x55c809992810 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v0x55c8099928e0_0 .net "d0", 3 0, L_0x55c80999eb70;  1 drivers
v0x55c8099929e0_0 .net "d1", 3 0, L_0x55c80999ec60;  1 drivers
v0x55c809992ac0_0 .net "s", 0 0, L_0x55c80999ed80;  1 drivers
v0x55c809992b90_0 .net "y", 3 0, L_0x55c80999ead0;  alias, 1 drivers
L_0x55c80999ead0 .functor MUXZ 4, L_0x55c80999eb70, L_0x55c80999ec60, L_0x55c80999ed80, C4<>;
S_0x55c809992d20 .scope module, "REGdata" "flopr" 12 78, 9 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x55c809992f00 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0x55c809992fd0_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809993090_0 .net "d", 31 0, L_0x55c8099b2780;  alias, 1 drivers
v0x55c809993170_0 .var "q", 31 0;
v0x55c809993260_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c8099933b0 .scope module, "REGinstr" "flopenr" 12 71, 8 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x55c809991820 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000100000>;
v0x55c809993690_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809993750_0 .net "d", 31 0, L_0x55c8099b2780;  alias, 1 drivers
v0x55c809993840_0 .net "en", 0 0, L_0x55c80999ca80;  alias, 1 drivers
v0x55c809993910_0 .var "q", 31 0;
v0x55c8099939b0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c809993b40 .scope module, "RegisterA0" "flopr" 12 119, 9 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x55c809993d20 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0x55c809993e60_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809993f20_0 .net "d", 31 0, L_0x55c80999f770;  alias, 1 drivers
v0x55c809994000_0 .var "q", 31 0;
v0x55c8099940f0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c809994240 .scope module, "RegisterA1" "flopr" 12 113, 9 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x55c809994420 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0x55c809994560_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809994620_0 .net "d", 31 0, L_0x55c80999f2b0;  alias, 1 drivers
v0x55c809994700_0 .var "q", 31 0;
v0x55c8099947f0_0 .net "reset", 0 0, v0x55c80999c310_0;  alias, 1 drivers
S_0x55c809994940 .scope module, "RegisterFile" "regfile" 12 102, 16 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7f04b2c6f138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55c809994c90_0 .net/2u *"_ivl_0", 3 0, L_0x7f04b2c6f138;  1 drivers
L_0x7f04b2c6f1c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55c809994d90_0 .net/2u *"_ivl_12", 3 0, L_0x7f04b2c6f1c8;  1 drivers
v0x55c809994e70_0 .net *"_ivl_14", 0 0, L_0x55c80999f420;  1 drivers
v0x55c809994f10_0 .net *"_ivl_16", 31 0, L_0x55c80999f550;  1 drivers
v0x55c809994ff0_0 .net *"_ivl_18", 5 0, L_0x55c80999f630;  1 drivers
v0x55c809995120_0 .net *"_ivl_2", 0 0, L_0x55c80999efa0;  1 drivers
L_0x7f04b2c6f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c8099951e0_0 .net *"_ivl_21", 1 0, L_0x7f04b2c6f210;  1 drivers
v0x55c8099952c0_0 .net *"_ivl_4", 31 0, L_0x55c80999f0d0;  1 drivers
v0x55c8099953a0_0 .net *"_ivl_6", 5 0, L_0x55c80999f170;  1 drivers
L_0x7f04b2c6f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c809995480_0 .net *"_ivl_9", 1 0, L_0x7f04b2c6f180;  1 drivers
v0x55c809995560_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c809995600_0 .net "r15", 31 0, L_0x55c8099b2480;  alias, 1 drivers
v0x55c8099956c0_0 .net "ra1", 3 0, L_0x55c80999e860;  alias, 1 drivers
v0x55c809995780_0 .net "ra2", 3 0, L_0x55c80999ead0;  alias, 1 drivers
v0x55c809995820_0 .net "rd1", 31 0, L_0x55c80999f2b0;  alias, 1 drivers
v0x55c8099958f0_0 .net "rd2", 31 0, L_0x55c80999f770;  alias, 1 drivers
v0x55c8099959c0 .array "rf", 0 14, 31 0;
v0x55c809995b70_0 .net "wa3", 3 0, L_0x55c80999f900;  1 drivers
v0x55c809995c50_0 .net "wd3", 31 0, L_0x55c8099b2480;  alias, 1 drivers
v0x55c809995d10_0 .net "we3", 0 0, L_0x55c80999e1b0;  alias, 1 drivers
E_0x55c809976200 .event posedge, v0x55c809986870_0;
L_0x55c80999efa0 .cmp/eq 4, L_0x55c80999e860, L_0x7f04b2c6f138;
L_0x55c80999f0d0 .array/port v0x55c8099959c0, L_0x55c80999f170;
L_0x55c80999f170 .concat [ 4 2 0 0], L_0x55c80999e860, L_0x7f04b2c6f180;
L_0x55c80999f2b0 .functor MUXZ 32, L_0x55c80999f0d0, L_0x55c8099b2480, L_0x55c80999efa0, C4<>;
L_0x55c80999f420 .cmp/eq 4, L_0x55c80999ead0, L_0x7f04b2c6f1c8;
L_0x55c80999f550 .array/port v0x55c8099959c0, L_0x55c80999f630;
L_0x55c80999f630 .concat [ 4 2 0 0], L_0x55c80999ead0, L_0x7f04b2c6f210;
L_0x55c80999f770 .functor MUXZ 32, L_0x55c80999f550, L_0x55c8099b2480, L_0x55c80999f420, C4<>;
S_0x55c809995f70 .scope module, "ResultMux" "mux3" 12 152, 17 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x55c809996100 .param/l "WIDTH" 0 17 8, +C4<00000000000000000000000000100000>;
v0x55c809996250_0 .net *"_ivl_1", 0 0, L_0x55c8099b2140;  1 drivers
v0x55c809996350_0 .net *"_ivl_3", 0 0, L_0x55c8099b21e0;  1 drivers
v0x55c809996430_0 .net *"_ivl_4", 31 0, L_0x55c8099b2390;  1 drivers
v0x55c809996520_0 .net "d0", 31 0, v0x55c80998e820_0;  alias, 1 drivers
v0x55c809996610_0 .net "d1", 31 0, v0x55c809993170_0;  alias, 1 drivers
v0x55c809996700_0 .net "d2", 31 0, v0x55c80998eee0_0;  alias, 1 drivers
v0x55c8099967f0_0 .net "s", 1 0, L_0x55c80999cc00;  alias, 1 drivers
v0x55c8099968b0_0 .net "y", 31 0, L_0x55c8099b2480;  alias, 1 drivers
L_0x55c8099b2140 .part L_0x55c80999cc00, 1, 1;
L_0x55c8099b21e0 .part L_0x55c80999cc00, 0, 1;
L_0x55c8099b2390 .functor MUXZ 32, v0x55c80998e820_0, v0x55c809993170_0, L_0x55c8099b21e0, C4<>;
L_0x55c8099b2480 .functor MUXZ 32, L_0x55c8099b2390, v0x55c80998eee0_0, L_0x55c8099b2140, C4<>;
S_0x55c809996a10 .scope module, "SrcAmux" "mux3" 12 125, 17 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x55c809996ba0 .param/l "WIDTH" 0 17 8, +C4<00000000000000000000000000100000>;
v0x55c809996cf0_0 .net *"_ivl_1", 0 0, L_0x55c80999fab0;  1 drivers
v0x55c809996df0_0 .net *"_ivl_3", 0 0, L_0x55c80999fb50;  1 drivers
v0x55c809996ed0_0 .net *"_ivl_4", 31 0, L_0x55c80999fd00;  1 drivers
v0x55c809996fc0_0 .net "d0", 31 0, v0x55c809994700_0;  alias, 1 drivers
v0x55c8099970b0_0 .net "d1", 31 0, v0x55c809991c40_0;  alias, 1 drivers
v0x55c8099971f0_0 .net "d2", 31 0, v0x55c80998e820_0;  alias, 1 drivers
v0x55c809997300_0 .net "s", 1 0, L_0x55c80999cca0;  alias, 1 drivers
v0x55c8099973c0_0 .net "y", 31 0, L_0x55c80999fdf0;  alias, 1 drivers
L_0x55c80999fab0 .part L_0x55c80999cca0, 1, 1;
L_0x55c80999fb50 .part L_0x55c80999cca0, 0, 1;
L_0x55c80999fd00 .functor MUXZ 32, v0x55c809994700_0, v0x55c809991c40_0, L_0x55c80999fb50, C4<>;
L_0x55c80999fdf0 .functor MUXZ 32, L_0x55c80999fd00, v0x55c80998e820_0, L_0x55c80999fab0, C4<>;
S_0x55c809997500 .scope module, "SrcBmux" "mux3" 12 132, 17 1 0, S_0x55c80998d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x55c8099976e0 .param/l "WIDTH" 0 17 8, +C4<00000000000000000000000000100000>;
v0x55c809997800_0 .net *"_ivl_1", 0 0, L_0x55c80999ff30;  1 drivers
v0x55c809997900_0 .net *"_ivl_3", 0 0, L_0x55c80999ffd0;  1 drivers
v0x55c8099979e0_0 .net *"_ivl_4", 31 0, L_0x55c8099a0180;  1 drivers
v0x55c809997ad0_0 .net "d0", 31 0, v0x55c809994000_0;  alias, 1 drivers
v0x55c809997bc0_0 .net "d1", 31 0, v0x55c8099912f0_0;  alias, 1 drivers
L_0x7f04b2c6f258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c809997cb0_0 .net "d2", 31 0, L_0x7f04b2c6f258;  1 drivers
v0x55c809997d70_0 .net "s", 1 0, L_0x55c80999cd90;  alias, 1 drivers
v0x55c809997e30_0 .net "y", 31 0, L_0x55c8099a0220;  alias, 1 drivers
L_0x55c80999ff30 .part L_0x55c80999cd90, 1, 1;
L_0x55c80999ffd0 .part L_0x55c80999cd90, 0, 1;
L_0x55c8099a0180 .functor MUXZ 32, v0x55c809994000_0, v0x55c8099912f0_0, L_0x55c80999ffd0, C4<>;
L_0x55c8099a0220 .functor MUXZ 32, L_0x55c8099a0180, L_0x7f04b2c6f258, L_0x55c80999ff30, C4<>;
S_0x55c80999af00 .scope module, "mem" "mem" 3 25, 18 1 0, S_0x55c80995f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x55c8099b2780 .functor BUFZ 32, L_0x55c8099b25f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c80999b130 .array "RAM", 0 63, 31 0;
v0x55c80999b1f0_0 .net *"_ivl_0", 31 0, L_0x55c8099b25f0;  1 drivers
v0x55c80999b2d0_0 .net *"_ivl_3", 29 0, L_0x55c8099b2690;  1 drivers
v0x55c80999b390_0 .net "a", 31 0, L_0x55c80999e730;  alias, 1 drivers
v0x55c80999b450_0 .net "clk", 0 0, v0x55c80999c270_0;  alias, 1 drivers
v0x55c80999b700_0 .net "rd", 31 0, L_0x55c8099b2780;  alias, 1 drivers
v0x55c80999b7c0_0 .net "wd", 31 0, v0x55c809994000_0;  alias, 1 drivers
v0x55c80999b910_0 .net "we", 0 0, L_0x55c80999e220;  alias, 1 drivers
L_0x55c8099b25f0 .array/port v0x55c80999b130, L_0x55c8099b2690;
L_0x55c8099b2690 .part L_0x55c80999e730, 2, 30;
    .scope S_0x55c809989020;
T_0 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c80998a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c80998aa00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c80998a880_0;
    %assign/vec4 v0x55c80998aa00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c809989020;
T_1 ;
    %wait E_0x55c80995a770;
    %load/vec4 v0x55c80998aa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x55c80998a360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x55c80998a050_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x55c80998a050_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c80998a880_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c809989020;
T_2 ;
    %wait E_0x55c80995a300;
    %load/vec4 v0x55c80998aa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v0x55c80998a7a0_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c809988bf0;
T_3 ;
    %wait E_0x55c8099046d0;
    %load/vec4 v0x55c80998ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c80998b320_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55c80998ad20_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c80998ad20_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c80998ad20_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c80998ad20_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c80998ad20_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55c80998b320_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c80998b250_0, 4, 1;
    %load/vec4 v0x55c80998b320_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55c80998ad20_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c80998ad20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c80998b250_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c80998ad20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c80998b250_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c809987570;
T_4 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c809987ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8099879f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c809987930_0;
    %assign/vec4 v0x55c8099879f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c809986d60;
T_5 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c8099873d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c8099872f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c809987220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c809987160_0;
    %assign/vec4 v0x55c8099872f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c8099865a0;
T_6 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c809986bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c809986ad0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c809986a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55c809986950_0;
    %assign/vec4 v0x55c809986ad0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c8099661f0;
T_7 ;
    %wait E_0x55c8098e2690;
    %load/vec4 v0x55c80994cb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v0x55c809986460_0;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v0x55c809986460_0;
    %inv;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v0x55c8099550d0_0;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v0x55c8099550d0_0;
    %inv;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v0x55c8099862e0_0;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v0x55c8099862e0_0;
    %inv;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v0x55c8099863a0_0;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v0x55c8099863a0_0;
    %inv;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v0x55c8099550d0_0;
    %load/vec4 v0x55c809986460_0;
    %inv;
    %and;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v0x55c8099550d0_0;
    %load/vec4 v0x55c809986460_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0x55c80990c930_0;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v0x55c80990c930_0;
    %inv;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0x55c809986460_0;
    %inv;
    %load/vec4 v0x55c80990c930_0;
    %and;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0x55c809986460_0;
    %inv;
    %load/vec4 v0x55c80990c930_0;
    %and;
    %inv;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c80994b400_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c809991640;
T_8 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c809991ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c809991c40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c809991b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55c809991a30_0;
    %assign/vec4 v0x55c809991c40_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c8099933b0;
T_9 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c8099939b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c809993910_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c809993840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55c809993750_0;
    %assign/vec4 v0x55c809993910_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c809992d20;
T_10 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c809993260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c809993170_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c809993090_0;
    %assign/vec4 v0x55c809993170_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c8099910b0;
T_11 ;
    %wait E_0x55c8099761c0;
    %load/vec4 v0x55c8099913f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55c8099912f0_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55c809991500_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c8099912f0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55c809991500_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c8099912f0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55c809991500_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x55c809991500_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c8099912f0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c809994940;
T_12 ;
    %wait E_0x55c809976200;
    %load/vec4 v0x55c809995d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55c809995c50_0;
    %load/vec4 v0x55c809995b70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8099959c0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c809994240;
T_13 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c8099947f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c809994700_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55c809994620_0;
    %assign/vec4 v0x55c809994700_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c809993b40;
T_14 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c8099940f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c809994000_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c809993f20_0;
    %assign/vec4 v0x55c809994000_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c80998ea60;
T_15 ;
    %wait E_0x55c8098cce10;
    %load/vec4 v0x55c80998eca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x55c809990e70_0;
    %pad/u 32;
    %store/vec4 v0x55c80998eee0_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x55c809990e70_0;
    %pad/u 32;
    %store/vec4 v0x55c80998eee0_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x55c80998ef80_0;
    %load/vec4 v0x55c80998f040_0;
    %and;
    %store/vec4 v0x55c80998eee0_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0x55c80998ef80_0;
    %load/vec4 v0x55c80998f040_0;
    %or;
    %store/vec4 v0x55c80998eee0_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55c80998e3d0;
T_16 ;
    %wait E_0x55c809972f40;
    %load/vec4 v0x55c80998e910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c80998e820_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55c80998e740_0;
    %assign/vec4 v0x55c80998e820_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c80999af00;
T_17 ;
    %vpi_call 18 16 "$readmemh", "memfile.dat", v0x55c80999b130 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55c80999af00;
T_18 ;
    %wait E_0x55c809976200;
    %load/vec4 v0x55c80999b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55c80999b7c0_0;
    %load/vec4 v0x55c80999b390_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c80999b130, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55c8099763b0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c80999c310_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c80999c310_0, 0;
    %end;
    .thread T_19;
    .scope S_0x55c8099763b0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c80999c270_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c80999c270_0, 0;
    %delay 5, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c8099763b0;
T_21 ;
    %wait E_0x55c8098e2990;
    %load/vec4 v0x55c80999c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55c80999c030_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55c80999c1d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %vpi_call 2 34 "$display", "Simulation succeeded123" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55c80999c030_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_21.4, 6;
    %vpi_call 2 38 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
T_21.4 ;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55c8099763b0;
T_22 ;
    %vpi_call 2 42 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_final.v";
    "top.v";
    "arm.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopenr.v";
    "flopr.v";
    "decode.v";
    "mainfsm.v";
    "datapath.v";
    "mux2.v";
    "alu.v";
    "extend.v";
    "registerfile.v";
    "mux3.v";
    "mem.v";
