

================================================================
== Vitis HLS Report for 'matmul_Pipeline_readB'
================================================================
* Date:           Thu Jun 30 14:14:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16387|  16387|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |    16385|    16385|        18|         16|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     162|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     189|    -|
|Register         |        -|    -|    1597|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1597|     351|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_146_p2                  |         +|   0|  0|  11|          11|           1|
    |add_ln49_fu_192_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln51_fu_230_p2                  |         +|   0|  0|  10|          10|          10|
    |j_4_fu_277_p2                       |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage12_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage13_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage14_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage15_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage7_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage8_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage9_11001           |       and|   0|  0|   1|           1|           1|
    |ap_block_state10_pp0_stage9_iter0   |       and|   0|  0|   1|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state13_pp0_stage12_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state14_pp0_stage13_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state15_pp0_stage14_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state16_pp0_stage15_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state17_pp0_stage0_iter1   |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage2_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage3_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage4_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage5_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state7_pp0_stage6_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_block_state9_pp0_stage8_iter0    |       and|   0|  0|   1|           1|           1|
    |ap_ext_blocking_cur_n               |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                   |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op44_read_state2       |       and|   0|  0|   1|           1|           1|
    |ap_str_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |icmp_ln45_fu_140_p2                 |      icmp|   0|  0|   5|          11|          12|
    |icmp_ln47_fu_186_p2                 |      icmp|   0|  0|   5|          11|           6|
    |icmp_ln51_fu_156_p2                 |      icmp|   0|  0|   2|           5|           1|
    |i_2_fu_210_p3                       |    select|   0|  0|  32|           1|          32|
    |j_3_fu_198_p3                       |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 162|         133|         106|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  81|         17|    1|         17|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_empty_27_phi_fu_107_p4      |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter1_empty_27_reg_104  |   9|          2|  512|       1024|
    |ap_sig_allocacmp_itr                   |   9|          2|   11|         22|
    |gmem1_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_72                                |   9|          2|   32|         64|
    |itr_1_fu_76                            |   9|          2|   11|         22|
    |j_fu_68                                |   9|          2|   11|         22|
    |shiftreg2_fu_64                        |   9|          2|  496|        992|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 189|         41| 1591|       3197|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |   16|   0|   16|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_27_reg_104  |  512|   0|  512|          0|
    |gmem1_addr_read_10_reg_394             |   32|   0|   32|          0|
    |gmem1_addr_read_11_reg_399             |   32|   0|   32|          0|
    |gmem1_addr_read_12_reg_404             |   32|   0|   32|          0|
    |gmem1_addr_read_13_reg_409             |   32|   0|   32|          0|
    |gmem1_addr_read_14_reg_414             |   32|   0|   32|          0|
    |gmem1_addr_read_15_reg_424             |   32|   0|   32|          0|
    |gmem1_addr_read_1_reg_349              |   32|   0|   32|          0|
    |gmem1_addr_read_2_reg_354              |   32|   0|   32|          0|
    |gmem1_addr_read_3_reg_359              |   32|   0|   32|          0|
    |gmem1_addr_read_4_reg_364              |   32|   0|   32|          0|
    |gmem1_addr_read_5_reg_369              |   32|   0|   32|          0|
    |gmem1_addr_read_6_reg_374              |   32|   0|   32|          0|
    |gmem1_addr_read_7_reg_379              |   32|   0|   32|          0|
    |gmem1_addr_read_8_reg_384              |   32|   0|   32|          0|
    |gmem1_addr_read_9_reg_389              |   32|   0|   32|          0|
    |gmem1_addr_read_reg_344                |   32|   0|   32|          0|
    |i_fu_72                                |   32|   0|   32|          0|
    |icmp_ln45_reg_331                      |    1|   0|    1|          0|
    |icmp_ln45_reg_331_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln51_reg_335                      |    1|   0|    1|          0|
    |icmp_ln51_reg_335_pp0_iter1_reg        |    1|   0|    1|          0|
    |itr_1_fu_76                            |   11|   0|   11|          0|
    |j_fu_68                                |   11|   0|   11|          0|
    |shiftreg2_fu_64                        |  496|   0|  496|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1597|   0| 1597|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                  gmem1|       pointer|
|sext_ln45             |   in|   30|     ap_none|              sext_ln45|        scalar|
|B_V_address0          |  out|   10|   ap_memory|                    B_V|         array|
|B_V_ce0               |  out|    1|   ap_memory|                    B_V|         array|
|B_V_we0               |  out|    1|   ap_memory|                    B_V|         array|
|B_V_d0                |  out|   16|   ap_memory|                    B_V|         array|
+----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shiftreg2 = alloca i32 1"   --->   Operation 21 'alloca' 'shiftreg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%itr_1 = alloca i32 1"   --->   Operation 24 'alloca' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln45"   --->   Operation 25 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i30 %sext_ln45_read"   --->   Operation 26 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %itr_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%itr = load i11 %itr_1"   --->   Operation 33 'load' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.88ns)   --->   "%icmp_ln45 = icmp_eq  i11 %itr, i11 1024" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 34 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.48ns)   --->   "%add_ln45 = add i11 %itr, i11 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 35 'add' 'add_ln45' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split42, void %.preheader.preheader.preheader.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 36 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_28 = trunc i11 %itr"   --->   Operation 37 'trunc' 'empty_28' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%icmp_ln51 = icmp_eq  i5 %empty_28, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 38 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln45 = store i11 %add_ln45, i11 %itr_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 39 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i32 %sext_ln45_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 41 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 44 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [1/1] (7.30ns)   --->   "%gmem1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 45 'read' 'gmem1_addr_read_1' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [1/1] (7.30ns)   --->   "%gmem1_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 46 'read' 'gmem1_addr_read_2' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [1/1] (7.30ns)   --->   "%gmem1_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 47 'read' 'gmem1_addr_read_3' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [1/1] (7.30ns)   --->   "%gmem1_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 48 'read' 'gmem1_addr_read_4' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [1/1] (7.30ns)   --->   "%gmem1_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 49 'read' 'gmem1_addr_read_5' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [1/1] (7.30ns)   --->   "%gmem1_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 50 'read' 'gmem1_addr_read_6' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 51 [1/1] (7.30ns)   --->   "%gmem1_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 51 'read' 'gmem1_addr_read_7' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 52 [1/1] (7.30ns)   --->   "%gmem1_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 52 'read' 'gmem1_addr_read_8' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 53 [1/1] (7.30ns)   --->   "%gmem1_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 53 'read' 'gmem1_addr_read_9' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 54 [1/1] (7.30ns)   --->   "%gmem1_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 54 'read' 'gmem1_addr_read_10' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 55 [1/1] (7.30ns)   --->   "%gmem1_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 55 'read' 'gmem1_addr_read_11' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 56 [1/1] (7.30ns)   --->   "%gmem1_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 56 'read' 'gmem1_addr_read_12' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 57 [1/1] (7.30ns)   --->   "%gmem1_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 57 'read' 'gmem1_addr_read_13' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 58 [1/1] (7.30ns)   --->   "%gmem1_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 58 'read' 'gmem1_addr_read_14' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%shiftreg2_load = load i496 %shiftreg2"   --->   Operation 59 'load' 'shiftreg2_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%shiftreg2_cast = zext i496 %shiftreg2_load"   --->   Operation 60 'zext' 'shiftreg2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (1.29ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split42._crit_edge, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 61 'br' 'br_ln51' <Predicate = (!icmp_ln45)> <Delay = 1.29>
ST_17 : Operation 62 [1/1] (7.30ns)   --->   "%gmem1_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 62 'read' 'gmem1_addr_read_15' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 6.86>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%j_load = load i11 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 63 'load' 'j_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:49]   --->   Operation 64 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 65 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (1.88ns)   --->   "%icmp_ln47 = icmp_eq  i11 %j_load, i11 32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 66 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 67 [1/1] (1.89ns)   --->   "%add_ln49 = add i32 %i_load, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:49]   --->   Operation 67 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 68 [1/1] (0.79ns)   --->   "%j_3 = select i1 %icmp_ln47, i11 0, i11 %j_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 68 'select' 'j_3' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i11 %j_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 69 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.70ns)   --->   "%i_2 = select i1 %icmp_ln47, i32 %add_ln49, i32 %i_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 70 'select' 'i_2' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %i_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 71 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln51, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 72 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (1.41ns)   --->   "%add_ln51 = add i10 %tmp_3_cast, i10 %trunc_ln47" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 73 'add' 'add_ln51' <Predicate = (!icmp_ln45)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %add_ln51" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 74 'zext' 'zext_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln51" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 75 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln51_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %gmem1_addr_read_15, i32 %gmem1_addr_read_14, i32 %gmem1_addr_read_13, i32 %gmem1_addr_read_12, i32 %gmem1_addr_read_11, i32 %gmem1_addr_read_10, i32 %gmem1_addr_read_9, i32 %gmem1_addr_read_8, i32 %gmem1_addr_read_7, i32 %gmem1_addr_read_6, i32 %gmem1_addr_read_5, i32 %gmem1_addr_read_4, i32 %gmem1_addr_read_3, i32 %gmem1_addr_read_2, i32 %gmem1_addr_read_1, i32 %gmem1_addr_read" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 76 'bitconcatenate' 'or_ln51_s' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (1.29ns)   --->   "%br_ln51 = br void %.split42._crit_edge" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 77 'br' 'br_ln51' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 1.29>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%empty_27 = phi i512 %or_ln51_s, void, i512 %shiftreg2_cast, void %.split42" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 78 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i512 %empty_27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 79 'trunc' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty_27, i32 16, i32 511" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 80 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %trunc_ln51_2, i10 %B_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 81 'store' 'store_ln51' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1024> <RAM>
ST_18 : Operation 82 [1/1] (1.48ns)   --->   "%j_4 = add i11 %j_3, i11 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 82 'add' 'j_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln47 = store i32 %i_2, i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 83 'store' 'store_ln47' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln45 = store i11 %j_4, i11 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 84 'store' 'store_ln45' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln51 = store i496 %trunc_ln51_1, i496 %shiftreg2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 85 'store' 'store_ln51' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg2          (alloca           ) [ 0111111111111111111]
j                  (alloca           ) [ 0111111111111111111]
i                  (alloca           ) [ 0111111111111111111]
itr_1              (alloca           ) [ 0100000000000000000]
sext_ln45_read     (read             ) [ 0000000000000000000]
sext_ln45_cast     (sext             ) [ 0010000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
itr                (load             ) [ 0000000000000000000]
icmp_ln45          (icmp             ) [ 0111111111111111111]
add_ln45           (add              ) [ 0000000000000000000]
br_ln45            (br               ) [ 0000000000000000000]
empty_28           (trunc            ) [ 0000000000000000000]
icmp_ln51          (icmp             ) [ 0111111111111111111]
store_ln45         (store            ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000]
gmem1_addr         (getelementptr    ) [ 0101111111111111110]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000]
gmem1_addr_read    (read             ) [ 0111111111111111111]
gmem1_addr_read_1  (read             ) [ 0110111111111111111]
gmem1_addr_read_2  (read             ) [ 0110011111111111111]
gmem1_addr_read_3  (read             ) [ 0110001111111111111]
gmem1_addr_read_4  (read             ) [ 0110000111111111111]
gmem1_addr_read_5  (read             ) [ 0110000011111111111]
gmem1_addr_read_6  (read             ) [ 0110000001111111111]
gmem1_addr_read_7  (read             ) [ 0110000000111111111]
gmem1_addr_read_8  (read             ) [ 0110000000011111111]
gmem1_addr_read_9  (read             ) [ 0110000000001111111]
gmem1_addr_read_10 (read             ) [ 0110000000000111111]
gmem1_addr_read_11 (read             ) [ 0110000000000011111]
gmem1_addr_read_12 (read             ) [ 0110000000000001111]
gmem1_addr_read_13 (read             ) [ 0110000000000000111]
gmem1_addr_read_14 (read             ) [ 0110000000000000011]
shiftreg2_load     (load             ) [ 0000000000000000000]
shiftreg2_cast     (zext             ) [ 0110000000000000011]
br_ln51            (br               ) [ 0110000000000000011]
gmem1_addr_read_15 (read             ) [ 0010000000000000001]
j_load             (load             ) [ 0000000000000000000]
i_load             (load             ) [ 0000000000000000000]
specloopname_ln45  (specloopname     ) [ 0000000000000000000]
icmp_ln47          (icmp             ) [ 0000000000000000000]
add_ln49           (add              ) [ 0000000000000000000]
j_3                (select           ) [ 0000000000000000000]
trunc_ln47         (trunc            ) [ 0000000000000000000]
i_2                (select           ) [ 0000000000000000000]
trunc_ln51         (trunc            ) [ 0000000000000000000]
tmp_3_cast         (bitconcatenate   ) [ 0000000000000000000]
add_ln51           (add              ) [ 0000000000000000000]
zext_ln51          (zext             ) [ 0000000000000000000]
B_V_addr           (getelementptr    ) [ 0000000000000000000]
or_ln51_s          (bitconcatenate   ) [ 0000000000000000000]
br_ln51            (br               ) [ 0000000000000000000]
empty_27           (phi              ) [ 0010000000000000001]
trunc_ln51_2       (trunc            ) [ 0000000000000000000]
trunc_ln51_1       (partselect       ) [ 0000000000000000000]
store_ln51         (store            ) [ 0000000000000000000]
j_4                (add              ) [ 0000000000000000000]
store_ln47         (store            ) [ 0000000000000000000]
store_ln45         (store            ) [ 0000000000000000000]
store_ln51         (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="shiftreg2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="itr_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln45_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="30" slack="0"/>
<pin id="82" dir="0" index="1" bw="30" slack="0"/>
<pin id="83" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 gmem1_addr_read_1/3 gmem1_addr_read_2/4 gmem1_addr_read_3/5 gmem1_addr_read_4/6 gmem1_addr_read_5/7 gmem1_addr_read_6/8 gmem1_addr_read_7/9 gmem1_addr_read_8/10 gmem1_addr_read_9/11 gmem1_addr_read_10/12 gmem1_addr_read_11/13 gmem1_addr_read_12/14 gmem1_addr_read_13/15 gmem1_addr_read_14/16 gmem1_addr_read_15/17 "/>
</bind>
</comp>

<comp id="91" class="1004" name="B_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="10" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/18 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln51_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/18 "/>
</bind>
</comp>

<comp id="104" class="1005" name="empty_27_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="106" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_27 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_27_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="512" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="496" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_27/18 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln45_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="30" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="496" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="itr_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln45_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln45_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_28_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln51_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln45_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem1_addr_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shiftreg2_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="496" slack="16"/>
<pin id="175" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg2_load/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shiftreg2_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="496" slack="0"/>
<pin id="178" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg2_cast/17 "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="17"/>
<pin id="182" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/18 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="17"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/18 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln47_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/18 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln49_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/18 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/18 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln47_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/18 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/18 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln51_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/18 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_3_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/18 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln51_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/18 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln51_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/18 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln51_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="512" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="0" index="2" bw="32" slack="2"/>
<pin id="245" dir="0" index="3" bw="32" slack="3"/>
<pin id="246" dir="0" index="4" bw="32" slack="4"/>
<pin id="247" dir="0" index="5" bw="32" slack="5"/>
<pin id="248" dir="0" index="6" bw="32" slack="6"/>
<pin id="249" dir="0" index="7" bw="32" slack="7"/>
<pin id="250" dir="0" index="8" bw="32" slack="8"/>
<pin id="251" dir="0" index="9" bw="32" slack="9"/>
<pin id="252" dir="0" index="10" bw="32" slack="10"/>
<pin id="253" dir="0" index="11" bw="32" slack="11"/>
<pin id="254" dir="0" index="12" bw="32" slack="12"/>
<pin id="255" dir="0" index="13" bw="32" slack="13"/>
<pin id="256" dir="0" index="14" bw="32" slack="14"/>
<pin id="257" dir="0" index="15" bw="32" slack="15"/>
<pin id="258" dir="0" index="16" bw="32" slack="16"/>
<pin id="259" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln51_s/18 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln51_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="512" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_2/18 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln51_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="496" slack="0"/>
<pin id="269" dir="0" index="1" bw="512" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="10" slack="0"/>
<pin id="272" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_1/18 "/>
</bind>
</comp>

<comp id="277" class="1004" name="j_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/18 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln47_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="17"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln45_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="17"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/18 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln51_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="496" slack="0"/>
<pin id="295" dir="0" index="1" bw="496" slack="17"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/18 "/>
</bind>
</comp>

<comp id="298" class="1005" name="shiftreg2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="496" slack="0"/>
<pin id="300" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="j_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="319" class="1005" name="itr_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="itr_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="sext_ln45_cast_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln45_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln51_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="339" class="1005" name="gmem1_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="gmem1_addr_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="16"/>
<pin id="346" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="gmem1_addr_read_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="15"/>
<pin id="351" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="gmem1_addr_read_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="14"/>
<pin id="356" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="gmem1_addr_read_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="13"/>
<pin id="361" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="gmem1_addr_read_4_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="12"/>
<pin id="366" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_4 "/>
</bind>
</comp>

<comp id="369" class="1005" name="gmem1_addr_read_5_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="11"/>
<pin id="371" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_5 "/>
</bind>
</comp>

<comp id="374" class="1005" name="gmem1_addr_read_6_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="10"/>
<pin id="376" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_6 "/>
</bind>
</comp>

<comp id="379" class="1005" name="gmem1_addr_read_7_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="9"/>
<pin id="381" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_7 "/>
</bind>
</comp>

<comp id="384" class="1005" name="gmem1_addr_read_8_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="8"/>
<pin id="386" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_8 "/>
</bind>
</comp>

<comp id="389" class="1005" name="gmem1_addr_read_9_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="7"/>
<pin id="391" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_9 "/>
</bind>
</comp>

<comp id="394" class="1005" name="gmem1_addr_read_10_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="6"/>
<pin id="396" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_10 "/>
</bind>
</comp>

<comp id="399" class="1005" name="gmem1_addr_read_11_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="5"/>
<pin id="401" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_11 "/>
</bind>
</comp>

<comp id="404" class="1005" name="gmem1_addr_read_12_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="4"/>
<pin id="406" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_12 "/>
</bind>
</comp>

<comp id="409" class="1005" name="gmem1_addr_read_13_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="3"/>
<pin id="411" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_13 "/>
</bind>
</comp>

<comp id="414" class="1005" name="gmem1_addr_read_14_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2"/>
<pin id="416" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_14 "/>
</bind>
</comp>

<comp id="419" class="1005" name="shiftreg2_cast_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="512" slack="1"/>
<pin id="421" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shiftreg2_cast "/>
</bind>
</comp>

<comp id="424" class="1005" name="gmem1_addr_read_15_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="116"><net_src comp="80" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="146" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="167" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="180" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="186" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="192" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="183" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="206" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="261"><net_src comp="241" pin="17"/><net_sink comp="107" pin=0"/></net>

<net id="265"><net_src comp="107" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="107" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="198" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="210" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="277" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="267" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="64" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="308"><net_src comp="68" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="315"><net_src comp="72" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="322"><net_src comp="76" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="329"><net_src comp="113" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="334"><net_src comp="140" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="156" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="167" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="347"><net_src comp="86" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="241" pin=16"/></net>

<net id="352"><net_src comp="86" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="241" pin=15"/></net>

<net id="357"><net_src comp="86" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="241" pin=14"/></net>

<net id="362"><net_src comp="86" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="241" pin=13"/></net>

<net id="367"><net_src comp="86" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="241" pin=12"/></net>

<net id="372"><net_src comp="86" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="241" pin=11"/></net>

<net id="377"><net_src comp="86" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="241" pin=10"/></net>

<net id="382"><net_src comp="86" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="241" pin=9"/></net>

<net id="387"><net_src comp="86" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="241" pin=8"/></net>

<net id="392"><net_src comp="86" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="241" pin=7"/></net>

<net id="397"><net_src comp="86" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="402"><net_src comp="86" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="407"><net_src comp="86" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="412"><net_src comp="86" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="417"><net_src comp="86" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="422"><net_src comp="176" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="427"><net_src comp="86" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="241" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: B_V | {18 }
 - Input state : 
	Port: matmul_Pipeline_readB : gmem1 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: matmul_Pipeline_readB : sext_ln45 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		itr : 1
		icmp_ln45 : 2
		add_ln45 : 2
		br_ln45 : 3
		empty_28 : 2
		icmp_ln51 : 3
		store_ln45 : 3
	State 2
		gmem1_addr_read : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		shiftreg2_cast : 1
	State 18
		icmp_ln47 : 1
		add_ln49 : 1
		j_3 : 2
		trunc_ln47 : 3
		i_2 : 2
		trunc_ln51 : 3
		tmp_3_cast : 4
		add_ln51 : 5
		zext_ln51 : 6
		B_V_addr : 7
		empty_27 : 1
		trunc_ln51_2 : 2
		trunc_ln51_1 : 2
		store_ln51 : 8
		j_4 : 3
		store_ln47 : 3
		store_ln45 : 4
		store_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln45_fu_146      |    0    |    11   |
|    add   |      add_ln49_fu_192      |    0    |    32   |
|          |      add_ln51_fu_230      |    0    |    10   |
|          |         j_4_fu_277        |    0    |    11   |
|----------|---------------------------|---------|---------|
|  select  |         j_3_fu_198        |    0    |    11   |
|          |         i_2_fu_210        |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln45_fu_140     |    0    |    5    |
|   icmp   |      icmp_ln51_fu_156     |    0    |    2    |
|          |      icmp_ln47_fu_186     |    0    |    5    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln45_read_read_fu_80 |    0    |    0    |
|          |       grp_read_fu_86      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln45_cast_fu_113   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      empty_28_fu_152      |    0    |    0    |
|   trunc  |     trunc_ln47_fu_206     |    0    |    0    |
|          |     trunc_ln51_fu_218     |    0    |    0    |
|          |    trunc_ln51_2_fu_262    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   shiftreg2_cast_fu_176   |    0    |    0    |
|          |      zext_ln51_fu_236     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     tmp_3_cast_fu_222     |    0    |    0    |
|          |      or_ln51_s_fu_241     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln51_1_fu_267    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   119   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     empty_27_reg_104     |   512  |
|gmem1_addr_read_10_reg_394|   32   |
|gmem1_addr_read_11_reg_399|   32   |
|gmem1_addr_read_12_reg_404|   32   |
|gmem1_addr_read_13_reg_409|   32   |
|gmem1_addr_read_14_reg_414|   32   |
|gmem1_addr_read_15_reg_424|   32   |
| gmem1_addr_read_1_reg_349|   32   |
| gmem1_addr_read_2_reg_354|   32   |
| gmem1_addr_read_3_reg_359|   32   |
| gmem1_addr_read_4_reg_364|   32   |
| gmem1_addr_read_5_reg_369|   32   |
| gmem1_addr_read_6_reg_374|   32   |
| gmem1_addr_read_7_reg_379|   32   |
| gmem1_addr_read_8_reg_384|   32   |
| gmem1_addr_read_9_reg_389|   32   |
|  gmem1_addr_read_reg_344 |   32   |
|    gmem1_addr_reg_339    |   32   |
|         i_reg_312        |   32   |
|     icmp_ln45_reg_331    |    1   |
|     icmp_ln51_reg_335    |    1   |
|       itr_1_reg_319      |   11   |
|         j_reg_305        |   11   |
|  sext_ln45_cast_reg_326  |   32   |
|  shiftreg2_cast_reg_419  |   512  |
|     shiftreg2_reg_298    |   496  |
+--------------------------+--------+
|           Total          |  2152  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| grp_read_fu_86 |  p1  |   2  |  32  |   64   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   64   ||  1.298  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2152  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2152  |   128  |
+-----------+--------+--------+--------+
