--
--	Conversion of Control.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Nov 16 11:41:58 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LeftEyebrow:PWMUDB:km_run\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_31 : bit;
SIGNAL one : bit;
SIGNAL \LeftEyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:control_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:reset\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:status_0\ : bit;
SIGNAL \LeftEyebrow:Net_55\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:nc4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:nc6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:nc7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyebrow:PWMUDB:compare1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:compare2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \LeftEyebrow:Net_101\ : bit;
SIGNAL \LeftEyebrow:Net_96\ : bit;
SIGNAL Net_47 : bit;
SIGNAL Net_48 : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODIN1_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODIN1_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_55 : bit;
SIGNAL Net_49 : bit;
SIGNAL Net_46 : bit;
SIGNAL \LeftEyebrow:Net_113\ : bit;
SIGNAL \LeftEyebrow:Net_107\ : bit;
SIGNAL \LeftEyebrow:Net_114\ : bit;
SIGNAL tmpOE__LeftEyebrow1_net_0 : bit;
SIGNAL tmpFB_0__LeftEyebrow1_net_0 : bit;
SIGNAL tmpIO_0__LeftEyebrow1_net_0 : bit;
TERMINAL tmpSIOVREF__LeftEyebrow1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftEyebrow1_net_0 : bit;
SIGNAL tmpOE__LeftEyebrow2_net_0 : bit;
SIGNAL tmpFB_0__LeftEyebrow2_net_0 : bit;
SIGNAL tmpIO_0__LeftEyebrow2_net_0 : bit;
TERMINAL tmpSIOVREF__LeftEyebrow2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftEyebrow2_net_0 : bit;
SIGNAL \RightEyebrow:PWMUDB:km_run\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_59 : bit;
SIGNAL \RightEyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:control_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \RightEyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \RightEyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \RightEyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \RightEyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RightEyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \RightEyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \RightEyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \RightEyebrow:PWMUDB:reset\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:status_0\ : bit;
SIGNAL \RightEyebrow:Net_55\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \RightEyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:nc4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:nc6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:nc7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyebrow:PWMUDB:compare1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:compare2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \RightEyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RightEyebrow:Net_101\ : bit;
SIGNAL \RightEyebrow:Net_96\ : bit;
SIGNAL Net_61 : bit;
SIGNAL Net_62 : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODIN2_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODIN2_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_525 : bit;
SIGNAL Net_519 : bit;
SIGNAL Net_518 : bit;
SIGNAL \RightEyebrow:Net_113\ : bit;
SIGNAL \RightEyebrow:Net_107\ : bit;
SIGNAL \RightEyebrow:Net_114\ : bit;
SIGNAL tmpOE__RightEyebrow1_net_0 : bit;
SIGNAL tmpFB_0__RightEyebrow1_net_0 : bit;
SIGNAL tmpIO_0__RightEyebrow1_net_0 : bit;
TERMINAL tmpSIOVREF__RightEyebrow1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightEyebrow1_net_0 : bit;
SIGNAL tmpOE__RightEyebrow2_net_0 : bit;
SIGNAL tmpFB_0__RightEyebrow2_net_0 : bit;
SIGNAL tmpIO_0__RightEyebrow2_net_0 : bit;
TERMINAL tmpSIOVREF__RightEyebrow2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightEyebrow2_net_0 : bit;
SIGNAL \LeftEyeball:PWMUDB:km_run\ : bit;
SIGNAL \LeftEyeball:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_86 : bit;
SIGNAL \LeftEyeball:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:control_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ctrl_enable\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:prevCapture\ : bit;
SIGNAL \LeftEyeball:PWMUDB:capt_rising\ : bit;
SIGNAL \LeftEyeball:PWMUDB:capt_falling\ : bit;
SIGNAL \LeftEyeball:PWMUDB:hwCapture\ : bit;
SIGNAL \LeftEyeball:PWMUDB:hwEnable\ : bit;
SIGNAL \LeftEyeball:PWMUDB:trig_last\ : bit;
SIGNAL \LeftEyeball:PWMUDB:trig_rise\ : bit;
SIGNAL \LeftEyeball:PWMUDB:trig_fall\ : bit;
SIGNAL \LeftEyeball:PWMUDB:trig_out\ : bit;
SIGNAL \LeftEyeball:PWMUDB:runmode_enable\ : bit;
SIGNAL \LeftEyeball:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:final_enable\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \LeftEyeball:PWMUDB:tc_i\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sc_kill\ : bit;
SIGNAL \LeftEyeball:PWMUDB:min_kill\ : bit;
SIGNAL \LeftEyeball:PWMUDB:final_kill\ : bit;
SIGNAL \LeftEyeball:PWMUDB:km_tc\ : bit;
SIGNAL \LeftEyeball:PWMUDB:db_tc\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_sel\ : bit;
SIGNAL \LeftEyeball:PWMUDB:reset\ : bit;
SIGNAL \LeftEyeball:PWMUDB:status_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:status_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:status_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:status_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:status_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:status_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:status_0\ : bit;
SIGNAL \LeftEyeball:Net_55\ : bit;
SIGNAL \LeftEyeball:PWMUDB:prevCompare1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1_status\ : bit;
SIGNAL \LeftEyeball:PWMUDB:prevCompare2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp2_status\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \LeftEyeball:PWMUDB:final_kill_reg\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \LeftEyeball:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \LeftEyeball:PWMUDB:fifo_full\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cs_addr_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cs_addr_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cs_addr_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:final_capture\ : bit;
SIGNAL \LeftEyeball:PWMUDB:nc2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:nc3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:nc1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:nc4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:nc5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:nc6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:nc7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1_eq\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1_less\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:cmp2_eq\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp2_less\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:fifo_nempty\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LeftEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LeftEyeball:PWMUDB:compare1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:compare2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm_i\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm1_i\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm2_i\ : bit;
SIGNAL \LeftEyeball:PWMUDB:tc_i_reg\ : bit;
SIGNAL \LeftEyeball:Net_101\ : bit;
SIGNAL \LeftEyeball:Net_96\ : bit;
SIGNAL Net_88 : bit;
SIGNAL Net_89 : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm_temp\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODIN3_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODIN3_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_701 : bit;
SIGNAL Net_695 : bit;
SIGNAL Net_694 : bit;
SIGNAL \LeftEyeball:Net_113\ : bit;
SIGNAL \LeftEyeball:Net_107\ : bit;
SIGNAL \LeftEyeball:Net_114\ : bit;
SIGNAL tmpOE__LeftEyeballTop_net_0 : bit;
SIGNAL tmpFB_0__LeftEyeballTop_net_0 : bit;
SIGNAL tmpIO_0__LeftEyeballTop_net_0 : bit;
TERMINAL tmpSIOVREF__LeftEyeballTop_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftEyeballTop_net_0 : bit;
SIGNAL tmpOE__LeftEyeballBottom_net_0 : bit;
SIGNAL tmpFB_0__LeftEyeballBottom_net_0 : bit;
SIGNAL tmpIO_0__LeftEyeballBottom_net_0 : bit;
TERMINAL tmpSIOVREF__LeftEyeballBottom_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LeftEyeballBottom_net_0 : bit;
SIGNAL \RightEyeball:PWMUDB:km_run\ : bit;
SIGNAL \RightEyeball:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_124 : bit;
SIGNAL \RightEyeball:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_7\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:control_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RightEyeball:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:prevCapture\ : bit;
SIGNAL \RightEyeball:PWMUDB:capt_rising\ : bit;
SIGNAL \RightEyeball:PWMUDB:capt_falling\ : bit;
SIGNAL \RightEyeball:PWMUDB:hwCapture\ : bit;
SIGNAL \RightEyeball:PWMUDB:hwEnable\ : bit;
SIGNAL \RightEyeball:PWMUDB:trig_last\ : bit;
SIGNAL \RightEyeball:PWMUDB:trig_rise\ : bit;
SIGNAL \RightEyeball:PWMUDB:trig_fall\ : bit;
SIGNAL \RightEyeball:PWMUDB:trig_out\ : bit;
SIGNAL \RightEyeball:PWMUDB:runmode_enable\ : bit;
SIGNAL \RightEyeball:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:final_enable\ : bit;
SIGNAL \RightEyeball:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RightEyeball:PWMUDB:tc_i\ : bit;
SIGNAL \RightEyeball:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RightEyeball:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:sc_kill\ : bit;
SIGNAL \RightEyeball:PWMUDB:min_kill\ : bit;
SIGNAL \RightEyeball:PWMUDB:final_kill\ : bit;
SIGNAL \RightEyeball:PWMUDB:km_tc\ : bit;
SIGNAL \RightEyeball:PWMUDB:db_tc\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_sel\ : bit;
SIGNAL \RightEyeball:PWMUDB:reset\ : bit;
SIGNAL \RightEyeball:PWMUDB:status_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:status_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:status_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:status_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:status_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:status_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:status_0\ : bit;
SIGNAL \RightEyeball:Net_55\ : bit;
SIGNAL \RightEyeball:PWMUDB:prevCompare1\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1_status\ : bit;
SIGNAL \RightEyeball:PWMUDB:prevCompare2\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp2\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp2_status\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \RightEyeball:PWMUDB:final_kill_reg\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \RightEyeball:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \RightEyeball:PWMUDB:fifo_full\ : bit;
SIGNAL \RightEyeball:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:final_capture\ : bit;
SIGNAL \RightEyeball:PWMUDB:nc2\ : bit;
SIGNAL \RightEyeball:PWMUDB:nc3\ : bit;
SIGNAL \RightEyeball:PWMUDB:nc1\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:nc4\ : bit;
SIGNAL \RightEyeball:PWMUDB:nc5\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:nc6\ : bit;
SIGNAL \RightEyeball:PWMUDB:nc7\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1_less\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp2_less\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RightEyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RightEyeball:PWMUDB:compare1\ : bit;
SIGNAL \RightEyeball:PWMUDB:compare2\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm_i\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm1_i\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm2_i\ : bit;
SIGNAL \RightEyeball:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RightEyeball:Net_101\ : bit;
SIGNAL \RightEyeball:Net_96\ : bit;
SIGNAL Net_126 : bit;
SIGNAL Net_127 : bit;
SIGNAL \RightEyeball:PWMUDB:pwm_temp\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODIN4_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODIN4_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_756 : bit;
SIGNAL Net_750 : bit;
SIGNAL Net_749 : bit;
SIGNAL \RightEyeball:Net_113\ : bit;
SIGNAL \RightEyeball:Net_107\ : bit;
SIGNAL \RightEyeball:Net_114\ : bit;
SIGNAL tmpOE__RightEyeballTop_net_0 : bit;
SIGNAL tmpFB_0__RightEyeballTop_net_0 : bit;
SIGNAL tmpIO_0__RightEyeballTop_net_0 : bit;
TERMINAL tmpSIOVREF__RightEyeballTop_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightEyeballTop_net_0 : bit;
SIGNAL tmpOE__RightEyeballBottom_net_0 : bit;
SIGNAL tmpFB_0__RightEyeballBottom_net_0 : bit;
SIGNAL tmpIO_0__RightEyeballBottom_net_0 : bit;
TERMINAL tmpSIOVREF__RightEyeballBottom_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RightEyeballBottom_net_0 : bit;
SIGNAL \Eyelids:PWMUDB:km_run\ : bit;
SIGNAL \Eyelids:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_173 : bit;
SIGNAL \Eyelids:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Eyelids:PWMUDB:control_7\ : bit;
SIGNAL \Eyelids:PWMUDB:control_6\ : bit;
SIGNAL \Eyelids:PWMUDB:control_5\ : bit;
SIGNAL \Eyelids:PWMUDB:control_4\ : bit;
SIGNAL \Eyelids:PWMUDB:control_3\ : bit;
SIGNAL \Eyelids:PWMUDB:control_2\ : bit;
SIGNAL \Eyelids:PWMUDB:control_1\ : bit;
SIGNAL \Eyelids:PWMUDB:control_0\ : bit;
SIGNAL \Eyelids:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Eyelids:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Eyelids:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Eyelids:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Eyelids:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Eyelids:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Eyelids:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Eyelids:PWMUDB:prevCapture\ : bit;
SIGNAL \Eyelids:PWMUDB:capt_rising\ : bit;
SIGNAL \Eyelids:PWMUDB:capt_falling\ : bit;
SIGNAL \Eyelids:PWMUDB:hwCapture\ : bit;
SIGNAL \Eyelids:PWMUDB:hwEnable\ : bit;
SIGNAL \Eyelids:PWMUDB:trig_last\ : bit;
SIGNAL \Eyelids:PWMUDB:trig_rise\ : bit;
SIGNAL \Eyelids:PWMUDB:trig_fall\ : bit;
SIGNAL \Eyelids:PWMUDB:trig_out\ : bit;
SIGNAL \Eyelids:PWMUDB:runmode_enable\ : bit;
SIGNAL \Eyelids:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:final_enable\ : bit;
SIGNAL \Eyelids:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Eyelids:PWMUDB:tc_i\ : bit;
SIGNAL \Eyelids:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Eyelids:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:sc_kill\ : bit;
SIGNAL \Eyelids:PWMUDB:min_kill\ : bit;
SIGNAL \Eyelids:PWMUDB:final_kill\ : bit;
SIGNAL \Eyelids:PWMUDB:km_tc\ : bit;
SIGNAL \Eyelids:PWMUDB:db_tc\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_1\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_0\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_sel\ : bit;
SIGNAL \Eyelids:PWMUDB:reset\ : bit;
SIGNAL \Eyelids:PWMUDB:status_6\ : bit;
SIGNAL \Eyelids:PWMUDB:status_5\ : bit;
SIGNAL \Eyelids:PWMUDB:status_4\ : bit;
SIGNAL \Eyelids:PWMUDB:status_3\ : bit;
SIGNAL \Eyelids:PWMUDB:status_2\ : bit;
SIGNAL \Eyelids:PWMUDB:status_1\ : bit;
SIGNAL \Eyelids:PWMUDB:status_0\ : bit;
SIGNAL \Eyelids:Net_55\ : bit;
SIGNAL \Eyelids:PWMUDB:prevCompare1\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1_status\ : bit;
SIGNAL \Eyelids:PWMUDB:prevCompare2\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp2\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp2_status\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Eyelids:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Eyelids:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Eyelids:PWMUDB:fifo_full\ : bit;
SIGNAL \Eyelids:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Eyelids:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Eyelids:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Eyelids:PWMUDB:final_capture\ : bit;
SIGNAL \Eyelids:PWMUDB:nc2\ : bit;
SIGNAL \Eyelids:PWMUDB:nc3\ : bit;
SIGNAL \Eyelids:PWMUDB:nc1\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:nc4\ : bit;
SIGNAL \Eyelids:PWMUDB:nc5\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:nc6\ : bit;
SIGNAL \Eyelids:PWMUDB:nc7\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1_less\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp2_less\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eyelids:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eyelids:PWMUDB:compare1\ : bit;
SIGNAL \Eyelids:PWMUDB:compare2\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm_i\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm1_i\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm2_i\ : bit;
SIGNAL \Eyelids:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Eyelids:Net_101\ : bit;
SIGNAL \Eyelids:Net_96\ : bit;
SIGNAL Net_175 : bit;
SIGNAL Net_176 : bit;
SIGNAL \Eyelids:PWMUDB:pwm_temp\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \Eyelids:PWMUDB:MODIN5_1\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \Eyelids:PWMUDB:MODIN5_0\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \Eyelids:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_800 : bit;
SIGNAL Net_794 : bit;
SIGNAL Net_793 : bit;
SIGNAL \Eyelids:Net_113\ : bit;
SIGNAL \Eyelids:Net_107\ : bit;
SIGNAL \Eyelids:Net_114\ : bit;
SIGNAL tmpOE__EyelidTilt_net_0 : bit;
SIGNAL tmpFB_0__EyelidTilt_net_0 : bit;
SIGNAL tmpIO_0__EyelidTilt_net_0 : bit;
TERMINAL tmpSIOVREF__EyelidTilt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EyelidTilt_net_0 : bit;
SIGNAL tmpOE__EyelidClose_net_0 : bit;
SIGNAL tmpFB_0__EyelidClose_net_0 : bit;
SIGNAL tmpIO_0__EyelidClose_net_0 : bit;
TERMINAL tmpSIOVREF__EyelidClose_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EyelidClose_net_0 : bit;
SIGNAL \Mouth:PWMUDB:km_run\ : bit;
SIGNAL \Mouth:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_233 : bit;
SIGNAL \Mouth:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Mouth:PWMUDB:control_7\ : bit;
SIGNAL \Mouth:PWMUDB:control_6\ : bit;
SIGNAL \Mouth:PWMUDB:control_5\ : bit;
SIGNAL \Mouth:PWMUDB:control_4\ : bit;
SIGNAL \Mouth:PWMUDB:control_3\ : bit;
SIGNAL \Mouth:PWMUDB:control_2\ : bit;
SIGNAL \Mouth:PWMUDB:control_1\ : bit;
SIGNAL \Mouth:PWMUDB:control_0\ : bit;
SIGNAL \Mouth:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Mouth:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Mouth:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Mouth:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Mouth:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Mouth:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Mouth:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Mouth:PWMUDB:prevCapture\ : bit;
SIGNAL \Mouth:PWMUDB:capt_rising\ : bit;
SIGNAL \Mouth:PWMUDB:capt_falling\ : bit;
SIGNAL \Mouth:PWMUDB:hwCapture\ : bit;
SIGNAL \Mouth:PWMUDB:hwEnable\ : bit;
SIGNAL \Mouth:PWMUDB:trig_last\ : bit;
SIGNAL \Mouth:PWMUDB:trig_rise\ : bit;
SIGNAL \Mouth:PWMUDB:trig_fall\ : bit;
SIGNAL \Mouth:PWMUDB:trig_out\ : bit;
SIGNAL \Mouth:PWMUDB:runmode_enable\ : bit;
SIGNAL \Mouth:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Mouth:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Mouth:PWMUDB:final_enable\ : bit;
SIGNAL \Mouth:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Mouth:PWMUDB:tc_i\ : bit;
SIGNAL \Mouth:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Mouth:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Mouth:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Mouth:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Mouth:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Mouth:PWMUDB:sc_kill\ : bit;
SIGNAL \Mouth:PWMUDB:min_kill\ : bit;
SIGNAL \Mouth:PWMUDB:final_kill\ : bit;
SIGNAL \Mouth:PWMUDB:km_tc\ : bit;
SIGNAL \Mouth:PWMUDB:db_tc\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_1\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_0\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Mouth:PWMUDB:dith_sel\ : bit;
SIGNAL \Mouth:PWMUDB:reset\ : bit;
SIGNAL \Mouth:PWMUDB:status_6\ : bit;
SIGNAL \Mouth:PWMUDB:status_5\ : bit;
SIGNAL \Mouth:PWMUDB:status_4\ : bit;
SIGNAL \Mouth:PWMUDB:status_3\ : bit;
SIGNAL \Mouth:PWMUDB:status_2\ : bit;
SIGNAL \Mouth:PWMUDB:status_1\ : bit;
SIGNAL \Mouth:PWMUDB:status_0\ : bit;
SIGNAL \Mouth:Net_55\ : bit;
SIGNAL \Mouth:PWMUDB:prevCompare1\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1_status\ : bit;
SIGNAL \Mouth:PWMUDB:prevCompare2\ : bit;
SIGNAL \Mouth:PWMUDB:cmp2\ : bit;
SIGNAL \Mouth:PWMUDB:cmp2_status\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Mouth:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Mouth:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Mouth:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Mouth:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Mouth:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Mouth:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Mouth:PWMUDB:fifo_full\ : bit;
SIGNAL \Mouth:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Mouth:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Mouth:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Mouth:PWMUDB:final_capture\ : bit;
SIGNAL \Mouth:PWMUDB:nc2\ : bit;
SIGNAL \Mouth:PWMUDB:nc3\ : bit;
SIGNAL \Mouth:PWMUDB:nc1\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:nc4\ : bit;
SIGNAL \Mouth:PWMUDB:nc5\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:nc6\ : bit;
SIGNAL \Mouth:PWMUDB:nc7\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1_less\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Mouth:PWMUDB:cmp2_less\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Mouth:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Mouth:PWMUDB:compare1\ : bit;
SIGNAL \Mouth:PWMUDB:compare2\ : bit;
SIGNAL \Mouth:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Mouth:PWMUDB:pwm_i\ : bit;
SIGNAL \Mouth:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Mouth:PWMUDB:pwm1_i\ : bit;
SIGNAL \Mouth:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Mouth:PWMUDB:pwm2_i\ : bit;
SIGNAL \Mouth:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Mouth:Net_101\ : bit;
SIGNAL \Mouth:Net_96\ : bit;
SIGNAL Net_235 : bit;
SIGNAL Net_236 : bit;
SIGNAL \Mouth:PWMUDB:pwm_temp\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \Mouth:PWMUDB:MODIN6_1\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \Mouth:PWMUDB:MODIN6_0\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \Mouth:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_833 : bit;
SIGNAL Net_827 : bit;
SIGNAL Net_826 : bit;
SIGNAL \Mouth:Net_113\ : bit;
SIGNAL \Mouth:Net_107\ : bit;
SIGNAL \Mouth:Net_114\ : bit;
SIGNAL tmpOE__TopLip_net_0 : bit;
SIGNAL tmpFB_0__TopLip_net_0 : bit;
SIGNAL tmpIO_0__TopLip_net_0 : bit;
TERMINAL tmpSIOVREF__TopLip_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TopLip_net_0 : bit;
SIGNAL tmpOE__Jaw_net_0 : bit;
SIGNAL tmpFB_0__Jaw_net_0 : bit;
SIGNAL tmpIO_0__Jaw_net_0 : bit;
TERMINAL tmpSIOVREF__Jaw_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Jaw_net_0 : bit;
SIGNAL \Neck:PWMUDB:km_run\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_304 : bit;
SIGNAL \Neck:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Neck:PWMUDB:control_7\ : bit;
SIGNAL \Neck:PWMUDB:control_6\ : bit;
SIGNAL \Neck:PWMUDB:control_5\ : bit;
SIGNAL \Neck:PWMUDB:control_4\ : bit;
SIGNAL \Neck:PWMUDB:control_3\ : bit;
SIGNAL \Neck:PWMUDB:control_2\ : bit;
SIGNAL \Neck:PWMUDB:control_1\ : bit;
SIGNAL \Neck:PWMUDB:control_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Neck:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\ : bit;
SIGNAL \Neck:PWMUDB:capt_rising\ : bit;
SIGNAL \Neck:PWMUDB:capt_falling\ : bit;
SIGNAL \Neck:PWMUDB:hwCapture\ : bit;
SIGNAL \Neck:PWMUDB:hwEnable\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\ : bit;
SIGNAL \Neck:PWMUDB:trig_rise\ : bit;
SIGNAL \Neck:PWMUDB:trig_fall\ : bit;
SIGNAL \Neck:PWMUDB:trig_out\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_enable\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Neck:PWMUDB:tc_i\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill\ : bit;
SIGNAL \Neck:PWMUDB:min_kill\ : bit;
SIGNAL \Neck:PWMUDB:final_kill\ : bit;
SIGNAL \Neck:PWMUDB:km_tc\ : bit;
SIGNAL \Neck:PWMUDB:db_tc\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Neck:PWMUDB:dith_sel\ : bit;
SIGNAL \Neck:PWMUDB:reset\ : bit;
SIGNAL \Neck:PWMUDB:status_6\ : bit;
SIGNAL \Neck:PWMUDB:status_5\ : bit;
SIGNAL \Neck:PWMUDB:status_4\ : bit;
SIGNAL \Neck:PWMUDB:status_3\ : bit;
SIGNAL \Neck:PWMUDB:status_2\ : bit;
SIGNAL \Neck:PWMUDB:status_1\ : bit;
SIGNAL \Neck:PWMUDB:status_0\ : bit;
SIGNAL \Neck:Net_55\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Neck:PWMUDB:fifo_full\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Neck:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Neck:PWMUDB:final_capture\ : bit;
SIGNAL \Neck:PWMUDB:nc2\ : bit;
SIGNAL \Neck:PWMUDB:nc3\ : bit;
SIGNAL \Neck:PWMUDB:nc1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc4\ : bit;
SIGNAL \Neck:PWMUDB:nc5\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:nc6\ : bit;
SIGNAL \Neck:PWMUDB:nc7\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_less\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Neck:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Neck:PWMUDB:compare1\ : bit;
SIGNAL \Neck:PWMUDB:compare2\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Neck:Net_101\ : bit;
SIGNAL \Neck:Net_96\ : bit;
SIGNAL Net_306 : bit;
SIGNAL Net_307 : bit;
SIGNAL \Neck:PWMUDB:pwm_temp\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Neck:PWMUDB:MODIN7_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Neck:PWMUDB:MODIN7_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \Neck:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_855 : bit;
SIGNAL Net_849 : bit;
SIGNAL Net_848 : bit;
SIGNAL \Neck:Net_113\ : bit;
SIGNAL \Neck:Net_107\ : bit;
SIGNAL \Neck:Net_114\ : bit;
SIGNAL tmpOE__NeckLeft_net_0 : bit;
SIGNAL tmpFB_0__NeckLeft_net_0 : bit;
SIGNAL tmpIO_0__NeckLeft_net_0 : bit;
TERMINAL tmpSIOVREF__NeckLeft_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NeckLeft_net_0 : bit;
SIGNAL tmpOE__NeckRight_net_0 : bit;
SIGNAL tmpFB_0__NeckRight_net_0 : bit;
SIGNAL tmpIO_0__NeckRight_net_0 : bit;
TERMINAL tmpSIOVREF__NeckRight_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NeckRight_net_0 : bit;
SIGNAL \Base:PWMUDB:km_run\ : bit;
SIGNAL \Base:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_859 : bit;
SIGNAL \Base:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Base:PWMUDB:control_7\ : bit;
SIGNAL \Base:PWMUDB:control_6\ : bit;
SIGNAL \Base:PWMUDB:control_5\ : bit;
SIGNAL \Base:PWMUDB:control_4\ : bit;
SIGNAL \Base:PWMUDB:control_3\ : bit;
SIGNAL \Base:PWMUDB:control_2\ : bit;
SIGNAL \Base:PWMUDB:control_1\ : bit;
SIGNAL \Base:PWMUDB:control_0\ : bit;
SIGNAL \Base:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Base:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Base:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Base:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Base:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Base:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Base:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Base:PWMUDB:prevCapture\ : bit;
SIGNAL \Base:PWMUDB:capt_rising\ : bit;
SIGNAL \Base:PWMUDB:capt_falling\ : bit;
SIGNAL \Base:PWMUDB:hwCapture\ : bit;
SIGNAL \Base:PWMUDB:hwEnable\ : bit;
SIGNAL \Base:PWMUDB:trig_last\ : bit;
SIGNAL \Base:PWMUDB:trig_rise\ : bit;
SIGNAL \Base:PWMUDB:trig_fall\ : bit;
SIGNAL \Base:PWMUDB:trig_out\ : bit;
SIGNAL \Base:PWMUDB:runmode_enable\ : bit;
SIGNAL \Base:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Base:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Base:PWMUDB:final_enable\ : bit;
SIGNAL \Base:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Base:PWMUDB:tc_i\ : bit;
SIGNAL \Base:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Base:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Base:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Base:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Base:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Base:PWMUDB:sc_kill\ : bit;
SIGNAL \Base:PWMUDB:min_kill\ : bit;
SIGNAL \Base:PWMUDB:final_kill\ : bit;
SIGNAL \Base:PWMUDB:km_tc\ : bit;
SIGNAL \Base:PWMUDB:db_tc\ : bit;
SIGNAL \Base:PWMUDB:dith_count_1\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \Base:PWMUDB:dith_count_0\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \Base:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Base:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Base:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Base:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Base:PWMUDB:dith_sel\ : bit;
SIGNAL \Base:PWMUDB:reset\ : bit;
SIGNAL \Base:PWMUDB:status_6\ : bit;
SIGNAL \Base:PWMUDB:status_5\ : bit;
SIGNAL \Base:PWMUDB:status_4\ : bit;
SIGNAL \Base:PWMUDB:status_3\ : bit;
SIGNAL \Base:PWMUDB:status_2\ : bit;
SIGNAL \Base:PWMUDB:status_1\ : bit;
SIGNAL \Base:PWMUDB:status_0\ : bit;
SIGNAL \Base:Net_55\ : bit;
SIGNAL \Base:PWMUDB:prevCompare1\ : bit;
SIGNAL \Base:PWMUDB:cmp1\ : bit;
SIGNAL \Base:PWMUDB:cmp1_status\ : bit;
SIGNAL \Base:PWMUDB:prevCompare2\ : bit;
SIGNAL \Base:PWMUDB:cmp2\ : bit;
SIGNAL \Base:PWMUDB:cmp2_status\ : bit;
SIGNAL \Base:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Base:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Base:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Base:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Base:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Base:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Base:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Base:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Base:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Base:PWMUDB:fifo_full\ : bit;
SIGNAL \Base:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Base:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Base:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Base:PWMUDB:final_capture\ : bit;
SIGNAL \Base:PWMUDB:nc2\ : bit;
SIGNAL \Base:PWMUDB:nc3\ : bit;
SIGNAL \Base:PWMUDB:nc1\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:nc4\ : bit;
SIGNAL \Base:PWMUDB:nc5\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:nc6\ : bit;
SIGNAL \Base:PWMUDB:nc7\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Base:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Base:PWMUDB:cmp1_less\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Base:PWMUDB:cmp2_less\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Base:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Base:PWMUDB:compare1\ : bit;
SIGNAL \Base:PWMUDB:compare2\ : bit;
SIGNAL \Base:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Base:PWMUDB:pwm_i\ : bit;
SIGNAL \Base:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Base:PWMUDB:pwm1_i\ : bit;
SIGNAL \Base:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Base:PWMUDB:pwm2_i\ : bit;
SIGNAL \Base:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Base:Net_101\ : bit;
SIGNAL \Base:Net_96\ : bit;
SIGNAL Net_861 : bit;
SIGNAL Net_862 : bit;
SIGNAL \Base:PWMUDB:pwm_temp\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Base:PWMUDB:MODIN8_1\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Base:PWMUDB:MODIN8_0\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Base:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_881 : bit;
SIGNAL Net_875 : bit;
SIGNAL Net_874 : bit;
SIGNAL \Base:Net_113\ : bit;
SIGNAL \Base:Net_107\ : bit;
SIGNAL \Base:Net_114\ : bit;
SIGNAL tmpOE__BaseRotation_net_0 : bit;
SIGNAL tmpFB_0__BaseRotation_net_0 : bit;
SIGNAL tmpIO_0__BaseRotation_net_0 : bit;
TERMINAL tmpSIOVREF__BaseRotation_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BaseRotation_net_0 : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL \LeftEyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \LeftEyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RightEyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:trig_last\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \LeftEyeball:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RightEyeball:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Eyelids:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Mouth:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Mouth:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Mouth:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Mouth:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Mouth:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Mouth:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Mouth:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Mouth:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Mouth:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Neck:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Neck:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Neck:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Neck:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Neck:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Neck:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Neck:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Base:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Base:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Base:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Base:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Base:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Base:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Base:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Base:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Base:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\LeftEyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \LeftEyebrow:PWMUDB:tc_i\);

\LeftEyebrow:PWMUDB:dith_count_1\\D\ <= ((not \LeftEyebrow:PWMUDB:dith_count_1\ and \LeftEyebrow:PWMUDB:tc_i\ and \LeftEyebrow:PWMUDB:dith_count_0\)
	OR (not \LeftEyebrow:PWMUDB:dith_count_0\ and \LeftEyebrow:PWMUDB:dith_count_1\)
	OR (not \LeftEyebrow:PWMUDB:tc_i\ and \LeftEyebrow:PWMUDB:dith_count_1\));

\LeftEyebrow:PWMUDB:dith_count_0\\D\ <= ((not \LeftEyebrow:PWMUDB:dith_count_0\ and \LeftEyebrow:PWMUDB:tc_i\)
	OR (not \LeftEyebrow:PWMUDB:tc_i\ and \LeftEyebrow:PWMUDB:dith_count_0\));

\LeftEyebrow:PWMUDB:cmp1_status\ <= ((not \LeftEyebrow:PWMUDB:prevCompare1\ and \LeftEyebrow:PWMUDB:cmp1_less\));

\LeftEyebrow:PWMUDB:cmp2_status\ <= ((not \LeftEyebrow:PWMUDB:prevCompare2\ and \LeftEyebrow:PWMUDB:cmp2_less\));

\LeftEyebrow:PWMUDB:status_2\ <= ((\LeftEyebrow:PWMUDB:runmode_enable\ and \LeftEyebrow:PWMUDB:tc_i\));

\LeftEyebrow:PWMUDB:pwm1_i\ <= ((\LeftEyebrow:PWMUDB:runmode_enable\ and \LeftEyebrow:PWMUDB:cmp1_less\));

\LeftEyebrow:PWMUDB:pwm2_i\ <= ((\LeftEyebrow:PWMUDB:runmode_enable\ and \LeftEyebrow:PWMUDB:cmp2_less\));

\RightEyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \RightEyebrow:PWMUDB:tc_i\);

\RightEyebrow:PWMUDB:dith_count_1\\D\ <= ((not \RightEyebrow:PWMUDB:dith_count_1\ and \RightEyebrow:PWMUDB:tc_i\ and \RightEyebrow:PWMUDB:dith_count_0\)
	OR (not \RightEyebrow:PWMUDB:dith_count_0\ and \RightEyebrow:PWMUDB:dith_count_1\)
	OR (not \RightEyebrow:PWMUDB:tc_i\ and \RightEyebrow:PWMUDB:dith_count_1\));

\RightEyebrow:PWMUDB:dith_count_0\\D\ <= ((not \RightEyebrow:PWMUDB:dith_count_0\ and \RightEyebrow:PWMUDB:tc_i\)
	OR (not \RightEyebrow:PWMUDB:tc_i\ and \RightEyebrow:PWMUDB:dith_count_0\));

\RightEyebrow:PWMUDB:cmp1_status\ <= ((not \RightEyebrow:PWMUDB:prevCompare1\ and \RightEyebrow:PWMUDB:cmp1_less\));

\RightEyebrow:PWMUDB:cmp2_status\ <= ((not \RightEyebrow:PWMUDB:prevCompare2\ and \RightEyebrow:PWMUDB:cmp2_less\));

\RightEyebrow:PWMUDB:status_2\ <= ((\RightEyebrow:PWMUDB:runmode_enable\ and \RightEyebrow:PWMUDB:tc_i\));

\RightEyebrow:PWMUDB:pwm1_i\ <= ((\RightEyebrow:PWMUDB:runmode_enable\ and \RightEyebrow:PWMUDB:cmp1_less\));

\RightEyebrow:PWMUDB:pwm2_i\ <= ((\RightEyebrow:PWMUDB:runmode_enable\ and \RightEyebrow:PWMUDB:cmp2_less\));

\LeftEyeball:PWMUDB:sc_kill_tmp\\D\ <= (not \LeftEyeball:PWMUDB:tc_i\);

\LeftEyeball:PWMUDB:dith_count_1\\D\ <= ((not \LeftEyeball:PWMUDB:dith_count_1\ and \LeftEyeball:PWMUDB:tc_i\ and \LeftEyeball:PWMUDB:dith_count_0\)
	OR (not \LeftEyeball:PWMUDB:dith_count_0\ and \LeftEyeball:PWMUDB:dith_count_1\)
	OR (not \LeftEyeball:PWMUDB:tc_i\ and \LeftEyeball:PWMUDB:dith_count_1\));

\LeftEyeball:PWMUDB:dith_count_0\\D\ <= ((not \LeftEyeball:PWMUDB:dith_count_0\ and \LeftEyeball:PWMUDB:tc_i\)
	OR (not \LeftEyeball:PWMUDB:tc_i\ and \LeftEyeball:PWMUDB:dith_count_0\));

\LeftEyeball:PWMUDB:cmp1_status\ <= ((not \LeftEyeball:PWMUDB:prevCompare1\ and \LeftEyeball:PWMUDB:cmp1_less\));

\LeftEyeball:PWMUDB:cmp2_status\ <= ((not \LeftEyeball:PWMUDB:prevCompare2\ and \LeftEyeball:PWMUDB:cmp2_less\));

\LeftEyeball:PWMUDB:status_2\ <= ((\LeftEyeball:PWMUDB:runmode_enable\ and \LeftEyeball:PWMUDB:tc_i\));

\LeftEyeball:PWMUDB:pwm1_i\ <= ((\LeftEyeball:PWMUDB:runmode_enable\ and \LeftEyeball:PWMUDB:cmp1_less\));

\LeftEyeball:PWMUDB:pwm2_i\ <= ((\LeftEyeball:PWMUDB:runmode_enable\ and \LeftEyeball:PWMUDB:cmp2_less\));

\RightEyeball:PWMUDB:sc_kill_tmp\\D\ <= (not \RightEyeball:PWMUDB:tc_i\);

\RightEyeball:PWMUDB:dith_count_1\\D\ <= ((not \RightEyeball:PWMUDB:dith_count_1\ and \RightEyeball:PWMUDB:tc_i\ and \RightEyeball:PWMUDB:dith_count_0\)
	OR (not \RightEyeball:PWMUDB:dith_count_0\ and \RightEyeball:PWMUDB:dith_count_1\)
	OR (not \RightEyeball:PWMUDB:tc_i\ and \RightEyeball:PWMUDB:dith_count_1\));

\RightEyeball:PWMUDB:dith_count_0\\D\ <= ((not \RightEyeball:PWMUDB:dith_count_0\ and \RightEyeball:PWMUDB:tc_i\)
	OR (not \RightEyeball:PWMUDB:tc_i\ and \RightEyeball:PWMUDB:dith_count_0\));

\RightEyeball:PWMUDB:cmp1_status\ <= ((not \RightEyeball:PWMUDB:prevCompare1\ and \RightEyeball:PWMUDB:cmp1_less\));

\RightEyeball:PWMUDB:cmp2_status\ <= ((not \RightEyeball:PWMUDB:prevCompare2\ and \RightEyeball:PWMUDB:cmp2_less\));

\RightEyeball:PWMUDB:status_2\ <= ((\RightEyeball:PWMUDB:runmode_enable\ and \RightEyeball:PWMUDB:tc_i\));

\RightEyeball:PWMUDB:pwm1_i\ <= ((\RightEyeball:PWMUDB:runmode_enable\ and \RightEyeball:PWMUDB:cmp1_less\));

\RightEyeball:PWMUDB:pwm2_i\ <= ((\RightEyeball:PWMUDB:runmode_enable\ and \RightEyeball:PWMUDB:cmp2_less\));

\Eyelids:PWMUDB:sc_kill_tmp\\D\ <= (not \Eyelids:PWMUDB:tc_i\);

\Eyelids:PWMUDB:dith_count_1\\D\ <= ((not \Eyelids:PWMUDB:dith_count_1\ and \Eyelids:PWMUDB:tc_i\ and \Eyelids:PWMUDB:dith_count_0\)
	OR (not \Eyelids:PWMUDB:dith_count_0\ and \Eyelids:PWMUDB:dith_count_1\)
	OR (not \Eyelids:PWMUDB:tc_i\ and \Eyelids:PWMUDB:dith_count_1\));

\Eyelids:PWMUDB:dith_count_0\\D\ <= ((not \Eyelids:PWMUDB:dith_count_0\ and \Eyelids:PWMUDB:tc_i\)
	OR (not \Eyelids:PWMUDB:tc_i\ and \Eyelids:PWMUDB:dith_count_0\));

\Eyelids:PWMUDB:cmp1_status\ <= ((not \Eyelids:PWMUDB:prevCompare1\ and \Eyelids:PWMUDB:cmp1_less\));

\Eyelids:PWMUDB:cmp2_status\ <= ((not \Eyelids:PWMUDB:prevCompare2\ and \Eyelids:PWMUDB:cmp2_less\));

\Eyelids:PWMUDB:status_2\ <= ((\Eyelids:PWMUDB:runmode_enable\ and \Eyelids:PWMUDB:tc_i\));

\Eyelids:PWMUDB:pwm1_i\ <= ((\Eyelids:PWMUDB:runmode_enable\ and \Eyelids:PWMUDB:cmp1_less\));

\Eyelids:PWMUDB:pwm2_i\ <= ((\Eyelids:PWMUDB:runmode_enable\ and \Eyelids:PWMUDB:cmp2_less\));

\Mouth:PWMUDB:sc_kill_tmp\\D\ <= (not \Mouth:PWMUDB:tc_i\);

\Mouth:PWMUDB:dith_count_1\\D\ <= ((not \Mouth:PWMUDB:dith_count_1\ and \Mouth:PWMUDB:tc_i\ and \Mouth:PWMUDB:dith_count_0\)
	OR (not \Mouth:PWMUDB:dith_count_0\ and \Mouth:PWMUDB:dith_count_1\)
	OR (not \Mouth:PWMUDB:tc_i\ and \Mouth:PWMUDB:dith_count_1\));

\Mouth:PWMUDB:dith_count_0\\D\ <= ((not \Mouth:PWMUDB:dith_count_0\ and \Mouth:PWMUDB:tc_i\)
	OR (not \Mouth:PWMUDB:tc_i\ and \Mouth:PWMUDB:dith_count_0\));

\Mouth:PWMUDB:cmp1_status\ <= ((not \Mouth:PWMUDB:prevCompare1\ and \Mouth:PWMUDB:cmp1_less\));

\Mouth:PWMUDB:cmp2_status\ <= ((not \Mouth:PWMUDB:prevCompare2\ and \Mouth:PWMUDB:cmp2_less\));

\Mouth:PWMUDB:status_2\ <= ((\Mouth:PWMUDB:runmode_enable\ and \Mouth:PWMUDB:tc_i\));

\Mouth:PWMUDB:pwm1_i\ <= ((\Mouth:PWMUDB:runmode_enable\ and \Mouth:PWMUDB:cmp1_less\));

\Mouth:PWMUDB:pwm2_i\ <= ((\Mouth:PWMUDB:runmode_enable\ and \Mouth:PWMUDB:cmp2_less\));

\Neck:PWMUDB:sc_kill_tmp\\D\ <= (not \Neck:PWMUDB:tc_i\);

\Neck:PWMUDB:dith_count_1\\D\ <= ((not \Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\)
	OR (not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:dith_count_1\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_1\));

\Neck:PWMUDB:dith_count_0\\D\ <= ((not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:tc_i\)
	OR (not \Neck:PWMUDB:tc_i\ and \Neck:PWMUDB:dith_count_0\));

\Neck:PWMUDB:cmp1_status\ <= ((not \Neck:PWMUDB:prevCompare1\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:cmp2_status\ <= ((not \Neck:PWMUDB:prevCompare2\ and \Neck:PWMUDB:cmp2_less\));

\Neck:PWMUDB:status_2\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:tc_i\));

\Neck:PWMUDB:pwm1_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp1_less\));

\Neck:PWMUDB:pwm2_i\ <= ((\Neck:PWMUDB:runmode_enable\ and \Neck:PWMUDB:cmp2_less\));

\Base:PWMUDB:sc_kill_tmp\\D\ <= (not \Base:PWMUDB:tc_i\);

\Base:PWMUDB:dith_count_1\\D\ <= ((not \Base:PWMUDB:dith_count_1\ and \Base:PWMUDB:tc_i\ and \Base:PWMUDB:dith_count_0\)
	OR (not \Base:PWMUDB:dith_count_0\ and \Base:PWMUDB:dith_count_1\)
	OR (not \Base:PWMUDB:tc_i\ and \Base:PWMUDB:dith_count_1\));

\Base:PWMUDB:dith_count_0\\D\ <= ((not \Base:PWMUDB:dith_count_0\ and \Base:PWMUDB:tc_i\)
	OR (not \Base:PWMUDB:tc_i\ and \Base:PWMUDB:dith_count_0\));

\Base:PWMUDB:cmp1_status\ <= ((not \Base:PWMUDB:prevCompare1\ and \Base:PWMUDB:cmp1_less\));

\Base:PWMUDB:cmp2_status\ <= ((not \Base:PWMUDB:prevCompare2\ and \Base:PWMUDB:cmp2_less\));

\Base:PWMUDB:status_2\ <= ((\Base:PWMUDB:runmode_enable\ and \Base:PWMUDB:tc_i\));

\Base:PWMUDB:pwm1_i\ <= ((\Base:PWMUDB:runmode_enable\ and \Base:PWMUDB:cmp1_less\));

\Base:PWMUDB:pwm2_i\ <= ((\Base:PWMUDB:runmode_enable\ and \Base:PWMUDB:cmp2_less\));

\LeftEyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_31,
		enable=>one,
		clock_out=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\);
\LeftEyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\LeftEyebrow:PWMUDB:control_7\, \LeftEyebrow:PWMUDB:control_6\, \LeftEyebrow:PWMUDB:control_5\, \LeftEyebrow:PWMUDB:control_4\,
			\LeftEyebrow:PWMUDB:control_3\, \LeftEyebrow:PWMUDB:control_2\, \LeftEyebrow:PWMUDB:control_1\, \LeftEyebrow:PWMUDB:control_0\));
\LeftEyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \LeftEyebrow:PWMUDB:status_5\, zero, \LeftEyebrow:PWMUDB:status_3\,
			\LeftEyebrow:PWMUDB:status_2\, \LeftEyebrow:PWMUDB:status_1\, \LeftEyebrow:PWMUDB:status_0\),
		interrupt=>\LeftEyebrow:Net_55\);
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LeftEyebrow:PWMUDB:tc_i\, \LeftEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LeftEyebrow:PWMUDB:nc2\,
		cl0=>\LeftEyebrow:PWMUDB:nc3\,
		z0=>\LeftEyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\LeftEyebrow:PWMUDB:nc4\,
		cl1=>\LeftEyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LeftEyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\LeftEyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\LeftEyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\LeftEyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\LeftEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LeftEyebrow:PWMUDB:tc_i\, \LeftEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LeftEyebrow:PWMUDB:cmp1_eq\,
		cl0=>\LeftEyebrow:PWMUDB:cmp1_less\,
		z0=>\LeftEyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\LeftEyebrow:PWMUDB:cmp2_eq\,
		cl1=>\LeftEyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LeftEyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\LeftEyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LeftEyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\LeftEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\LeftEyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\LeftEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \LeftEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\LeftEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a3f6011d-cd69-4015-9f21-9d9ea2eea335",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_31,
		dig_domain_out=>open);
LeftEyebrow1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_47,
		fb=>(tmpFB_0__LeftEyebrow1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftEyebrow1_net_0),
		siovref=>(tmpSIOVREF__LeftEyebrow1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftEyebrow1_net_0);
LeftEyebrow2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a88413f1-c377-439c-acf6-a1bf10a00437",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_48,
		fb=>(tmpFB_0__LeftEyebrow2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftEyebrow2_net_0),
		siovref=>(tmpSIOVREF__LeftEyebrow2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftEyebrow2_net_0);
\RightEyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_59,
		enable=>one,
		clock_out=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\);
\RightEyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RightEyebrow:PWMUDB:control_7\, \RightEyebrow:PWMUDB:control_6\, \RightEyebrow:PWMUDB:control_5\, \RightEyebrow:PWMUDB:control_4\,
			\RightEyebrow:PWMUDB:control_3\, \RightEyebrow:PWMUDB:control_2\, \RightEyebrow:PWMUDB:control_1\, \RightEyebrow:PWMUDB:control_0\));
\RightEyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \RightEyebrow:PWMUDB:status_5\, zero, \RightEyebrow:PWMUDB:status_3\,
			\RightEyebrow:PWMUDB:status_2\, \RightEyebrow:PWMUDB:status_1\, \RightEyebrow:PWMUDB:status_0\),
		interrupt=>\RightEyebrow:Net_55\);
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RightEyebrow:PWMUDB:tc_i\, \RightEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RightEyebrow:PWMUDB:nc2\,
		cl0=>\RightEyebrow:PWMUDB:nc3\,
		z0=>\RightEyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\RightEyebrow:PWMUDB:nc4\,
		cl1=>\RightEyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RightEyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\RightEyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RightEyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\RightEyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\RightEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RightEyebrow:PWMUDB:tc_i\, \RightEyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RightEyebrow:PWMUDB:cmp1_eq\,
		cl0=>\RightEyebrow:PWMUDB:cmp1_less\,
		z0=>\RightEyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RightEyebrow:PWMUDB:cmp2_eq\,
		cl1=>\RightEyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RightEyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RightEyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RightEyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\RightEyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RightEyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\RightEyebrow:PWMUDB:sP16:pwmdp:cap_1\, \RightEyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\RightEyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e6b7c75f-1e13-46c7-9eed-5ad98bab0336",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_59,
		dig_domain_out=>open);
RightEyebrow1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cdd01310-2c61-4561-87ae-36a755befc6d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_61,
		fb=>(tmpFB_0__RightEyebrow1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightEyebrow1_net_0),
		siovref=>(tmpSIOVREF__RightEyebrow1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightEyebrow1_net_0);
RightEyebrow2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a334ad4f-64f6-4832-a5d6-fe3951d9b0c1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_62,
		fb=>(tmpFB_0__RightEyebrow2_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightEyebrow2_net_0),
		siovref=>(tmpSIOVREF__RightEyebrow2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightEyebrow2_net_0);
\LeftEyeball:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_86,
		enable=>one,
		clock_out=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\);
\LeftEyeball:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		control=>(\LeftEyeball:PWMUDB:control_7\, \LeftEyeball:PWMUDB:control_6\, \LeftEyeball:PWMUDB:control_5\, \LeftEyeball:PWMUDB:control_4\,
			\LeftEyeball:PWMUDB:control_3\, \LeftEyeball:PWMUDB:control_2\, \LeftEyeball:PWMUDB:control_1\, \LeftEyeball:PWMUDB:control_0\));
\LeftEyeball:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \LeftEyeball:PWMUDB:status_5\, zero, \LeftEyeball:PWMUDB:status_3\,
			\LeftEyeball:PWMUDB:status_2\, \LeftEyeball:PWMUDB:status_1\, \LeftEyeball:PWMUDB:status_0\),
		interrupt=>\LeftEyeball:Net_55\);
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LeftEyeball:PWMUDB:tc_i\, \LeftEyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LeftEyeball:PWMUDB:nc2\,
		cl0=>\LeftEyeball:PWMUDB:nc3\,
		z0=>\LeftEyeball:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\LeftEyeball:PWMUDB:nc4\,
		cl1=>\LeftEyeball:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LeftEyeball:PWMUDB:nc6\,
		f1_blk_stat=>\LeftEyeball:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\LeftEyeball:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\LeftEyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\LeftEyeball:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\LeftEyeball:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cap_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\LeftEyeball:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\LeftEyeball:PWMUDB:tc_i\, \LeftEyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LeftEyeball:PWMUDB:cmp1_eq\,
		cl0=>\LeftEyeball:PWMUDB:cmp1_less\,
		z0=>\LeftEyeball:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\LeftEyeball:PWMUDB:cmp2_eq\,
		cl1=>\LeftEyeball:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\LeftEyeball:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\LeftEyeball:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LeftEyeball:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\LeftEyeball:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\LeftEyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\LeftEyeball:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\LeftEyeball:PWMUDB:sP16:pwmdp:cap_1\, \LeftEyeball:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\LeftEyeball:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\LeftEyeball:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"224db4fb-2971-44f9-b114-8db9c24b0fc7",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_86,
		dig_domain_out=>open);
LeftEyeballTop:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"56abeab3-e02d-4779-9bff-5ffca5495d4c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_88,
		fb=>(tmpFB_0__LeftEyeballTop_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftEyeballTop_net_0),
		siovref=>(tmpSIOVREF__LeftEyeballTop_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftEyeballTop_net_0);
LeftEyeballBottom:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"360e1872-b29c-4235-b11e-60b3ceff8994",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_89,
		fb=>(tmpFB_0__LeftEyeballBottom_net_0),
		analog=>(open),
		io=>(tmpIO_0__LeftEyeballBottom_net_0),
		siovref=>(tmpSIOVREF__LeftEyeballBottom_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LeftEyeballBottom_net_0);
\RightEyeball:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_124,
		enable=>one,
		clock_out=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\);
\RightEyeball:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RightEyeball:PWMUDB:control_7\, \RightEyeball:PWMUDB:control_6\, \RightEyeball:PWMUDB:control_5\, \RightEyeball:PWMUDB:control_4\,
			\RightEyeball:PWMUDB:control_3\, \RightEyeball:PWMUDB:control_2\, \RightEyeball:PWMUDB:control_1\, \RightEyeball:PWMUDB:control_0\));
\RightEyeball:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \RightEyeball:PWMUDB:status_5\, zero, \RightEyeball:PWMUDB:status_3\,
			\RightEyeball:PWMUDB:status_2\, \RightEyeball:PWMUDB:status_1\, \RightEyeball:PWMUDB:status_0\),
		interrupt=>\RightEyeball:Net_55\);
\RightEyeball:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RightEyeball:PWMUDB:tc_i\, \RightEyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RightEyeball:PWMUDB:nc2\,
		cl0=>\RightEyeball:PWMUDB:nc3\,
		z0=>\RightEyeball:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\RightEyeball:PWMUDB:nc4\,
		cl1=>\RightEyeball:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RightEyeball:PWMUDB:nc6\,
		f1_blk_stat=>\RightEyeball:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RightEyeball:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\RightEyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\RightEyeball:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\RightEyeball:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\RightEyeball:PWMUDB:sP16:pwmdp:cap_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\RightEyeball:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RightEyeball:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RightEyeball:PWMUDB:tc_i\, \RightEyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RightEyeball:PWMUDB:cmp1_eq\,
		cl0=>\RightEyeball:PWMUDB:cmp1_less\,
		z0=>\RightEyeball:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RightEyeball:PWMUDB:cmp2_eq\,
		cl1=>\RightEyeball:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RightEyeball:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RightEyeball:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RightEyeball:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\RightEyeball:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\RightEyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RightEyeball:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\RightEyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\RightEyeball:PWMUDB:sP16:pwmdp:cap_1\, \RightEyeball:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\RightEyeball:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RightEyeball:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e18792e9-7860-48e7-b7a1-4c30396e8004",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_124,
		dig_domain_out=>open);
RightEyeballTop:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7e517404-b7e4-4074-97c7-0db6ef4907bc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_126,
		fb=>(tmpFB_0__RightEyeballTop_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightEyeballTop_net_0),
		siovref=>(tmpSIOVREF__RightEyeballTop_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightEyeballTop_net_0);
RightEyeballBottom:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5b9679c9-a96b-4d85-b381-4fd7200b92fd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_127,
		fb=>(tmpFB_0__RightEyeballBottom_net_0),
		analog=>(open),
		io=>(tmpIO_0__RightEyeballBottom_net_0),
		siovref=>(tmpSIOVREF__RightEyeballBottom_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RightEyeballBottom_net_0);
\Eyelids:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_173,
		enable=>one,
		clock_out=>\Eyelids:PWMUDB:ClockOutFromEnBlock\);
\Eyelids:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Eyelids:PWMUDB:control_7\, \Eyelids:PWMUDB:control_6\, \Eyelids:PWMUDB:control_5\, \Eyelids:PWMUDB:control_4\,
			\Eyelids:PWMUDB:control_3\, \Eyelids:PWMUDB:control_2\, \Eyelids:PWMUDB:control_1\, \Eyelids:PWMUDB:control_0\));
\Eyelids:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Eyelids:PWMUDB:status_5\, zero, \Eyelids:PWMUDB:status_3\,
			\Eyelids:PWMUDB:status_2\, \Eyelids:PWMUDB:status_1\, \Eyelids:PWMUDB:status_0\),
		interrupt=>\Eyelids:Net_55\);
\Eyelids:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Eyelids:PWMUDB:tc_i\, \Eyelids:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Eyelids:PWMUDB:nc2\,
		cl0=>\Eyelids:PWMUDB:nc3\,
		z0=>\Eyelids:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Eyelids:PWMUDB:nc4\,
		cl1=>\Eyelids:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Eyelids:PWMUDB:nc6\,
		f1_blk_stat=>\Eyelids:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Eyelids:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Eyelids:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Eyelids:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Eyelids:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Eyelids:PWMUDB:sP16:pwmdp:cap_1\, \Eyelids:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Eyelids:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Eyelids:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Eyelids:PWMUDB:tc_i\, \Eyelids:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Eyelids:PWMUDB:cmp1_eq\,
		cl0=>\Eyelids:PWMUDB:cmp1_less\,
		z0=>\Eyelids:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Eyelids:PWMUDB:cmp2_eq\,
		cl1=>\Eyelids:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Eyelids:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Eyelids:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Eyelids:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Eyelids:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Eyelids:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Eyelids:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Eyelids:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Eyelids:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Eyelids:PWMUDB:sP16:pwmdp:cap_1\, \Eyelids:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Eyelids:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eyelids:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"35dfd053-1c13-425e-a50f-5dd5906895bc",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_173,
		dig_domain_out=>open);
EyelidTilt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1a22487-f93c-41c1-9b56-20c7d4d84652",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_175,
		fb=>(tmpFB_0__EyelidTilt_net_0),
		analog=>(open),
		io=>(tmpIO_0__EyelidTilt_net_0),
		siovref=>(tmpSIOVREF__EyelidTilt_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EyelidTilt_net_0);
EyelidClose:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68f4222c-66df-481c-8e5f-f919cd7c222f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_176,
		fb=>(tmpFB_0__EyelidClose_net_0),
		analog=>(open),
		io=>(tmpIO_0__EyelidClose_net_0),
		siovref=>(tmpSIOVREF__EyelidClose_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EyelidClose_net_0);
\Mouth:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_233,
		enable=>one,
		clock_out=>\Mouth:PWMUDB:ClockOutFromEnBlock\);
\Mouth:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Mouth:PWMUDB:control_7\, \Mouth:PWMUDB:control_6\, \Mouth:PWMUDB:control_5\, \Mouth:PWMUDB:control_4\,
			\Mouth:PWMUDB:control_3\, \Mouth:PWMUDB:control_2\, \Mouth:PWMUDB:control_1\, \Mouth:PWMUDB:control_0\));
\Mouth:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Mouth:PWMUDB:status_5\, zero, \Mouth:PWMUDB:status_3\,
			\Mouth:PWMUDB:status_2\, \Mouth:PWMUDB:status_1\, \Mouth:PWMUDB:status_0\),
		interrupt=>\Mouth:Net_55\);
\Mouth:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Mouth:PWMUDB:tc_i\, \Mouth:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Mouth:PWMUDB:nc2\,
		cl0=>\Mouth:PWMUDB:nc3\,
		z0=>\Mouth:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Mouth:PWMUDB:nc4\,
		cl1=>\Mouth:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Mouth:PWMUDB:nc6\,
		f1_blk_stat=>\Mouth:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Mouth:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Mouth:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Mouth:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Mouth:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Mouth:PWMUDB:sP16:pwmdp:cap_1\, \Mouth:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Mouth:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Mouth:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Mouth:PWMUDB:tc_i\, \Mouth:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Mouth:PWMUDB:cmp1_eq\,
		cl0=>\Mouth:PWMUDB:cmp1_less\,
		z0=>\Mouth:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Mouth:PWMUDB:cmp2_eq\,
		cl1=>\Mouth:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Mouth:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Mouth:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Mouth:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Mouth:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Mouth:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Mouth:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Mouth:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Mouth:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Mouth:PWMUDB:sP16:pwmdp:cap_1\, \Mouth:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Mouth:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Mouth:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"02dd5470-2d9d-411f-8f1e-75d960cc33db",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_233,
		dig_domain_out=>open);
TopLip:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0b3f2ac2-8cb9-48a0-b3e0-d42d22853b76",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_235,
		fb=>(tmpFB_0__TopLip_net_0),
		analog=>(open),
		io=>(tmpIO_0__TopLip_net_0),
		siovref=>(tmpSIOVREF__TopLip_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TopLip_net_0);
Jaw:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c92e5cfe-8b6f-4345-a8bd-07659122c005",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_236,
		fb=>(tmpFB_0__Jaw_net_0),
		analog=>(open),
		io=>(tmpIO_0__Jaw_net_0),
		siovref=>(tmpSIOVREF__Jaw_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Jaw_net_0);
\Neck:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_304,
		enable=>one,
		clock_out=>\Neck:PWMUDB:ClockOutFromEnBlock\);
\Neck:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Neck:PWMUDB:control_7\, \Neck:PWMUDB:control_6\, \Neck:PWMUDB:control_5\, \Neck:PWMUDB:control_4\,
			\Neck:PWMUDB:control_3\, \Neck:PWMUDB:control_2\, \Neck:PWMUDB:control_1\, \Neck:PWMUDB:control_0\));
\Neck:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Neck:PWMUDB:status_5\, zero, \Neck:PWMUDB:status_3\,
			\Neck:PWMUDB:status_2\, \Neck:PWMUDB:status_1\, \Neck:PWMUDB:status_0\),
		interrupt=>\Neck:Net_55\);
\Neck:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:nc2\,
		cl0=>\Neck:PWMUDB:nc3\,
		z0=>\Neck:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:nc4\,
		cl1=>\Neck:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:nc6\,
		f1_blk_stat=>\Neck:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Neck:PWMUDB:tc_i\, \Neck:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Neck:PWMUDB:cmp1_eq\,
		cl0=>\Neck:PWMUDB:cmp1_less\,
		z0=>\Neck:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Neck:PWMUDB:cmp2_eq\,
		cl1=>\Neck:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Neck:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Neck:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Neck:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Neck:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Neck:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Neck:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Neck:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Neck:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Neck:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Neck:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Neck:PWMUDB:sP16:pwmdp:cap_1\, \Neck:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Neck:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a10f510a-5429-4c5f-9c63-61bc5e3285fd",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_304,
		dig_domain_out=>open);
NeckLeft:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5719ffab-82bb-4002-96b5-efe0acaa213f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_306,
		fb=>(tmpFB_0__NeckLeft_net_0),
		analog=>(open),
		io=>(tmpIO_0__NeckLeft_net_0),
		siovref=>(tmpSIOVREF__NeckLeft_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NeckLeft_net_0);
NeckRight:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3192f2ed-5421-4339-87f1-890fd6c37204",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_307,
		fb=>(tmpFB_0__NeckRight_net_0),
		analog=>(open),
		io=>(tmpIO_0__NeckRight_net_0),
		siovref=>(tmpSIOVREF__NeckRight_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NeckRight_net_0);
\Base:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_859,
		enable=>one,
		clock_out=>\Base:PWMUDB:ClockOutFromEnBlock\);
\Base:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Base:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Base:PWMUDB:control_7\, \Base:PWMUDB:control_6\, \Base:PWMUDB:control_5\, \Base:PWMUDB:control_4\,
			\Base:PWMUDB:control_3\, \Base:PWMUDB:control_2\, \Base:PWMUDB:control_1\, \Base:PWMUDB:control_0\));
\Base:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Base:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Base:PWMUDB:status_5\, zero, \Base:PWMUDB:status_3\,
			\Base:PWMUDB:status_2\, \Base:PWMUDB:status_1\, \Base:PWMUDB:status_0\),
		interrupt=>\Base:Net_55\);
\Base:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Base:PWMUDB:tc_i\, \Base:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Base:PWMUDB:nc2\,
		cl0=>\Base:PWMUDB:nc3\,
		z0=>\Base:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Base:PWMUDB:nc4\,
		cl1=>\Base:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Base:PWMUDB:nc6\,
		f1_blk_stat=>\Base:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Base:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Base:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Base:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Base:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Base:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Base:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Base:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Base:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Base:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Base:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Base:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Base:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Base:PWMUDB:sP16:pwmdp:cap_1\, \Base:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Base:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Base:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Base:PWMUDB:tc_i\, \Base:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Base:PWMUDB:cmp1_eq\,
		cl0=>\Base:PWMUDB:cmp1_less\,
		z0=>\Base:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Base:PWMUDB:cmp2_eq\,
		cl1=>\Base:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Base:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Base:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Base:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Base:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Base:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Base:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Base:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Base:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Base:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Base:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Base:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Base:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Base:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Base:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Base:PWMUDB:sP16:pwmdp:cap_1\, \Base:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Base:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Base:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f63c753f-d5f1-4821-bc6a-b2be1809cac3",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_859,
		dig_domain_out=>open);
BaseRotation:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e03b85c-a9de-4038-a602-b92d1fb1a3c7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_861,
		fb=>(tmpFB_0__BaseRotation_net_0),
		analog=>(open),
		io=>(tmpIO_0__BaseRotation_net_0),
		siovref=>(tmpSIOVREF__BaseRotation_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BaseRotation_net_0);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77320ccc-0277-47ad-bc06-174c5a798bc0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_862,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
\LeftEyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:min_kill_reg\);
\LeftEyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:prevCapture\);
\LeftEyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:trig_last\);
\LeftEyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:runmode_enable\);
\LeftEyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:sc_kill_tmp\);
\LeftEyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:ltch_kill_reg\);
\LeftEyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:dith_count_1\);
\LeftEyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:dith_count_0\);
\LeftEyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp1_less\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:prevCompare1\);
\LeftEyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp2_less\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:prevCompare2\);
\LeftEyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:status_0\);
\LeftEyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:status_1\);
\LeftEyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:status_5\);
\LeftEyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:pwm_i_reg\);
\LeftEyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:pwm1_i\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_47);
\LeftEyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:pwm2_i\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_48);
\LeftEyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyebrow:PWMUDB:status_2\,
		clk=>\LeftEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyebrow:PWMUDB:tc_i_reg\);
\RightEyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:min_kill_reg\);
\RightEyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:prevCapture\);
\RightEyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:trig_last\);
\RightEyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:runmode_enable\);
\RightEyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:sc_kill_tmp\);
\RightEyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:ltch_kill_reg\);
\RightEyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:dith_count_1\);
\RightEyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:dith_count_0\);
\RightEyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp1_less\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:prevCompare1\);
\RightEyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp2_less\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:prevCompare2\);
\RightEyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:status_0\);
\RightEyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\RightEyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:status_1\);
\RightEyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:status_5\);
\RightEyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:pwm_i_reg\);
\RightEyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:pwm1_i\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_61);
\RightEyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:pwm2_i\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_62);
\RightEyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RightEyebrow:PWMUDB:status_2\,
		clk=>\RightEyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyebrow:PWMUDB:tc_i_reg\);
\LeftEyeball:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:min_kill_reg\);
\LeftEyeball:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:prevCapture\);
\LeftEyeball:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:trig_last\);
\LeftEyeball:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\LeftEyeball:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:runmode_enable\);
\LeftEyeball:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\LeftEyeball:PWMUDB:sc_kill_tmp\\D\,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:sc_kill_tmp\);
\LeftEyeball:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:ltch_kill_reg\);
\LeftEyeball:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\LeftEyeball:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:dith_count_1\);
\LeftEyeball:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\LeftEyeball:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:dith_count_0\);
\LeftEyeball:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\LeftEyeball:PWMUDB:cmp1_less\,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:prevCompare1\);
\LeftEyeball:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\LeftEyeball:PWMUDB:cmp2_less\,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:prevCompare2\);
\LeftEyeball:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\LeftEyeball:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:status_0\);
\LeftEyeball:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\LeftEyeball:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:status_1\);
\LeftEyeball:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:status_5\);
\LeftEyeball:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:pwm_i_reg\);
\LeftEyeball:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyeball:PWMUDB:pwm1_i\,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_88);
\LeftEyeball:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyeball:PWMUDB:pwm2_i\,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_89);
\LeftEyeball:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\LeftEyeball:PWMUDB:status_2\,
		clk=>\LeftEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\LeftEyeball:PWMUDB:tc_i_reg\);
\RightEyeball:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:min_kill_reg\);
\RightEyeball:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:prevCapture\);
\RightEyeball:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:trig_last\);
\RightEyeball:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RightEyeball:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:runmode_enable\);
\RightEyeball:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RightEyeball:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:sc_kill_tmp\);
\RightEyeball:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:ltch_kill_reg\);
\RightEyeball:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RightEyeball:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:dith_count_1\);
\RightEyeball:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RightEyeball:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:dith_count_0\);
\RightEyeball:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\RightEyeball:PWMUDB:cmp1_less\,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:prevCompare1\);
\RightEyeball:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\RightEyeball:PWMUDB:cmp2_less\,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:prevCompare2\);
\RightEyeball:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\RightEyeball:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:status_0\);
\RightEyeball:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\RightEyeball:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:status_1\);
\RightEyeball:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:status_5\);
\RightEyeball:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:pwm_i_reg\);
\RightEyeball:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\RightEyeball:PWMUDB:pwm1_i\,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_126);
\RightEyeball:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\RightEyeball:PWMUDB:pwm2_i\,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_127);
\RightEyeball:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RightEyeball:PWMUDB:status_2\,
		clk=>\RightEyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\RightEyeball:PWMUDB:tc_i_reg\);
\Eyelids:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:min_kill_reg\);
\Eyelids:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:prevCapture\);
\Eyelids:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:trig_last\);
\Eyelids:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Eyelids:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:runmode_enable\);
\Eyelids:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Eyelids:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:sc_kill_tmp\);
\Eyelids:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:ltch_kill_reg\);
\Eyelids:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Eyelids:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:dith_count_1\);
\Eyelids:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Eyelids:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:dith_count_0\);
\Eyelids:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Eyelids:PWMUDB:cmp1_less\,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:prevCompare1\);
\Eyelids:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Eyelids:PWMUDB:cmp2_less\,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:prevCompare2\);
\Eyelids:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Eyelids:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:status_0\);
\Eyelids:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Eyelids:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:status_1\);
\Eyelids:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:status_5\);
\Eyelids:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:pwm_i_reg\);
\Eyelids:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Eyelids:PWMUDB:pwm1_i\,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_175);
\Eyelids:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Eyelids:PWMUDB:pwm2_i\,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_176);
\Eyelids:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Eyelids:PWMUDB:status_2\,
		clk=>\Eyelids:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eyelids:PWMUDB:tc_i_reg\);
\Mouth:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:min_kill_reg\);
\Mouth:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:prevCapture\);
\Mouth:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:trig_last\);
\Mouth:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Mouth:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:runmode_enable\);
\Mouth:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Mouth:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:sc_kill_tmp\);
\Mouth:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:ltch_kill_reg\);
\Mouth:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Mouth:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:dith_count_1\);
\Mouth:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Mouth:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:dith_count_0\);
\Mouth:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Mouth:PWMUDB:cmp1_less\,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:prevCompare1\);
\Mouth:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Mouth:PWMUDB:cmp2_less\,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:prevCompare2\);
\Mouth:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Mouth:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:status_0\);
\Mouth:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Mouth:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:status_1\);
\Mouth:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:status_5\);
\Mouth:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:pwm_i_reg\);
\Mouth:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Mouth:PWMUDB:pwm1_i\,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_235);
\Mouth:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Mouth:PWMUDB:pwm2_i\,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_236);
\Mouth:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Mouth:PWMUDB:status_2\,
		clk=>\Mouth:PWMUDB:ClockOutFromEnBlock\,
		q=>\Mouth:PWMUDB:tc_i_reg\);
\Neck:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:min_kill_reg\);
\Neck:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCapture\);
\Neck:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:trig_last\);
\Neck:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:runmode_enable\);
\Neck:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:sc_kill_tmp\);
\Neck:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:ltch_kill_reg\);
\Neck:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_1\);
\Neck:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:dith_count_0\);
\Neck:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare1\);
\Neck:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_less\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:prevCompare2\);
\Neck:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_0\);
\Neck:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Neck:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_1\);
\Neck:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:status_5\);
\Neck:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:pwm_i_reg\);
\Neck:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm1_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_306);
\Neck:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:pwm2_i\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_307);
\Neck:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Neck:PWMUDB:status_2\,
		clk=>\Neck:PWMUDB:ClockOutFromEnBlock\,
		q=>\Neck:PWMUDB:tc_i_reg\);
\Base:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:min_kill_reg\);
\Base:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:prevCapture\);
\Base:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:trig_last\);
\Base:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Base:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:runmode_enable\);
\Base:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Base:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:sc_kill_tmp\);
\Base:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:ltch_kill_reg\);
\Base:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Base:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:dith_count_1\);
\Base:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Base:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:dith_count_0\);
\Base:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Base:PWMUDB:cmp1_less\,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:prevCompare1\);
\Base:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Base:PWMUDB:cmp2_less\,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:prevCompare2\);
\Base:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Base:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:status_0\);
\Base:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Base:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:status_1\);
\Base:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:status_5\);
\Base:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:pwm_i_reg\);
\Base:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Base:PWMUDB:pwm1_i\,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_861);
\Base:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Base:PWMUDB:pwm2_i\,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_862);
\Base:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Base:PWMUDB:status_2\,
		clk=>\Base:PWMUDB:ClockOutFromEnBlock\,
		q=>\Base:PWMUDB:tc_i_reg\);

END R_T_L;
