\doxysubsubsubsection{NOR\+\_\+\+SRAM\+\_\+\+Controller}
\hypertarget{group___n_o_r___s_r_a_m___controller}{}\label{group___n_o_r___s_r_a_m___controller}\index{NOR\_SRAM\_Controller@{NOR\_SRAM\_Controller}}
\doxysubsubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___f_s_m_c___data___address___bus___multiplexing}{FSMC\+\_\+\+Data\+\_\+\+Address\+\_\+\+Bus\+\_\+\+Multiplexing}}
\item 
\mbox{\hyperlink{group___f_s_m_c___memory___type}{FSMC\+\_\+\+Memory\+\_\+\+Type}}
\item 
\mbox{\hyperlink{group___f_s_m_c___data___width}{FSMC\+\_\+\+Data\+\_\+\+Width}}
\item 
\mbox{\hyperlink{group___f_s_m_c___burst___access___mode}{FSMC\+\_\+\+Burst\+\_\+\+Access\+\_\+\+Mode}}
\item 
\mbox{\hyperlink{group___f_s_m_c___asynchronous_wait}{FSMC\+\_\+\+Asynchronous\+Wait}}
\item 
\mbox{\hyperlink{group___f_s_m_c___wait___signal___polarity}{FSMC\+\_\+\+Wait\+\_\+\+Signal\+\_\+\+Polarity}}
\item 
\mbox{\hyperlink{group___f_s_m_c___wrap___mode}{FSMC\+\_\+\+Wrap\+\_\+\+Mode}}
\item 
\mbox{\hyperlink{group___f_s_m_c___wait___timing}{FSMC\+\_\+\+Wait\+\_\+\+Timing}}
\item 
\mbox{\hyperlink{group___f_s_m_c___write___operation}{FSMC\+\_\+\+Write\+\_\+\+Operation}}
\item 
\mbox{\hyperlink{group___f_s_m_c___wait___signal}{FSMC\+\_\+\+Wait\+\_\+\+Signal}}
\item 
\mbox{\hyperlink{group___f_s_m_c___extended___mode}{FSMC\+\_\+\+Extended\+\_\+\+Mode}}
\item 
\mbox{\hyperlink{group___f_s_m_c___write___burst}{FSMC\+\_\+\+Write\+\_\+\+Burst}}
\item 
\mbox{\hyperlink{group___f_s_m_c___address___setup___time}{FSMC\+\_\+\+Address\+\_\+\+Setup\+\_\+\+Time}}
\item 
\mbox{\hyperlink{group___f_s_m_c___address___hold___time}{FSMC\+\_\+\+Address\+\_\+\+Hold\+\_\+\+Time}}
\item 
\mbox{\hyperlink{group___f_s_m_c___data___setup___time}{FSMC\+\_\+\+Data\+\_\+\+Setup\+\_\+\+Time}}
\item 
\mbox{\hyperlink{group___f_s_m_c___bus___turn__around___duration}{FSMC\+\_\+\+Bus\+\_\+\+Turn\+\_\+around\+\_\+\+Duration}}
\item 
\mbox{\hyperlink{group___f_s_m_c___c_l_k___division}{FSMC\+\_\+\+CLK\+\_\+\+Division}}
\item 
\mbox{\hyperlink{group___f_s_m_c___data___latency}{FSMC\+\_\+\+Data\+\_\+\+Latency}}
\item 
\mbox{\hyperlink{group___f_s_m_c___access___mode}{FSMC\+\_\+\+Access\+\_\+\+Mode}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
\input{group___f_s_m_c___data___address___bus___multiplexing}
\input{group___f_s_m_c___memory___type}
\input{group___f_s_m_c___data___width}
\input{group___f_s_m_c___burst___access___mode}
\input{group___f_s_m_c___asynchronous_wait}
\input{group___f_s_m_c___wait___signal___polarity}
\input{group___f_s_m_c___wrap___mode}
\input{group___f_s_m_c___wait___timing}
\input{group___f_s_m_c___write___operation}
\input{group___f_s_m_c___wait___signal}
\input{group___f_s_m_c___extended___mode}
\input{group___f_s_m_c___write___burst}
\input{group___f_s_m_c___address___setup___time}
\input{group___f_s_m_c___address___hold___time}
\input{group___f_s_m_c___data___setup___time}
\input{group___f_s_m_c___bus___turn__around___duration}
\input{group___f_s_m_c___c_l_k___division}
\input{group___f_s_m_c___data___latency}
\input{group___f_s_m_c___access___mode}
