Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f98cedf7ae2d4a98a626fc23a051b7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sinal_alarme_behav xil_defaultlib.tb_sinal_alarme -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sinal_alarme [sinal_alarme_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sinal_alarme
Built simulation snapshot tb_sinal_alarme_behav
