# Synopsys Constraint Checker(syntax only), version maplat, Build 1368R, built Jan  8 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Dec 17 22:26:01 2018


##### DESIGN INFO #######################################################

Top View:                "ulx3s_usbtest"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                             Requested     Requested     Clock        Clock                
Clock                                             Frequency     Period        Type         Group                
----------------------------------------------------------------------------------------------------------------
System                                            1.0 MHz       1000.000      system       system_clkgroup      
clk_25M_100M_7M5_12M_60M|CLKOS_inferred_clock     366.3 MHz     2.730         inferred     Autoconstr_clkgroup_0
================================================================================================================
