Fitter report for niosv_soc_epcs_sdram_iic_top
Fri Sep 27 14:05:23 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Fitter Summary                                                                          ;
+------------------------------------+----------------------------------------------------+
; Fitter Status                      ; Successful - Fri Sep 27 14:05:22 2024              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; niosv_soc_epcs_sdram_iic_top                       ;
; Top-level Entity Name              ; niosv_soc_epcs_sdram_iic_top                       ;
; Family                             ; Cyclone IV E                                       ;
; Device                             ; EP4CE22F17C6                                       ;
; Timing Models                      ; Final                                              ;
; Total logic elements               ; 8,348 / 22,320 ( 37 % )                            ;
;     Total combinational functions  ; 7,079 / 22,320 ( 32 % )                            ;
;     Dedicated logic registers      ; 4,831 / 22,320 ( 22 % )                            ;
; Total registers                    ; 4900                                               ;
; Total pins                         ; 60 / 154 ( 39 % )                                  ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 7,760 / 608,256 ( 1 % )                            ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                    ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                     ;
+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; 8                                     ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; SDO Pin                                                            ; On                                    ;                                       ;
; SCE Pin                                                            ; On                                    ;                                       ;
; DCLK Pin                                                           ; On                                    ;                                       ;
; Data[0] Pin                                                        ; On                                    ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.3%      ;
;     Processor 3            ;   3.8%      ;
;     Processor 4            ;   3.1%      ;
;     Processor 5            ;   2.9%      ;
;     Processor 6            ;   2.7%      ;
;     Processor 7            ;   2.7%      ;
;     Processor 8            ;   2.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[0]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[1]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[2]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[3]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[4]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[5]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[6]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[7]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[8]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[9]~output                                                                                                                                                                                                             ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[10]~output                                                                                                                                                                                                            ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[11]~output                                                                                                                                                                                                            ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[12]~output                                                                                                                                                                                                            ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]~_Duplicate_1                                                                                                                                     ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WE_n~output                                                                                                                                                                                                                ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                     ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]~_Duplicate_1                                                                                                                                     ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CAS_n~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                     ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]~_Duplicate_1                                                                                                                                     ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RAS_n~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                     ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CS_n~output                                                                                                                                                                                                                ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                     ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]~_Duplicate_1                                                                                                                                    ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                               ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]~_Duplicate_1                                                                                                                                   ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                                                                              ; I                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                                                           ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                                                          ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                               ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                                                          ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                              ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                                                          ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                              ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                                                          ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                              ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                                                          ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                              ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                                                          ; Q                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                              ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                              ; OE               ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                  ;                  ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                                                ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                                               ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                                               ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                                               ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                                               ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                                               ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                                               ; O                ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                      ;
+-----------------------------+-----------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity              ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_SOC_EXT_SDRAM_PROGMEM ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-----------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12231 ) ; 0.00 % ( 0 / 12231 )       ; 0.00 % ( 0 / 12231 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12231 ) ; 0.00 % ( 0 / 12231 )       ; 0.00 % ( 0 / 12231 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11980 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 245 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 8,348 / 22,320 ( 37 % )   ;
;     -- Combinational with no register       ; 3517                      ;
;     -- Register only                        ; 1269                      ;
;     -- Combinational with a register        ; 3562                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 4162                      ;
;     -- 3 input functions                    ; 2004                      ;
;     -- <=2 input functions                  ; 913                       ;
;     -- Register only                        ; 1269                      ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 6575                      ;
;     -- arithmetic mode                      ; 504                       ;
;                                             ;                           ;
; Total registers*                            ; 4,900 / 23,018 ( 21 % )   ;
;     -- Dedicated logic registers            ; 4,831 / 22,320 ( 22 % )   ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 638 / 1,395 ( 46 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 60 / 154 ( 39 % )         ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 9 / 66 ( 14 % )           ;
; Total block memory bits                     ; 7,760 / 608,256 ( 1 % )   ;
; Total block memory implementation bits      ; 82,944 / 608,256 ( 14 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global signals                              ; 8                         ;
;     -- Global clocks                        ; 8 / 20 ( 40 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 13.8% / 13.6% / 14.0%     ;
; Peak interconnect usage (total/H/V)         ; 40.3% / 39.4% / 41.5%     ;
; Maximum fan-out                             ; 3586                      ;
; Highest non-global fan-out                  ; 378                       ;
; Total fan-out                               ; 42157                     ;
; Average fan-out                             ; 3.21                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 8179 / 22320 ( 37 % ) ; 169 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 3437                  ; 80                    ; 0                              ;
;     -- Register only                         ; 1256                  ; 13                    ; 0                              ;
;     -- Combinational with a register         ; 3486                  ; 76                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 4091                  ; 71                    ; 0                              ;
;     -- 3 input functions                     ; 1960                  ; 44                    ; 0                              ;
;     -- <=2 input functions                   ; 872                   ; 41                    ; 0                              ;
;     -- Register only                         ; 1256                  ; 13                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 6427                  ; 148                   ; 0                              ;
;     -- arithmetic mode                       ; 496                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 4811                  ; 89                    ; 0                              ;
;     -- Dedicated logic registers             ; 4742 / 22320 ( 21 % ) ; 89 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 628 / 1395 ( 45 % )   ; 15 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 60                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 7760                  ; 0                     ; 0                              ;
; Total RAM block bits                         ; 82944                 ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 9 / 66 ( 13 % )       ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 5 / 24 ( 20 % )       ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 5013                  ; 130                   ; 2                              ;
;     -- Registered Input Connections          ; 4786                  ; 98                    ; 0                              ;
;     -- Output Connections                    ; 470                   ; 233                   ; 4442                           ;
;     -- Registered Output Connections         ; 1                     ; 233                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 41590                 ; 1030                  ; 4449                           ;
;     -- Registered Connections                ; 18322                 ; 742                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 678                   ; 361                   ; 4444                           ;
;     -- sld_hub:auto_hub                      ; 361                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 4444                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 49                    ; 68                    ; 2                              ;
;     -- Output Ports                          ; 44                    ; 85                    ; 4                              ;
;     -- Bidir Ports                           ; 16                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 43                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 7                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 50                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 55                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 63                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                                                                                                                                                                                                                                                                                               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; J15   ; 5        ; 53           ; 14           ; 0            ; 75                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; E1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; M1    ; 2        ; 0            ; 16           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; T8    ; 3        ; 27           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; B9    ; 7        ; 25           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; M15   ; 5        ; 53           ; 17           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                                      ; R8    ; 3        ; 27           ; 0            ; 21           ; 70                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; H2    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; UART_RXD                                                                                                                                                                                                                                                                                           ; C9    ; 7        ; 31           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                           ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                         ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------+
; SDRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe               ;
; SDRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10 ;
; SDRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11 ;
; SDRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12 ;
; SDRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13 ;
; SDRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14 ;
; SDRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15 ;
; SDRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1  ;
; SDRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2  ;
; SDRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3  ;
; SDRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4  ;
; SDRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5  ;
; SDRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6  ;
; SDRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7  ;
; SDRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8  ;
; SDRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                                                                                                                                                                                                                                                                          ;
+----------+-----------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As                    ; User Signal Name                                                                                                                                                                                                                                                                                   ; Pin Type                  ;
+----------+-----------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; Use as regular IO              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; Use as regular IO              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; Use as regular IO              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; Use as regular IO              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                              ; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; JTAG Pin                  ;
; H3       ; TCK                         ; -                              ; altera_reserved_tck                                                                                                                                                                                                                                                                                ; JTAG Pin                  ;
; J5       ; TMS                         ; -                              ; altera_reserved_tms                                                                                                                                                                                                                                                                                ; JTAG Pin                  ;
; J4       ; TDO                         ; -                              ; altera_reserved_tdo                                                                                                                                                                                                                                                                                ; JTAG Pin                  ;
; J3       ; nCE                         ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO              ; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                              ; -                                                                                                                                                                                                                                                                                                  ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE       ; Reserved as secondary function ; ~ALTERA_INIT_DONE~                                                                                                                                                                                                                                                                                 ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO              ; LEDG[0]                                                                                                                                                                                                                                                                                            ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7          ; Use as regular IO              ; UART_RXD                                                                                                                                                                                                                                                                                           ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8          ; Use as regular IO              ; UART_TXD                                                                                                                                                                                                                                                                                           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 14 ( 79 % )  ; 3.3V          ; --           ;
; 2        ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )    ; 3.3V          ; --           ;
; 5        ; 2 / 18 ( 11 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )    ; 3.3V          ; --           ;
; 7        ; 7 / 24 ( 29 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )    ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                                                                                                                                                                                                                                     ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; LEDG[3]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; LEDG[1]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LEDG[0]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LEDG[6]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; DIPSW[2]                                                                                                                                                                                                                                                                                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; LEDG[2]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; SDRAM_WE_n                                                                                                                                                                                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; UART_RXD                                                                                                                                                                                                                                                                                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LEDG[4]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                                                                                                                                                                                                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; UART_TXD                                                                                                                                                                                                                                                                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                                                                                                                                                                                                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; BTN_USER_n                                                                                                                                                                                                                                                                                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LEDG[5]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                                                                                                                                                                                                                                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                                                                                                                                                                                                                                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                                                                                                                                                                                                                                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                                                                                                                                                                                                                                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                                                                                                                                                                                                                                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; ~ALTERA_INIT_DONE~ / RESERVED_OUTPUT_OPEN_DRAIN                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                                                                                                                                                                                                                                                                ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                                                                                                                                                                                                                                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                                                                                                                                                                                                                                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                                                                                                                                                                                                                                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                                                                                                                                                                                                                                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                                                                                                                                                                                                                                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                                                                                                                                                                                                                                                                ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                                                                                                                                                                                                                                                                ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; SDRAM_CAS_n                                                                                                                                                                                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; SDRAM_RAS_n                                                                                                                                                                                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LEDG[7]                                                                                                                                                                                                                                                                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                                                                                                                                                                                                                                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; SDRAM_CKE                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                                                                                                                                                                                                                                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; DIPSW[0]                                                                                                                                                                                                                                                                                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; SDRAM_BA[1]                                                                                                                                                                                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; SDRAM_BA[0]                                                                                                                                                                                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                             ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; DIPSW[3]                                                                                                                                                                                                                                                                                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                                                                                                                                                                                                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                                                                                                                                                                                                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; SDRAM_CS_n                                                                                                                                                                                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; SDRAM_CLK                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; EXT_CLK_50MHz                                                                                                                                                                                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                                                                                                                                                                                                                                                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; DIPSW[1]                                                                                                                                                                                                                                                                                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                                                                                                                                                                                                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                                                                                                                                                                                                                    ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                                                                                                                                                                                                                                                             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7                                                                   ;
; PLL mode                      ; Normal                                                                                                ;
; Compensate clock              ; clock0                                                                                                ;
; Compensated input/output pins ; --                                                                                                    ;
; Switchover type               ; --                                                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                                                              ;
; Input frequency 1             ; --                                                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                              ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                             ;
; VCO post scale K counter      ; 2                                                                                                     ;
; VCO frequency control         ; Auto                                                                                                  ;
; VCO phase shift step          ; 208 ps                                                                                                ;
; VCO multiply                  ; --                                                                                                    ;
; VCO divide                    ; --                                                                                                    ;
; Freq min lock                 ; 25.0 MHz                                                                                              ;
; Freq max lock                 ; 54.18 MHz                                                                                             ;
; M VCO Tap                     ; 0                                                                                                     ;
; M Initial                     ; 2                                                                                                     ;
; M value                       ; 12                                                                                                    ;
; N value                       ; 1                                                                                                     ;
; Charge pump current           ; setting 1                                                                                             ;
; Loop filter resistance        ; setting 27                                                                                            ;
; Loop filter capacitance       ; setting 0                                                                                             ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                    ;
; Bandwidth type                ; Medium                                                                                                ;
; Real time reconfigurable      ; Off                                                                                                   ;
; Scan chain MIF file           ; --                                                                                                    ;
; Preserve PLL counter order    ; Off                                                                                                   ;
; PLL location                  ; PLL_4                                                                                                 ;
; Inclk0 signal                 ; EXT_CLK_50MHz                                                                                         ;
; Inclk1 signal                 ; --                                                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                                                         ;
; Inclk1 signal type            ; --                                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------+
; Name                                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                               ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------+
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 0       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -60 (-1667 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 2       ; 0       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Pin Name                                                                                                                                                                                                                                                                                          ; Reason                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; Missing drive strength ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; Missing drive strength ;
; LEDG[0]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; Missing drive strength ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; Missing drive strength ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; Missing drive strength ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; Missing drive strength ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; Missing drive strength ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; |niosv_soc_epcs_sdram_iic_top                                                                                                           ; 8348 (13)   ; 4831 (9)                  ; 69 (69)       ; 7760        ; 9    ; 0            ; 0       ; 0         ; 60   ; 0            ; 3517 (4)     ; 1269 (0)          ; 3562 (8)         ; |niosv_soc_epcs_sdram_iic_top                                                                                                                                                                                                                                                                                                                                                                                                     ; niosv_soc_epcs_sdram_iic_top                                                            ; work         ;
;    |NIOSV_SOC:NIOSV_SOC_inst|                                                                                                           ; 8167 (0)    ; 4733 (0)                  ; 0 (0)         ; 7760        ; 9    ; 0            ; 0       ; 0         ; 4    ; 0            ; 3433 (0)     ; 1256 (0)          ; 3478 (0)         ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst                                                                                                                                                                                                                                                                                                                                                                            ; NIOSV_SOC                                                                               ; NIOSV_SOC    ;
;       |NIOSV_SOC_ALTPLL_CLKS:altpll_clks|                                                                                               ; 12 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 10 (6)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks                                                                                                                                                                                                                                                                                                                                          ; NIOSV_SOC_ALTPLL_CLKS                                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|                                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1                                                                                                                                                                                                                                                                                                    ; NIOSV_SOC_ALTPLL_CLKS_altpll_dch2                                                       ; NIOSV_SOC    ;
;          |NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                               ; NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6                                                       ; NIOSV_SOC    ;
;             |NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                    ; NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c                                                       ; NIOSV_SOC    ;
;       |NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|                                                                           ; 693 (0)     ; 449 (0)                   ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 233 (0)      ; 82 (0)            ; 378 (0)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller                                                                                                                                                                                                                                                                                                                      ; NIOSV_SOC_EPCS_FLASH_CONTROLLER                                                         ; NIOSV_SOC    ;
;          |NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|                                               ; 338 (0)     ; 205 (0)                   ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 133 (0)      ; 42 (0)            ; 163 (0)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst                                                                                                                                                                                                                                       ; NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name                             ; NIOSV_SOC    ;
;             |NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|       ; 338 (243)   ; 205 (139)                 ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 133 (104)    ; 42 (42)           ; 163 (95)         ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name                                                                                                                   ; NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name ; NIOSV_SOC    ;
;                |a_graycounter:addbyte_cntr|                                                                                             ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr                                                                                        ; a_graycounter                                                                           ; work         ;
;                   |a_graycounter_9vg:auto_generated|                                                                                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated                                                       ; a_graycounter_9vg                                                                       ; work         ;
;                |a_graycounter:gen_cntr|                                                                                                 ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr                                                                                            ; a_graycounter                                                                           ; work         ;
;                   |a_graycounter_9vg:auto_generated|                                                                                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated                                                           ; a_graycounter_9vg                                                                       ; work         ;
;                |a_graycounter:read_flag_status_cntr|                                                                                    ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr                                                                               ; a_graycounter                                                                           ; work         ;
;                   |a_graycounter_9vg:auto_generated|                                                                                    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated                                              ; a_graycounter_9vg                                                                       ; work         ;
;                |a_graycounter:spstage_cntr|                                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr                                                                                        ; a_graycounter                                                                           ; work         ;
;                   |a_graycounter_8vg:auto_generated|                                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated                                                       ; a_graycounter_8vg                                                                       ; work         ;
;                |a_graycounter:stage_cntr|                                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr                                                                                          ; a_graycounter                                                                           ; work         ;
;                   |a_graycounter_8vg:auto_generated|                                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated                                                         ; a_graycounter_8vg                                                                       ; work         ;
;                |a_graycounter:wrstage_cntr|                                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr                                                                                        ; a_graycounter                                                                           ; work         ;
;                   |a_graycounter_8vg:auto_generated|                                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated                                                       ; a_graycounter_8vg                                                                       ; work         ;
;                |lpm_compare:cmpr5|                                                                                                      ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr5                                                                                                 ; lpm_compare                                                                             ; work         ;
;                   |cmpr_7pd:auto_generated|                                                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr5|cmpr_7pd:auto_generated                                                                         ; cmpr_7pd                                                                                ; work         ;
;                |lpm_compare:cmpr6|                                                                                                      ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr6                                                                                                 ; lpm_compare                                                                             ; work         ;
;                   |cmpr_7pd:auto_generated|                                                                                             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr6|cmpr_7pd:auto_generated                                                                         ; cmpr_7pd                                                                                ; work         ;
;                |lpm_counter:pgwr_data_cntr|                                                                                             ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_data_cntr                                                                                        ; lpm_counter                                                                             ; work         ;
;                   |cntr_haj:auto_generated|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated                                                                ; cntr_haj                                                                                ; work         ;
;                |lpm_counter:pgwr_read_cntr|                                                                                             ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_read_cntr                                                                                        ; lpm_counter                                                                             ; work         ;
;                   |cntr_haj:auto_generated|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_read_cntr|cntr_haj:auto_generated                                                                ; cntr_haj                                                                                ; work         ;
;                |scfifo:scfifo4|                                                                                                         ; 50 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 29 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4                                                                                                    ; scfifo                                                                                  ; work         ;
;                   |scfifo_3em:auto_generated|                                                                                           ; 50 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 29 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated                                                                          ; scfifo_3em                                                                              ; work         ;
;                      |a_dpfifo_abs:dpfifo|                                                                                              ; 50 (12)     ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (12)      ; 0 (0)             ; 29 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo                                                      ; a_dpfifo_abs                                                                            ; work         ;
;                         |a_fefifo_48e:fifo_state|                                                                                       ; 19 (9)      ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 0 (0)             ; 11 (2)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state                              ; a_fefifo_48e                                                                            ; work         ;
;                            |cntr_go7:count_usedw|                                                                                       ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw         ; cntr_go7                                                                                ; work         ;
;                         |altsyncram_2lm1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram                              ; altsyncram_2lm1                                                                         ; work         ;
;                         |cntr_4ob:rd_ptr_count|                                                                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count                                ; cntr_4ob                                                                                ; work         ;
;                         |cntr_4ob:wr_ptr|                                                                                               ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr                                      ; cntr_4ob                                                                                ; work         ;
;          |NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|                                           ; 359 (0)     ; 244 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (0)      ; 40 (0)            ; 219 (0)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst                                                                                                                                                                                                                                   ; NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name                           ; NIOSV_SOC    ;
;             |altera_epcq_controller_arb:epcq_controller_instance_name|                                                                  ; 359 (66)    ; 244 (61)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (4)      ; 40 (0)            ; 219 (120)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name                                                                                                                                                                          ; altera_epcq_controller_arb                                                              ; NIOSV_SOC    ;
;                |altera_epcq_controller:controller|                                                                                      ; 293 (293)   ; 183 (183)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 40 (40)           ; 157 (157)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller                                                                                                                                        ; altera_epcq_controller                                                                  ; NIOSV_SOC    ;
;       |NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|                                                                                   ; 358 (240)   ; 212 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (139)    ; 52 (3)            ; 160 (83)         ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem                                                                                                                                                                                                                                                                                                                              ; NIOSV_SOC_EXT_SDRAM_PROGMEM                                                             ; NIOSV_SOC    ;
;          |NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|                            ; 135 (135)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 49 (49)           ; 79 (79)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module                                                                                                                                                                                                                            ; NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module                                          ; NIOSV_SOC    ;
;       |NIOSV_SOC_GPI0_BUTN:gpi0_butn|                                                                                                   ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 5 (5)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI0_BUTN:gpi0_butn                                                                                                                                                                                                                                                                                                                                              ; NIOSV_SOC_GPI0_BUTN                                                                     ; NIOSV_SOC    ;
;       |NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw|                                                                                                 ; 20 (20)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 12 (12)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw                                                                                                                                                                                                                                                                                                                                            ; NIOSV_SOC_GPI1_DIPSW                                                                    ; NIOSV_SOC    ;
;       |NIOSV_SOC_GPO2_LEDG:gpo2_ledg|                                                                                                   ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 16 (16)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg                                                                                                                                                                                                                                                                                                                                              ; NIOSV_SOC_GPO2_LEDG                                                                     ; NIOSV_SOC    ;
;       |NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|                                                                                           ; 164 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (10)      ; 20 (2)            ; 104 (29)         ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg                                                                                                                                                                                                                                                                                                                                      ; NIOSV_SOC_JTAG_UART_DBG                                                                 ; NIOSV_SOC    ;
;          |NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r                                                                                                                                                                                                                                                                ; NIOSV_SOC_JTAG_UART_DBG_scfifo_r                                                        ; NIOSV_SOC    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                   ; scfifo                                                                                  ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                        ; scfifo_jr21                                                                             ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                   ; a_dpfifo_l011                                                                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                           ; a_fefifo_7cf                                                                            ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                      ; cntr_do7                                                                                ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                           ; altsyncram_nio1                                                                         ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                             ; cntr_1ob                                                                                ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                   ; cntr_1ob                                                                                ; work         ;
;          |NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w                                                                                                                                                                                                                                                                ; NIOSV_SOC_JTAG_UART_DBG_scfifo_w                                                        ; NIOSV_SOC    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                   ; scfifo                                                                                  ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                        ; scfifo_jr21                                                                             ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                   ; a_dpfifo_l011                                                                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                           ; a_fefifo_7cf                                                                            ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                      ; cntr_do7                                                                                ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                           ; altsyncram_nio1                                                                         ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                             ; cntr_1ob                                                                                ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                   ; cntr_1ob                                                                                ; work         ;
;          |alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|                                                                  ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 34 (34)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic                                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                                                       ; work         ;
;       |NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|                                                                                               ; 4730 (0)    ; 2317 (0)                  ; 0 (0)         ; 4672        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2396 (0)     ; 568 (0)           ; 1766 (0)         ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu                                                                                                                                                                                                                                                                                                                                          ; NIOSV_SOC_NIOSV_M_CPU                                                                   ; NIOSV_SOC    ;
;          |niosv_dm_top:dbg_mod|                                                                                                         ; 836 (0)     ; 621 (0)                   ; 0 (0)         ; 2176        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 213 (0)      ; 322 (0)           ; 301 (0)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod                                                                                                                                                                                                                                                                                                                     ; niosv_dm_top                                                                            ; NIOSV_SOC    ;
;             |niosv_debug_module:dm_inst|                                                                                                ; 428 (428)   ; 220 (220)                 ; 0 (0)         ; 2176        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (198)    ; 47 (47)           ; 183 (183)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst                                                                                                                                                                                                                                                                                          ; niosv_debug_module                                                                      ; NIOSV_SOC    ;
;                |niosv_debug_rom:dbg_rom_inst|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1856        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst                                                                                                                                                                                                                                                             ; niosv_debug_rom                                                                         ; NIOSV_SOC    ;
;                   |altsyncram:Mux27_rtl_0|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1856        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|altsyncram:Mux27_rtl_0                                                                                                                                                                                                                                      ; altsyncram                                                                              ; work         ;
;                      |altsyncram_4a41:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1856        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|altsyncram:Mux27_rtl_0|altsyncram_4a41:auto_generated                                                                                                                                                                                                       ; altsyncram_4a41                                                                         ; work         ;
;                |niosv_ram:niosv_dm_csr_mem_inst|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst                                                                                                                                                                                                                                                          ; niosv_ram                                                                               ; NIOSV_SOC    ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                                           ; altsyncram                                                                              ; work         ;
;                      |altsyncram_coj1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated                                                                                                                                                                                            ; altsyncram_coj1                                                                         ; work         ;
;             |niosv_dm_jtag2mm:dtm_inst|                                                                                                 ; 418 (179)   ; 401 (162)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 275 (50)          ; 128 (115)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst                                                                                                                                                                                                                                                                                           ; niosv_dm_jtag2mm                                                                        ; NIOSV_SOC    ;
;                |altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|                                                                   ; 138 (0)     ; 136 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 128 (0)           ; 9 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                            ; 138 (90)    ; 136 (88)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 128 (87)          ; 9 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                      ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 7 (7)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                 ; altera_avalon_st_pipeline_base                                                          ; NIOSV_SOC    ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|                                                                   ; 103 (0)     ; 103 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 97 (0)            ; 6 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                            ; 103 (66)    ; 103 (66)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 97 (63)           ; 6 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                 ; altera_avalon_st_pipeline_base                                                          ; NIOSV_SOC    ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |sld_virtual_jtag_basic:vjtag_inst|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst                                                                                                                                                                                                                                                         ; sld_virtual_jtag_basic                                                                  ; work         ;
;          |niosv_m_top:hart|                                                                                                             ; 3557 (0)    ; 1532 (0)                  ; 0 (0)         ; 2496        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2010 (0)     ; 240 (0)           ; 1307 (0)         ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart                                                                                                                                                                                                                                                                                                                         ; niosv_m_top                                                                             ; NIOSV_SOC    ;
;             |niosv_m_core:m_core.niosv_m_full_inst|                                                                                     ; 3557 (1589) ; 1532 (804)                ; 0 (0)         ; 2496        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2010 (803)   ; 240 (172)         ; 1307 (535)       ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst                                                                                                                                                                                                                                                                                   ; niosv_m_core                                                                            ; NIOSV_SOC    ;
;                |niosv_csr:csr_inst|                                                                                                     ; 717 (694)   ; 341 (319)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 364 (363)    ; 4 (2)             ; 349 (332)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst                                                                                                                                                                                                                                                                ; niosv_csr                                                                               ; NIOSV_SOC    ;
;                   |niosv_interrupt_handler:irq_inst|                                                                                    ; 23 (23)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 20 (20)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst                                                                                                                                                                                                                               ; niosv_interrupt_handler                                                                 ; NIOSV_SOC    ;
;                |niosv_m_alu:alu_inst|                                                                                                   ; 130 (130)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (127)    ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_alu:alu_inst                                                                                                                                                                                                                                                              ; niosv_m_alu                                                                             ; NIOSV_SOC    ;
;                |niosv_m_decoder:instr_decoder_inst|                                                                                     ; 204 (204)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (142)    ; 0 (0)             ; 62 (62)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst                                                                                                                                                                                                                                                ; niosv_m_decoder                                                                         ; NIOSV_SOC    ;
;                |niosv_m_instr_prefetch:prefetch_inst|                                                                                   ; 360 (196)   ; 240 (106)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (89)     ; 56 (3)            ; 187 (104)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst                                                                                                                                                                                                                                              ; niosv_m_instr_prefetch                                                                  ; NIOSV_SOC    ;
;                   |niosv_instr_buffer:buffer_inst|                                                                                      ; 164 (164)   ; 134 (134)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 53 (53)           ; 83 (83)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst                                                                                                                                                                                                               ; niosv_instr_buffer                                                                      ; NIOSV_SOC    ;
;                |niosv_m_lsu:lsu_inst|                                                                                                   ; 227 (213)   ; 52 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (127)    ; 3 (3)             ; 87 (83)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst                                                                                                                                                                                                                                                              ; niosv_m_lsu                                                                             ; NIOSV_SOC    ;
;                   |niosv_mem_op_state:read_cmd|                                                                                         ; 12 (12)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd                                                                                                                                                                                                                                  ; niosv_mem_op_state                                                                      ; NIOSV_SOC    ;
;                   |niosv_mem_op_state:wr_addr|                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:wr_addr                                                                                                                                                                                                                                   ; niosv_mem_op_state                                                                      ; NIOSV_SOC    ;
;                |niosv_m_shift_module:shift_inst|                                                                                        ; 258 (258)   ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (163)    ; 5 (5)             ; 90 (90)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_shift_module:shift_inst                                                                                                                                                                                                                                                   ; niosv_m_shift_module                                                                    ; NIOSV_SOC    ;
;                |niosv_reg_file:reg_file_inst|                                                                                           ; 159 (0)     ; 0 (0)                     ; 0 (0)         ; 2496        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 2 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst                                                                                                                                                                                                                                                      ; niosv_reg_file                                                                          ; NIOSV_SOC    ;
;                   |niosv_ecc_ram:ecc_regfile.reg_file_a|                                                                                ; 90 (0)      ; 0 (0)                     ; 0 (0)         ; 1248        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a                                                                                                                                                                                                                 ; niosv_ecc_ram                                                                           ; NIOSV_SOC    ;
;                      |altsyncram:data_ram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1248        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram                                                                                                                                                                                             ; altsyncram                                                                              ; work         ;
;                         |altsyncram_pkj1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1248        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated                                                                                                                                                              ; altsyncram_pkj1                                                                         ; work         ;
;                      |niosv_enc_dec:encdec_inst|                                                                                        ; 90 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|niosv_enc_dec:encdec_inst                                                                                                                                                                                       ; niosv_enc_dec                                                                           ; NIOSV_SOC    ;
;                         |niosv_altecc_32dec:encdec_32bit.dec_inst|                                                                      ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst                                                                                                                                              ; niosv_altecc_32dec                                                                      ; NIOSV_SOC    ;
;                            |niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component|                      ; 61 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (37)      ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component                                                        ; niosv_altecc_32dec_altecc_decoder_jqe                                                   ; NIOSV_SOC    ;
;                               |lpm_decode:error_bit_decoder|                                                                            ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component|lpm_decode:error_bit_decoder                           ; lpm_decode                                                                              ; work         ;
;                                  |decode_3df:auto_generated|                                                                            ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component|lpm_decode:error_bit_decoder|decode_3df:auto_generated ; decode_3df                                                                              ; work         ;
;                         |niosv_altecc_32enc:encdec_32bit.enc_inst|                                                                      ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|niosv_enc_dec:encdec_inst|niosv_altecc_32enc:encdec_32bit.enc_inst                                                                                                                                              ; niosv_altecc_32enc                                                                      ; NIOSV_SOC    ;
;                            |niosv_altecc_32enc_altecc_encoder_08b:niosv_altecc_32enc_altecc_encoder_08b_component|                      ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|niosv_enc_dec:encdec_inst|niosv_altecc_32enc:encdec_32bit.enc_inst|niosv_altecc_32enc_altecc_encoder_08b:niosv_altecc_32enc_altecc_encoder_08b_component                                                        ; niosv_altecc_32enc_altecc_encoder_08b                                                   ; NIOSV_SOC    ;
;                   |niosv_ecc_ram:ecc_regfile.reg_file_b|                                                                                ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 1248        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (0)       ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b                                                                                                                                                                                                                 ; niosv_ecc_ram                                                                           ; NIOSV_SOC    ;
;                      |altsyncram:data_ram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1248        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram                                                                                                                                                                                             ; altsyncram                                                                              ; work         ;
;                         |altsyncram_pkj1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1248        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated                                                                                                                                                              ; altsyncram_pkj1                                                                         ; work         ;
;                      |niosv_enc_dec:encdec_inst|                                                                                        ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (0)       ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|niosv_enc_dec:encdec_inst                                                                                                                                                                                       ; niosv_enc_dec                                                                           ; NIOSV_SOC    ;
;                         |niosv_altecc_32dec:encdec_32bit.dec_inst|                                                                      ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (0)       ; 0 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst                                                                                                                                              ; niosv_altecc_32dec                                                                      ; NIOSV_SOC    ;
;                            |niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component|                      ; 69 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (45)      ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component                                                        ; niosv_altecc_32dec_altecc_decoder_jqe                                                   ; NIOSV_SOC    ;
;                               |lpm_decode:error_bit_decoder|                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component|lpm_decode:error_bit_decoder                           ; lpm_decode                                                                              ; work         ;
;                                  |decode_3df:auto_generated|                                                                            ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|niosv_enc_dec:encdec_inst|niosv_altecc_32dec:encdec_32bit.dec_inst|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component|lpm_decode:error_bit_decoder|decode_3df:auto_generated ; decode_3df                                                                              ; work         ;
;          |niosv_timer_msip:timer_module|                                                                                                ; 337 (337)   ; 164 (164)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 173 (173)    ; 6 (6)             ; 158 (158)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module                                                                                                                                                                                                                                                                                                            ; niosv_timer_msip                                                                        ; NIOSV_SOC    ;
;       |NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|                                                                                       ; 133 (0)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 3 (0)             ; 91 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com                                                                                                                                                                                                                                                                                                                                  ; NIOSV_SOC_UART_SERIAL_COM                                                               ; NIOSV_SOC    ;
;          |NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|                                                            ; 48 (48)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 36 (36)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs                                                                                                                                                                                                                                                                ; NIOSV_SOC_UART_SERIAL_COM_regs                                                          ; NIOSV_SOC    ;
;          |NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|                                                                ; 56 (55)     ; 38 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 3 (2)             ; 35 (35)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx                                                                                                                                                                                                                                                                    ; NIOSV_SOC_UART_SERIAL_COM_rx                                                            ; NIOSV_SOC    ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                ; altera_std_synchronizer                                                                 ; NIOSV_SOC    ;
;          |NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|                                                                ; 37 (37)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 28 (28)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx                                                                                                                                                                                                                                                                    ; NIOSV_SOC_UART_SERIAL_COM_tx                                                            ; NIOSV_SOC    ;
;       |NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 2229 (0)    ; 1512 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 566 (0)      ; 520 (0)           ; 1143 (0)         ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0                                                             ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_cmd_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                                      ; NIOSV_SOC_mm_interconnect_0_cmd_demux_002                                               ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                              ; 13 (10)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 11 (8)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                              ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                              ; 10 (7)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 1 (1)             ; 6 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                              ; 18 (13)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 13 (10)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                   ; altera_merlin_arb_adder                                                                 ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                              ; 10 (7)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 5 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                              ; 11 (8)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 5 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                              ; 20 (16)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (11)      ; 0 (0)             ; 7 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                              ; 30 (28)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 9 (5)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 19 (14)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (9)       ; 0 (0)             ; 7 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                  ; NIOSV_SOC_mm_interconnect_0_cmd_mux                                                     ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                       ; altera_merlin_arb_adder                                                                 ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                          ; 107 (95)    ; 9 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (3)        ; 0 (0)             ; 99 (90)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_cmd_mux_002                                                 ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 14 (8)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 9 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                               ; altera_merlin_arb_adder                                                                 ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                          ; 24 (18)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 8 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_cmd_mux_002                                                 ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 5 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                               ; altera_merlin_arb_adder                                                                 ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|                                                                          ; 18 (10)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (6)       ; 2 (2)             ; 6 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_cmd_mux_002                                                 ; NIOSV_SOC    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; altera_merlin_arbitrator                                                                ; NIOSV_SOC    ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                               ; altera_merlin_arb_adder                                                                 ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_router:router_001|                                                                                ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                ; NIOSV_SOC_mm_interconnect_0_router                                                      ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_router:router|                                                                                    ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                    ; NIOSV_SOC_mm_interconnect_0_router                                                      ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_router_002:router_003|                                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                            ; NIOSV_SOC_mm_interconnect_0_router_002                                                  ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_rsp_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_rsp_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_rsp_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_rsp_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_rsp_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_rsp_demux                                                   ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                      ; NIOSV_SOC_mm_interconnect_0_rsp_demux_001                                               ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                      ; NIOSV_SOC_mm_interconnect_0_rsp_demux_002                                               ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                      ; NIOSV_SOC_mm_interconnect_0_rsp_demux_004                                               ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_010|                                                                      ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_010                                                                                                                                                                                                                                                                      ; NIOSV_SOC_mm_interconnect_0_rsp_demux_004                                               ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                      ; NIOSV_SOC_mm_interconnect_0_rsp_demux_005                                               ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                              ; 230 (230)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 82 (82)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                              ; NIOSV_SOC_mm_interconnect_0_rsp_mux                                                     ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                  ; NIOSV_SOC_mm_interconnect_0_rsp_mux                                                     ; NIOSV_SOC    ;
;          |NIOSV_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                          ; 85 (85)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 77 (77)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                                          ; NIOSV_SOC_mm_interconnect_0_rsp_mux_002                                                 ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|                                                                 ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|                                                                   ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|                                                         ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 19 (19)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|                                                           ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|                                                         ; 100 (100)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 32 (32)           ; 67 (67)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 11 (11)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|                                                                  ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 65 (65)           ; 106 (106)        ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|                                                                    ; 85 (85)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 10 (10)           ; 62 (62)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|                                                                          ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|                                                                            ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|                                                                         ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|                                                                           ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|                                                                          ; 21 (21)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 20 (20)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|                                                                            ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|                                                       ; 50 (50)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 47 (47)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|                                                         ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 8 (8)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|                                                                  ; 119 (119)   ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 44 (44)           ; 56 (56)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|                                                                    ; 24 (24)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 14 (14)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|                                                            ; 104 (104)   ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 32 (32)           ; 67 (67)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|                                                              ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:soc_sysid_control_slave_agent_rsp_fifo|                                                                 ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|                                                                    ; 25 (25)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 22 (22)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|                                                                      ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                   ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 129 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 105 (0)           ; 21 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 129 (125)   ; 126 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 105 (103)         ; 21 (19)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 30 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 17 (0)            ; 10 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 30 (26)     ; 26 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 17 (14)           ; 10 (9)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 25 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (0)            ; 14 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 25 (22)     ; 24 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (8)            ; 14 (13)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 65 (0)      ; 62 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 24 (0)            ; 38 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 65 (61)     ; 62 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 24 (22)           ; 38 (37)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 25 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 11 (0)            ; 12 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 25 (21)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 11 (7)            ; 12 (12)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (2)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 66 (0)      ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 46 (0)            ; 19 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 66 (62)     ; 64 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 46 (46)           ; 19 (15)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (2)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 3 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 19 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 23 (19)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (0)             ; 19 (18)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 2 (0)             ; 4 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (3)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 4 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 71 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (0)            ; 29 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 71 (67)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (39)           ; 29 (29)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (2)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 72 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 68 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (3)             ; 68 (68)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (3)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (1)             ; 3 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 12 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 6 (0)             ; 4 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12 (8)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (2)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 45 (0)      ; 44 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 25 (0)            ; 19 (0)           ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser                                                ; NIOSV_SOC    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 45 (42)     ; 44 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 25 (23)           ; 19 (18)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                                                          ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                           ; NIOSV_SOC    ;
;          |altera_merlin_axi_master_ni:niosv_m_cpu_data_manager_agent|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_m_cpu_data_manager_agent                                                                                                                                                                                                                                                                   ; altera_merlin_axi_master_ni                                                             ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:altpll_clks_pll_slave_agent|                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:epcs_flash_controller_avl_csr_agent|                                                                ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_avl_csr_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:epcs_flash_controller_avl_mem_agent|                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_avl_mem_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:ext_sdram_progmem_s1_agent|                                                                         ; 13 (6)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (6)       ; 0 (0)             ; 3 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                                        ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:gpi0_butn_s1_agent|                                                                                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi0_butn_s1_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:gpi1_dipsw_s1_agent|                                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi1_dipsw_s1_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:gpo2_ledg_s1_agent|                                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpo2_ledg_s1_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:jtag_uart_dbg_avalon_jtag_slave_agent|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_dbg_avalon_jtag_slave_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:niosv_m_cpu_dm_agent_agent|                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_m_cpu_dm_agent_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:niosv_m_cpu_timer_sw_agent_agent|                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_m_cpu_timer_sw_agent_agent                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_agent:uart_serial_com_s1_agent|                                                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_serial_com_s1_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                               ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:altpll_clks_pll_slave_translator|                                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|                                                      ; 52 (52)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 48 (48)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:gpi0_butn_s1_translator|                                                                       ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:gpi1_dipsw_s1_translator|                                                                      ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 4 (4)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:gpo2_ledg_s1_translator|                                                                       ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|                                                    ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 22 (22)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:soc_sysid_control_slave_translator|                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_slave_translator:uart_serial_com_s1_translator|                                                                 ; 16 (16)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (9)             ; 5 (5)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                          ; NIOSV_SOC    ;
;          |altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|                                                     ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (11)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                                                           ; NIOSV_SOC    ;
;          |altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|                                                           ; 103 (103)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 62 (62)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                                                             ; NIOSV_SOC    ;
;          |altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|                                                           ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                                                             ; NIOSV_SOC    ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                  ; altera_irq_clock_crosser                                                                ; NIOSV_SOC    ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_bundle                                                          ; NIOSV_SOC    ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                            ; altera_std_synchronizer                                                                 ; NIOSV_SOC    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                                 ; NIOSV_SOC    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                                               ; NIOSV_SOC    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                                                 ; NIOSV_SOC    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |niosv_soc_epcs_sdram_iic_top|NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                                               ; NIOSV_SOC    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 169 (1)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (1)       ; 13 (0)            ; 76 (0)           ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                                                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 168 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 13 (0)            ; 76 (0)           ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                                                             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 168 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 13 (0)            ; 76 (0)           ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                 ; alt_sld_fab                                                                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 168 (7)     ; 89 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (1)       ; 13 (3)            ; 76 (0)           ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                                                                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 164 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 10 (0)            ; 76 (0)           ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                                                       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 164 (122)   ; 83 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (64)      ; 10 (10)           ; 76 (50)          ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                    ; sld_jtag_hub                                                                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                            ; sld_rom_sr                                                                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |niosv_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                          ; sld_shadow_jsm                                                                          ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name                                                                                                                                                                                                                                                                                               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+----------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                         ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                         ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; LEDG[0]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[1]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[2]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[3]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[4]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[5]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[6]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[7]                                                                                                                                                                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; UART_TXD                                                                                                                                                                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                                      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; UART_RXD                                                                                                                                                                                                                                                                                           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - pwrup_timer[1]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwrup_timer[2]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwrup_timer[3]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwrup_timer[4]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwrup_timer[5]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwrup_timer[6]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwrup_timer[7]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                    ; 0                 ; 6       ;
;      - pll_areset                                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                        ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                              ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                         ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                              ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                         ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                  ; 0                 ; 6       ;
;      - pwrup_timer[0]                                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                           ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                              ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                         ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                              ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                         ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                          ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                          ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                           ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                              ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                          ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                              ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                          ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                    ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                    ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                ; 0                 ; 6       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0               ;                   ;         ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]~feeder ; 1                 ; 6       ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; UART_RXD                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                            ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_J15               ; 75      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_R8                ; 69      ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_R8                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Equal0~2                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X49_Y18_N4     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                               ; PLL_4                 ; 3584    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2]                                                                                                                                                                                                                                                                               ; PLL_4                 ; 852     ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                               ; PLL_4                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|comb~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X49_Y18_N30    ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                                                               ; FF_X38_Y9_N25         ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                                                                 ; FF_X36_Y9_N29         ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                                                                ; FF_X36_Y9_N3          ; 66      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~10                                                                                                       ; LCCOMB_X35_Y7_N18     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~12                                                                                                       ; LCCOMB_X38_Y9_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~13                                                                                                       ; LCCOMB_X36_Y9_N26     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~14                                                                                                       ; LCCOMB_X36_Y10_N28    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~17                                                                                                       ; LCCOMB_X38_Y7_N20     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~2                                                                                                        ; LCCOMB_X36_Y8_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~8                                                                                                        ; LCCOMB_X36_Y9_N24     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_reg                                                                                                    ; FF_X37_Y7_N1          ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|power_up_reg                                                                                                  ; FF_X37_Y10_N31        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|_~0                                              ; LCCOMB_X34_Y9_N14     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full~5                 ; LCCOMB_X34_Y9_N12     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|_~0 ; LCCOMB_X32_Y10_N4     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|_~0                              ; LCCOMB_X32_Y9_N26     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|valid_wreq~0                                     ; LCCOMB_X32_Y10_N26    ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sid_load                                                                                                      ; LCCOMB_X37_Y9_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_addr_reg_ena[0]~1                                                                                        ; LCCOMB_X39_Y9_N4      ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_asmi_opcode_reg_ena[0]                                                                                   ; LCCOMB_X37_Y6_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_bulk_erase_reg_ena                                                                                       ; LCCOMB_X37_Y9_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_pgwrbuf_dataout_ena[0]~0                                                                                 ; LCCOMB_X34_Y9_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_read_data_reg_ena[0]~0                                                                                   ; LCCOMB_X37_Y7_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_read_dout_reg_ena[0]~0                                                                                   ; LCCOMB_X36_Y7_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_statreg_int_ena[0]~1                                                                                     ; LCCOMB_X37_Y7_N12     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_statreg_out_ena~1                                                                                        ; LCCOMB_X37_Y9_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_write_prot_reg_ena                                                                                       ; LCCOMB_X37_Y9_N16     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_wrstat_dreg_ena[0]~2                                                                                     ; LCCOMB_X39_Y10_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~0                                                                                                                         ; LCCOMB_X35_Y8_N2      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~1                                                                                                                         ; LCCOMB_X35_Y8_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~2                                                                                                                         ; LCCOMB_X35_Y8_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~3                                                                                                                         ; LCCOMB_X35_Y8_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|WideOr0~0                                                                                                                          ; LCCOMB_X43_Y12_N0     ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|always5~2                                                                                                                          ; LCCOMB_X40_Y13_N30    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|always8~0                                                                                                                          ; LCCOMB_X38_Y13_N24    ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]~7                                                                                                                    ; LCCOMB_X40_Y13_N8     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[1]~13                                                                                                                  ; LCCOMB_X39_Y12_N22    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]~26                                                                                                               ; LCCOMB_X38_Y11_N10    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_burstcount_cnt[5]~15                                                                                                            ; LCCOMB_X43_Y13_N0     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]~1                                                                                                              ; LCCOMB_X43_Y12_N20    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|write_imr_combi~0                                                                                                                  ; LCCOMB_X39_Y11_N30    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|write_mem_combi~1                                                                                                                  ; LCCOMB_X39_Y14_N6     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|always1~3                                                                                                                                                            ; LCCOMB_X39_Y14_N24    ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                          ; LCCOMB_X15_Y14_N0     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entry_1[42]~0                                                                                                                                                                                                          ; LCCOMB_X15_Y14_N10    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|Selector27~6                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y11_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|Selector34~5                                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y11_N10    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|WideOr16~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y11_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|active_rnw~2                                                                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y11_N16    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]~2                                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y11_N10     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000000010                                                                                                                                                                                                                                                                                                        ; FF_X10_Y11_N17        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.000010000                                                                                                                                                                                                                                                                                                        ; FF_X12_Y11_N5         ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_state.001000000                                                                                                                                                                                                                                                                                                        ; FF_X9_Y11_N17         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[0]~10                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X34_Y23_N8     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out~8                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y23_N4     ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                   ; LCCOMB_X21_Y15_N18    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                   ; LCCOMB_X21_Y16_N28    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y16_N24    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y16_N2     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y16_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y16_N24    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|fifo_rd~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y15_N30    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|fifo_wr                                                                                                                                                                                                                                                                                                                          ; FF_X27_Y17_N31        ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|ien_AF~1                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y17_N12    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rd_wfifo                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y16_N22    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|read_0                                                                                                                                                                                                                                                                                                                           ; FF_X23_Y15_N3         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|wr_rfifo                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y15_N10    ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[0]~2                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y8_N14     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_wr                                                                                                                                                                                                                                                                               ; FF_X19_Y11_N19        ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[17]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y11_N18    ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdata[23]~3                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y8_N12     ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.haltreq~0                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y11_N20    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs~2                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y11_N20    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|mlab_wr_en                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y8_N22     ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|rom_read~1                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y11_N0     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                          ; LCCOMB_X17_Y8_N30     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                       ; FF_X26_Y8_N7          ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                            ; LCCOMB_X20_Y6_N30     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]~1                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y8_N28     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|nxt_cmd_write~0                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y8_N12     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|nxt_shifted_dmi[0]~1                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y12_N30    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]~0                                                                                                                                                                                                                                                                    ; LCCOMB_X10_Y12_N0     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y6_N8      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]~1                                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y6_N4      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_update                                                                                                                                                                                                                                                                 ; FF_X18_Y23_N17        ; 39      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_i_expn                                                                                                                                                                                                                                                                      ; FF_X18_Y21_N25        ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_valid~0                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y24_N28    ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_ready                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y22_N20    ; 125     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_set~0                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y21_N18    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]~64                                                                                                                                                                                                                                                               ; LCCOMB_X30_Y25_N0     ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_unaligned_redir~3                                                                                                                                                                                                                                                           ; LCCOMB_X24_Y27_N30    ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_multicycle_instr_pending~3                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y23_N30    ; 378     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[31]~4                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y29_N14    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_amt[4]                                                                                                                                                                                                                                                               ; FF_X29_Y29_N25        ; 89      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|always17~0                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y21_N6     ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|always29~0                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y21_N0     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|always31~0                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y21_N24    ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[11]~7                                                                                                                                                                                                                                             ; LCCOMB_X20_Y23_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[2]~0                                                                                                                                                                                                                                             ; LCCOMB_X16_Y27_N0     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[2]~0                                                                                                                                                                                                                                             ; LCCOMB_X20_Y23_N8     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.interrupt~2                                                                                                                                                                                                                                         ; LCCOMB_X19_Y23_N30    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute~0                                                                                                                                                                                                                                         ; LCCOMB_X19_Y23_N14    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[14]~0                                                                                                                                                                                                                                             ; LCCOMB_X16_Y26_N0     ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie~1                                                                                                                                                                                                                                                 ; LCCOMB_X15_Y26_N16    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]~0                                                                                                                                                                                                                                              ; LCCOMB_X19_Y23_N6     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtval[14]~0                                                                                                                                                                                                                                                ; LCCOMB_X16_Y26_N6     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[0]~0                                                                                                                                                                                                                                            ; LCCOMB_X19_Y23_N0     ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|always1~0                                                                                                                                                                                                                                ; LCCOMB_X20_Y15_N0     ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[2]~3                                                                                                                                                                                                                       ; LCCOMB_X20_Y18_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3]~34                                                                                                                                                                                                                        ; LCCOMB_X17_Y19_N30    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_flush                                                                                                                                                                                                                              ; LCCOMB_X21_Y17_N14    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold                                                                                                                                                                                                                               ; FF_X20_Y17_N1         ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~192                                                                                                                                                                                             ; LCCOMB_X21_Y17_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~193                                                                                                                                                                                             ; LCCOMB_X21_Y17_N18    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~194                                                                                                                                                                                             ; LCCOMB_X21_Y17_N6     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~195                                                                                                                                                                                             ; LCCOMB_X21_Y17_N0     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[2]~5                                                                                                                                                                                           ; LCCOMB_X21_Y17_N24    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|prev_branch_taken                                                                                                                                                                                                                        ; FF_X20_Y17_N5         ; 34      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]~0                                                                                                                                                                                                                     ; LCCOMB_X20_Y18_N2     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|read_data_srl[4]                                                                                                                                                                                                                                         ; FF_X27_Y18_N29        ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|st_data_match~26                                                                                                                                                                                                                                         ; LCCOMB_X23_Y20_N4     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_shift_module:shift_inst|ShiftRight1~31                                                                                                                                                                                                                                ; LCCOMB_X34_Y29_N4     ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|wr_gpr_en                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y23_N18    ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtimecmp[39]~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y22_N0     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtimecmp[7]~2                                                                                                                                                                                                                                                                                          ; LCCOMB_X37_Y24_N20    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|nxt_mtime[31]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y24_N18    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|control_wr_strobe~0                                                                                                                                                                                                                                        ; LCCOMB_X38_Y19_N16    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs|tx_wr_strobe~0                                                                                                                                                                                                                                             ; LCCOMB_X38_Y19_N12    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|got_new_char                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y19_N24    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0                                                                                                                                                                                                       ; LCCOMB_X48_Y22_N20    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|always4~0                                                                                                                                                                                                                                                      ; LCCOMB_X36_Y17_N4     ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~1                                                                                                                                                                                                ; LCCOMB_X36_Y19_N18    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                       ; LCCOMB_X35_Y14_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                           ; LCCOMB_X35_Y14_N20    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                       ; LCCOMB_X47_Y18_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                           ; LCCOMB_X47_Y18_N0     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                       ; LCCOMB_X31_Y20_N12    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y19_N10    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                       ; LCCOMB_X29_Y18_N24    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y18_N14    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                       ; LCCOMB_X30_Y20_N10    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y20_N14    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                       ; LCCOMB_X31_Y20_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~2                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y20_N4     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                       ; LCCOMB_X34_Y19_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                           ; LCCOMB_X34_Y22_N22    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                           ; LCCOMB_X29_Y15_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y17_N8     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                                                   ; LCCOMB_X36_Y14_N24    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y14_N24    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                                                   ; LCCOMB_X25_Y15_N6     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y15_N20    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LCCOMB_X20_Y14_N28    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y14_N0     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux_001|WideOr1                                                                                                                                                                                                                                                                  ; LCCOMB_X27_Y20_N10    ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y17_N30    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y18_N2     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LCCOMB_X36_Y12_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LCCOMB_X34_Y12_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LCCOMB_X32_Y13_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LCCOMB_X32_Y13_N6     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                         ; LCCOMB_X20_Y12_N12    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                      ; LCCOMB_X6_Y7_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                      ; LCCOMB_X6_Y7_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                      ; LCCOMB_X6_Y7_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                      ; LCCOMB_X6_Y7_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                      ; LCCOMB_X7_Y7_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                      ; LCCOMB_X6_Y7_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                      ; LCCOMB_X6_Y7_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                      ; LCCOMB_X7_Y7_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y7_N2       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|always0~2                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y12_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y12_N16    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N4     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y12_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                     ; FF_X20_Y12_N1         ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[6]~4                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y12_N18    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y19_N26    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; LCCOMB_X30_Y19_N2     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LCCOMB_X30_Y19_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y22_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|always0~1                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y22_N8     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                         ; LCCOMB_X32_Y17_N14    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|always0~1                                                                                                                                                                                                                                           ; LCCOMB_X32_Y17_N10    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y12_N6     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y12_N26    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                                                ; LCCOMB_X24_Y12_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; FF_X24_Y12_N1         ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y15_N4     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y14_N20    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y15_N10    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                              ; LCCOMB_X35_Y18_N22    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                              ; LCCOMB_X35_Y17_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                                          ; LCCOMB_X35_Y18_N20    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LCCOMB_X35_Y22_N26    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                ; LCCOMB_X34_Y22_N30    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem_used[0]~1                                                                                                                                                                                                                                            ; LCCOMB_X35_Y22_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y16_N12    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|always0~1                                                                                                                                                                                                                                                        ; LCCOMB_X32_Y17_N0     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LCCOMB_X31_Y18_N22    ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LCCOMB_X32_Y18_N20    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LCCOMB_X35_Y15_N22    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LCCOMB_X30_Y15_N0     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LCCOMB_X38_Y18_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                             ; LCCOMB_X20_Y15_N6     ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                             ; LCCOMB_X35_Y12_N16    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LCCOMB_X32_Y13_N28    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                               ; LCCOMB_X31_Y13_N30    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                             ; LCCOMB_X45_Y17_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                   ; LCCOMB_X34_Y14_N28    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~2                                                                                                                                                                                                          ; LCCOMB_X21_Y12_N10    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|av_beginbursttransfer~1                                                                                                                                                                                                                          ; LCCOMB_X39_Y14_N10    ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|pending_response_count[3]~8                                                                                                                                                                                                                     ; LCCOMB_X20_Y17_N16    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|save_dest_id~3                                                                                                                                                                                                                                  ; LCCOMB_X20_Y17_N28    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg~29                                                                                                                                                                                                                                        ; LCCOMB_X19_Y14_N28    ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                               ; FF_X19_Y14_N19        ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter|always9~2                                                                                                                                                                                                                                             ; LCCOMB_X21_Y12_N22    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; FF_X20_Y31_N13        ; 1963    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; FF_X20_Y31_N13        ; 40      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                              ; FF_X20_Y31_N1         ; 847     ; Async. clear                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X1_Y17_N0        ; 404     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                        ; FF_X9_Y14_N3          ; 63      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                             ; LCCOMB_X7_Y15_N20     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                               ; LCCOMB_X9_Y15_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                             ; LCCOMB_X9_Y15_N26     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                                ; LCCOMB_X9_Y15_N20     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                ; LCCOMB_X10_Y16_N12    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                                                  ; LCCOMB_X11_Y16_N8     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~18                                                  ; LCCOMB_X7_Y15_N28     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19                                                  ; LCCOMB_X7_Y15_N26     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                     ; LCCOMB_X9_Y14_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                         ; LCCOMB_X10_Y16_N18    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                          ; LCCOMB_X10_Y12_N26    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22                                     ; LCCOMB_X9_Y12_N6      ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23                                     ; LCCOMB_X10_Y12_N8     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; FF_X10_Y15_N7         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; FF_X10_Y14_N27        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                             ; FF_X10_Y14_N3         ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; FF_X10_Y14_N31        ; 119     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                      ; LCCOMB_X10_Y14_N22    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                            ; FF_X11_Y15_N13        ; 55      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                          ; LCCOMB_X9_Y15_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                   ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; EXT_CLK_50MHz                                                                                                                                          ; PIN_R8             ; 69      ; 23                                   ; Global Clock         ; GCLK15           ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0]                                      ; PLL_4              ; 3584    ; 769                                  ; Global Clock         ; GCLK18           ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1]                                      ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2]                                      ; PLL_4              ; 852     ; 65                                   ; Global Clock         ; GCLK19           ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|comb~0                                                                                      ; LCCOMB_X49_Y18_N30 ; 2       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X20_Y31_N13     ; 1963    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; FF_X20_Y31_N1      ; 847     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                           ; JTAG_X1_Y17_N0     ; 404     ; 37                                   ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                            ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 258          ; 8            ; 258          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2064 ; 258                         ; 8                           ; 258                         ; 8                           ; 2064                ; 1    ; None                                                           ; M9K_X33_Y9_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                           ; M9K_X22_Y15_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                           ; M9K_X22_Y16_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|altsyncram:Mux27_rtl_0|altsyncram_4a41:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; ROM              ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1856 ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1    ; niosv_soc_epcs_sdram_iic.niosv_soc_epcs_sdram_iic_top0.rtl.mif ; M9K_X22_Y12_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 10           ; 32           ; 10           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 320  ; 10                          ; 32                          ; 10                          ; 32                          ; 320                 ; 1    ; None                                                           ; M9K_X22_Y10_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 39           ; 32           ; 39           ; yes                    ; no                      ; yes                    ; no                      ; 1248 ; 32                          ; 39                          ; 32                          ; 39                          ; 1248                ; 2    ; None                                                           ; M9K_X33_Y25_N0, M9K_X33_Y26_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 39           ; 32           ; 39           ; yes                    ; no                      ; yes                    ; no                      ; 1248 ; 32                          ; 39                          ; 32                          ; 39                          ; 1248                ; 2    ; None                                                           ; M9K_X33_Y24_N0, M9K_X33_Y22_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 12,636 / 71,559 ( 18 % ) ;
; C16 interconnects     ; 186 / 2,597 ( 7 % )      ;
; C4 interconnects      ; 6,461 / 46,848 ( 14 % )  ;
; Direct links          ; 2,082 / 71,559 ( 3 % )   ;
; Global clocks         ; 8 / 20 ( 40 % )          ;
; Local interconnects   ; 4,405 / 24,624 ( 18 % )  ;
; R24 interconnects     ; 249 / 2,496 ( 10 % )     ;
; R4 interconnects      ; 8,069 / 62,424 ( 13 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.08) ; Number of LABs  (Total = 638) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 19                            ;
; 2                                           ; 18                            ;
; 3                                           ; 14                            ;
; 4                                           ; 10                            ;
; 5                                           ; 18                            ;
; 6                                           ; 10                            ;
; 7                                           ; 9                             ;
; 8                                           ; 14                            ;
; 9                                           ; 10                            ;
; 10                                          ; 20                            ;
; 11                                          ; 10                            ;
; 12                                          ; 23                            ;
; 13                                          ; 25                            ;
; 14                                          ; 37                            ;
; 15                                          ; 49                            ;
; 16                                          ; 352                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.34) ; Number of LABs  (Total = 638) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 385                           ;
; 1 Clock                            ; 558                           ;
; 1 Clock enable                     ; 275                           ;
; 1 Sync. clear                      ; 42                            ;
; 1 Sync. load                       ; 46                            ;
; 2 Async. clears                    ; 27                            ;
; 2 Clock enables                    ; 127                           ;
; 2 Clocks                           ; 35                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.12) ; Number of LABs  (Total = 638) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 17                            ;
; 3                                            ; 6                             ;
; 4                                            ; 14                            ;
; 5                                            ; 6                             ;
; 6                                            ; 9                             ;
; 7                                            ; 2                             ;
; 8                                            ; 19                            ;
; 9                                            ; 8                             ;
; 10                                           ; 11                            ;
; 11                                           ; 8                             ;
; 12                                           ; 8                             ;
; 13                                           ; 9                             ;
; 14                                           ; 10                            ;
; 15                                           ; 15                            ;
; 16                                           ; 32                            ;
; 17                                           ; 23                            ;
; 18                                           ; 24                            ;
; 19                                           ; 24                            ;
; 20                                           ; 30                            ;
; 21                                           ; 47                            ;
; 22                                           ; 27                            ;
; 23                                           ; 32                            ;
; 24                                           ; 46                            ;
; 25                                           ; 34                            ;
; 26                                           ; 41                            ;
; 27                                           ; 11                            ;
; 28                                           ; 29                            ;
; 29                                           ; 22                            ;
; 30                                           ; 22                            ;
; 31                                           ; 12                            ;
; 32                                           ; 35                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.95) ; Number of LABs  (Total = 638) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 29                            ;
; 2                                               ; 31                            ;
; 3                                               ; 34                            ;
; 4                                               ; 24                            ;
; 5                                               ; 34                            ;
; 6                                               ; 59                            ;
; 7                                               ; 41                            ;
; 8                                               ; 73                            ;
; 9                                               ; 50                            ;
; 10                                              ; 39                            ;
; 11                                              ; 43                            ;
; 12                                              ; 31                            ;
; 13                                              ; 29                            ;
; 14                                              ; 27                            ;
; 15                                              ; 27                            ;
; 16                                              ; 37                            ;
; 17                                              ; 7                             ;
; 18                                              ; 5                             ;
; 19                                              ; 2                             ;
; 20                                              ; 5                             ;
; 21                                              ; 0                             ;
; 22                                              ; 4                             ;
; 23                                              ; 2                             ;
; 24                                              ; 2                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.87) ; Number of LABs  (Total = 638) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 13                            ;
; 4                                            ; 17                            ;
; 5                                            ; 9                             ;
; 6                                            ; 18                            ;
; 7                                            ; 15                            ;
; 8                                            ; 14                            ;
; 9                                            ; 22                            ;
; 10                                           ; 12                            ;
; 11                                           ; 18                            ;
; 12                                           ; 27                            ;
; 13                                           ; 26                            ;
; 14                                           ; 25                            ;
; 15                                           ; 31                            ;
; 16                                           ; 20                            ;
; 17                                           ; 23                            ;
; 18                                           ; 30                            ;
; 19                                           ; 21                            ;
; 20                                           ; 28                            ;
; 21                                           ; 27                            ;
; 22                                           ; 17                            ;
; 23                                           ; 18                            ;
; 24                                           ; 24                            ;
; 25                                           ; 19                            ;
; 26                                           ; 16                            ;
; 27                                           ; 16                            ;
; 28                                           ; 18                            ;
; 29                                           ; 16                            ;
; 30                                           ; 14                            ;
; 31                                           ; 8                             ;
; 32                                           ; 10                            ;
; 33                                           ; 18                            ;
; 34                                           ; 17                            ;
; 35                                           ; 14                            ;
; 36                                           ; 3                             ;
; 37                                           ; 4                             ;
; 38                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                                                                                                                                                                                                                                                                                          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                                                                                                                                                                                                                                                                                         ; 56           ; 37           ; 56           ; 0            ; 0            ; 64        ; 56           ; 0            ; 64        ; 64        ; 0            ; 0            ; 0            ; 4            ; 24           ; 0            ; 0            ; 24           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 64        ; 0            ; 0            ;
; Total Unchecked                                                                                                                                                                                                                                                                                    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable                                                                                                                                                                                                                                                                                 ; 8            ; 27           ; 8            ; 64           ; 64           ; 0         ; 8            ; 64           ; 0         ; 0         ; 64           ; 64           ; 64           ; 60           ; 40           ; 64           ; 64           ; 40           ; 60           ; 64           ; 64           ; 64           ; 64           ; 64           ; 64           ; 64           ; 64           ; 0         ; 64           ; 64           ;
; Total Fail                                                                                                                                                                                                                                                                                         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]                                                                                                                                                                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD                                                                                                                                                                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD                                                                                                                                                                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; On            ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; 3.3V          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                               ;
+--------------------------------------------+--------------------------------------------+-------------------+
; Source Clock(s)                            ; Destination Clock(s)                       ; Delay Added in ns ;
+--------------------------------------------+--------------------------------------------+-------------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1.7               ;
+--------------------------------------------+--------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                   ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6~porta_address_reg0                                                                                                                                              ; 0.186             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6~porta_address_reg0                                                                                                                                              ; 0.186             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6~porta_address_reg0                                                                                                                                              ; 0.185             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6~porta_address_reg0                                                                                                                                              ; 0.185             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6~porta_address_reg0                                                                                                                                              ; 0.185             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6~porta_address_reg0                                                                                                                                              ; 0.185             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                              ; 0.089             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                              ; 0.088             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                              ; 0.088             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                              ; 0.088             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                              ; 0.088             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4~portb_address_reg0                                                                                                                                              ; 0.088             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.062             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[13]                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][5]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[5]                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][5]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[29]                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][5]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[12]                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][4]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[20]                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][4]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[4]                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][4]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[28]                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][4]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[19]                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][3]                                                                                                                         ; 0.040             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[5]                                                                                                                            ; 0.032             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[6]                                                                                                                            ; 0.032             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[4]                                                                                                                            ; 0.032             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[2]                                                                                                                            ; 0.032             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                ; 0.011             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                                                  ; 0.011             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                ; 0.011             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][30]                                                                                                                                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[30]                                                                                                                                                                                                                                                                            ; 0.010             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][25]                                                                                                                                                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[25]                                                                                                                                                                                                                                                                            ; 0.010             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[0]                                                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[0]                                                                                                                                                                                                                                                                             ; 0.010             ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1]                                                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[1]                                                                                                                                                                                                                                                                             ; 0.010             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 32 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (119006): Selected device EP4CE22F17C6 for design "niosv_soc_epcs_sdram_iic_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7" as Cyclone IV E PLL type File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 151
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0] port File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 151
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1] port File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2] port File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 151
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_INIT_DONE~ is reserved at location G16
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (169197): Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000 EXT_CLK_50MHz
    Info (332111):   10.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]
    Info (332111):   10.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]
    Info (332111):   40.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]
Info (176353): Automatically promoted node EXT_CLK_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1] (placed in counter C2 of PLL_4) File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_4) File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[2] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[3] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[4] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[5] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[6] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[7] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[1] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[0] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[25] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176357): Destination node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_nxt_pc[24] File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv Line: 988
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15064): PLL "NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7" output port clk[1] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 151
Warning (15064): PLL "NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7" output port clk[2] feeds output pin "NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK_OBUF" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v Line: 151
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (11888): Total time spent on timing analysis during the Fitter is 7.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (169197): Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v Line: 492
Warning (169177): 24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin EXT_CLK_50MHz uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 19
    Info (169178): Pin BTN_RESET_n uses I/O standard 3.3-V LVTTL at J15 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 32
    Info (169178): Pin BTN_USER_n uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 33
    Info (169178): Pin DIPSW[0] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin DIPSW[1] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin DIPSW[3] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin DIPSW[2] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin UART_RXD uses I/O standard 3.3-V LVTTL at C9 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/hdl/niosv_soc_epcs_sdram_iic_top.sv Line: 39
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name.v Line: 492
Info (144001): Generated suppressed messages file C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 6104 megabytes
    Info: Processing ended: Fri Sep 27 14:05:23 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Public/Github/niosv-examples/5.niosv_soc_epcs_sdram_iic/quartus/output_files/niosv_soc_epcs_sdram_iic_top.fit.smsg.


