// Seed: 885194933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always if (id_1) id_6 = 1;
  tri id_7;
  assign id_2 = (id_7) | 1 - 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input uwire id_2
);
  wire id_4;
  assign id_1 = 1 - id_4;
  assign id_1 = id_2;
  wire id_5, id_6;
  module_0(
      id_4, id_6, id_4, id_4, id_6, id_4
  );
endmodule
