# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/imports/new/genericShifter.vhd" \
"../../../../Lab6.srcs/sim_1/imports/new/genericShifter_testbench.vhd" \

# Do not sort compile order
nosort
