Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto d597811cda544ab2bc7f98e64af30ebf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX16_4_1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.MUX2_2_1
Compiling module xil_defaultlib.MUX16_2_1
Compiling module xil_defaultlib.SIGN_EXTEND8_16
Compiling module xil_defaultlib.SHIFTLEFT2_16
Compiling module xil_defaultlib.ADD16
Compiling module xil_defaultlib.DATAPATH
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
