// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1611[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception11630[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<198>;
	.reg .b16 	%rs<100>;
	.reg .b32 	%r<1121>;
	.reg .f32 	%f<792>;
	.reg .b64 	%rd<146>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r73, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r80, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r80, 69887;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd31, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r74, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r81, %r1, 9;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r82, %r3, %r4;
	or.b32  	%r83, %r82, %r81;
	mul.wide.u32 	%rd37, %r83, 4;
	add.s64 	%rd4, %rd31, %rd37;
	mov.u32 	%r84, 1;
	st.global.u32 	[%rd4], %r84;
	setp.gt.u32 	%p2, %r74, 65535;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L120
	ld.param.u32 	%r75, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r75, %r74;
	setp.gt.s32 	%p4, %r75, 131071;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L127
	ld.param.u32 	%r76, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r85, %r75, %r74;
	and.b32  	%r86, %r85, 255;
	setp.ne.s32 	%p6, %r86, 0;
	setp.gt.u32 	%p7, %r76, 4095;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L138
	ld.param.u32 	%r77, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r77, %r76;
	setp.gt.s32 	%p10, %r77, 8191;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L145
	sub.s32 	%r87, %r77, %r76;
	add.s32 	%r88, %r87, 3;
	and.b32  	%r89, %r88, 15;
	setp.eq.s32 	%p12, %r89, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r78, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r78, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r79, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r78, %r79;
	setp.lt.s32 	%p15, %r79, 17;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass171
	shl.b32 	%r34, %r4, 1;
	and.b32  	%r96, %r34, 6;
	bfe.u32 	%r41, %r4, 2, 1;
	or.b32  	%r42, %r41, %r96;
	shl.b32 	%r43, %r42, 1;
	or.b32  	%r97, %r43, -63;
	cvt.rn.f32.s32 	%f46, %r97;
	mov.f32 	%f47, 0f43000000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p22, %f44, 0f00000000;
	mov.f32 	%f791, 0f3F800000;
	mov.f32 	%f784, %f791;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L553
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r105, %f74;
	and.b32  	%r106, %r105, -2147483648;
	or.b32  	%r107, %r106, 1056964608;
	mov.b32 	%f75, %r107;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p23, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p23;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p24, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p24;
	cvt.rzi.s32.f32 	%r108, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r109, %r108, 1;
	setp.eq.b32 	%p25, %r109, 1;
	selp.f32 	%f93, %f91, %f92, %p25;
	and.b32  	%r110, %r108, 2;
	setp.eq.s32 	%p26, %r110, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p26;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p27, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p27;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f784, %f99, %f100;
$L__BB0_13:                             // %L557
	or.b32  	%r111, %r43, -47;
	cvt.rn.f32.s32 	%f104, %r111;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p33, %f6, 0f00000000;
	mov.f32 	%f785, %f791;
	@%p33 bra 	$L__BB0_15;
// %bb.14:                              // %L571
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r119, %f132;
	and.b32  	%r120, %r119, -2147483648;
	or.b32  	%r121, %r120, 1056964608;
	mov.b32 	%f133, %r121;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p34, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p34;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p35, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p35;
	cvt.rzi.s32.f32 	%r122, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r123, %r122, 1;
	setp.eq.b32 	%p36, %r123, 1;
	selp.f32 	%f151, %f149, %f150, %p36;
	and.b32  	%r124, %r122, 2;
	setp.eq.s32 	%p37, %r124, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p37;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p38, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p38;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f785, %f157, %f158;
$L__BB0_15:                             // %L575
	or.b32  	%r128, %r43, -31;
	cvt.rn.f32.s32 	%f163, %r128;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p44, %f11, 0f00000000;
	mov.f32 	%f786, %f791;
	@%p44 bra 	$L__BB0_17;
// %bb.16:                              // %L651
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r136, %f191;
	and.b32  	%r137, %r136, -2147483648;
	or.b32  	%r138, %r137, 1056964608;
	mov.b32 	%f192, %r138;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p45, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p45;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p46, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p46;
	cvt.rzi.s32.f32 	%r139, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r140, %r139, 1;
	setp.eq.b32 	%p47, %r140, 1;
	selp.f32 	%f210, %f208, %f209, %p47;
	and.b32  	%r141, %r139, 2;
	setp.eq.s32 	%p48, %r141, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p48;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p49, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p49;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f786, %f216, %f217;
$L__BB0_17:                             // %L655
	or.b32  	%r142, %r43, -15;
	cvt.rn.f32.s32 	%f221, %r142;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p55, %f17, 0f00000000;
	mov.f32 	%f787, %f791;
	@%p55 bra 	$L__BB0_19;
// %bb.18:                              // %L669
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r150, %f249;
	and.b32  	%r151, %r150, -2147483648;
	or.b32  	%r152, %r151, 1056964608;
	mov.b32 	%f250, %r152;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p56, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p56;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p57, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p57;
	cvt.rzi.s32.f32 	%r153, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r154, %r153, 1;
	setp.eq.b32 	%p58, %r154, 1;
	selp.f32 	%f268, %f266, %f267, %p58;
	and.b32  	%r155, %r153, 2;
	setp.eq.s32 	%p59, %r155, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p59;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p60, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p60;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f787, %f274, %f275;
$L__BB0_19:                             // %L673
	or.b32  	%r159, %r43, 1;
	cvt.rn.f32.s32 	%f280, %r159;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p66, %f22, 0f00000000;
	mov.f32 	%f788, %f791;
	@%p66 bra 	$L__BB0_21;
// %bb.20:                              // %L749
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r167, %f308;
	and.b32  	%r168, %r167, -2147483648;
	or.b32  	%r169, %r168, 1056964608;
	mov.b32 	%f309, %r169;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p67, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p67;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p68, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p68;
	cvt.rzi.s32.f32 	%r170, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r171, %r170, 1;
	setp.eq.b32 	%p69, %r171, 1;
	selp.f32 	%f327, %f325, %f326, %p69;
	and.b32  	%r172, %r170, 2;
	setp.eq.s32 	%p70, %r172, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p70;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p71, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p71;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f788, %f333, %f334;
$L__BB0_21:                             // %L753
	or.b32  	%r173, %r43, 17;
	cvt.rn.f32.s32 	%f338, %r173;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p77, %f28, 0f00000000;
	mov.f32 	%f789, %f791;
	@%p77 bra 	$L__BB0_23;
// %bb.22:                              // %L767
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r181, %f366;
	and.b32  	%r182, %r181, -2147483648;
	or.b32  	%r183, %r182, 1056964608;
	mov.b32 	%f367, %r183;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p78, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p78;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p79, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p79;
	cvt.rzi.s32.f32 	%r184, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r185, %r184, 1;
	setp.eq.b32 	%p80, %r185, 1;
	selp.f32 	%f385, %f383, %f384, %p80;
	and.b32  	%r186, %r184, 2;
	setp.eq.s32 	%p81, %r186, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p81;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p82, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p82;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f789, %f391, %f392;
$L__BB0_23:                             // %L771
	or.b32  	%r190, %r43, 33;
	cvt.rn.f32.s32 	%f397, %r190;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p88, %f33, 0f00000000;
	mov.f32 	%f790, %f791;
	@%p88 bra 	$L__BB0_25;
// %bb.24:                              // %L847
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r198, %f425;
	and.b32  	%r199, %r198, -2147483648;
	or.b32  	%r200, %r199, 1056964608;
	mov.b32 	%f426, %r200;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p89, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p89;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p90, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p90;
	cvt.rzi.s32.f32 	%r201, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r202, %r201, 1;
	setp.eq.b32 	%p91, %r202, 1;
	selp.f32 	%f444, %f442, %f443, %p91;
	and.b32  	%r203, %r201, 2;
	setp.eq.s32 	%p92, %r203, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p92;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p93, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p93;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f790, %f450, %f451;
$L__BB0_25:                             // %L851
	or.b32  	%r204, %r43, 49;
	cvt.rn.f32.s32 	%f455, %r204;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p99, %f39, 0f00000000;
	@%p99 bra 	$L__BB0_27;
// %bb.26:                              // %L865
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r212, %f483;
	and.b32  	%r213, %r212, -2147483648;
	or.b32  	%r214, %r213, 1056964608;
	mov.b32 	%f484, %r214;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p100, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p100;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p101, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p101;
	cvt.rzi.s32.f32 	%r215, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r216, %r215, 1;
	setp.eq.b32 	%p102, %r216, 1;
	selp.f32 	%f502, %f500, %f501, %p102;
	and.b32  	%r217, %r215, 2;
	setp.eq.s32 	%p103, %r217, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p103;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p104, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p104;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f791, %f508, %f509;
$L__BB0_27:                             // %L869
	setp.le.s32 	%p162, %r75, %r74;
	mov.u32 	%r1110, 0;
	@%p162 bra 	$L__BB0_34;
// %bb.28:                              // %L1372.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p17, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p28, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p39, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p50, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p61, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p72, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p17;
	selp.f32 	%f108, %f107, %f4, %p28;
	selp.f32 	%f167, %f166, %f9, %p39;
	selp.f32 	%f225, %f224, %f15, %p50;
	selp.f32 	%f284, %f283, %f20, %p61;
	selp.f32 	%f342, %f341, %f26, %p72;
	setp.gt.f32 	%p83, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p83;
	abs.f32 	%f457, %f37;
	mov.b32 	%r98, %f51;
	mov.b32 	%r112, %f109;
	mov.b32 	%r129, %f168;
	mov.b32 	%r143, %f226;
	mov.b32 	%r160, %f285;
	mov.b32 	%r174, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p94, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r99, %r98, -2147483648;
	and.b32  	%r113, %r112, -2147483648;
	and.b32  	%r130, %r129, -2147483648;
	and.b32  	%r144, %r143, -2147483648;
	and.b32  	%r161, %r160, -2147483648;
	and.b32  	%r175, %r174, -2147483648;
	mov.b32 	%r191, %f402;
	selp.f32 	%f459, %f458, %f37, %p94;
	or.b32  	%r100, %r99, 1056964608;
	or.b32  	%r114, %r113, 1056964608;
	or.b32  	%r131, %r130, 1056964608;
	or.b32  	%r145, %r144, 1056964608;
	or.b32  	%r162, %r161, 1056964608;
	or.b32  	%r176, %r175, 1056964608;
	and.b32  	%r192, %r191, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r100;
	mov.b32 	%f110, %r114;
	mov.b32 	%f169, %r131;
	mov.b32 	%f227, %r145;
	mov.b32 	%f286, %r162;
	mov.b32 	%f344, %r176;
	or.b32  	%r193, %r192, 1056964608;
	mov.b32 	%r205, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r193;
	and.b32  	%r206, %r205, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p18, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p29, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p40, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p51, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p62, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p73, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r207, %r206, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p18;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p19, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p29;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p30, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p40;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p41, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p51;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p52, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p62;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p63, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p73;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p74, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p84, %f406, 0f4B000000;
	mov.b32 	%f461, %r207;
	selp.f32 	%f58, %f57, %f56, %p19;
	selp.f32 	%f116, %f115, %f114, %p30;
	selp.f32 	%f175, %f174, %f173, %p41;
	selp.f32 	%f233, %f232, %f231, %p52;
	selp.f32 	%f292, %f291, %f290, %p63;
	selp.f32 	%f350, %f349, %f348, %p74;
	selp.f32 	%f407, %f402, %f405, %p84;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p85, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p85;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p95, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p95;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p96, %f464, 0f3F000000;
	cvt.rzi.s32.f32 	%r101, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r115, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r132, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r146, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r163, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r177, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p96;
	add.s32 	%r102, %r101, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r116, %r115, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r133, %r132, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r147, %r146, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r164, %r163, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r178, %r177, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r194, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r103, %r102, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r117, %r116, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r134, %r133, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r148, %r147, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r165, %r164, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r179, %r178, 1;
	add.s32 	%r195, %r194, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	and.b32  	%r36, %r1, 240;
	and.b32  	%r91, %r4, 2;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p20, %r103, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p31, %r117, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p42, %r134, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p53, %r148, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p64, %r165, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p75, %r179, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r196, %r195, 1;
	cvt.rzi.s32.f32 	%r208, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r35, %r34, 8;
	shl.b32 	%r37, %r4, 2;
	or.b32  	%r92, %r91, %r36;
	selp.f32 	%f70, %f68, %f69, %p20;
	and.b32  	%r104, %r102, 2;
	selp.f32 	%f128, %f126, %f127, %p31;
	and.b32  	%r118, %r116, 2;
	selp.f32 	%f187, %f185, %f186, %p42;
	and.b32  	%r135, %r133, 2;
	selp.f32 	%f245, %f243, %f244, %p53;
	and.b32  	%r149, %r147, 2;
	selp.f32 	%f304, %f302, %f303, %p64;
	and.b32  	%r166, %r164, 2;
	selp.f32 	%f362, %f360, %f361, %p75;
	and.b32  	%r180, %r178, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p86, %r196, 1;
	add.s32 	%r209, %r208, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	and.b32  	%r90, %r37, 4;
	or.b32  	%r93, %r92, %r35;
	setp.eq.s32 	%p21, %r104, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p32, %r118, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p43, %r135, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p54, %r149, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p65, %r166, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p76, %r180, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p86;
	and.b32  	%r197, %r195, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r210, %r209, 1;
	or.b32  	%r94, %r93, %r90;
	selp.f32 	%f73, %f70, %f72, %p21;
	selp.f32 	%f131, %f128, %f130, %p32;
	selp.f32 	%f190, %f187, %f189, %p43;
	selp.f32 	%f248, %f245, %f247, %p54;
	selp.f32 	%f307, %f304, %f306, %p65;
	selp.f32 	%f365, %f362, %f364, %p76;
	setp.eq.s32 	%p87, %r197, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p97, %r210, 1;
	shr.u32 	%r95, %r94, 1;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p87;
	selp.f32 	%f479, %f477, %f478, %p97;
	and.b32  	%r211, %r209, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd38, %r95, 4;
	mul.f32 	%f102, %f784, %f43;
	mov.f32 	%f103, 0f41800000;
	mul.f32 	%f160, %f785, %f5;
	mul.f32 	%f219, %f786, %f10;
	mul.f32 	%f277, %f787, %f16;
	mul.f32 	%f336, %f788, %f21;
	mul.f32 	%f394, %f789, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p98, %r211, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd39, %rd1, %rd38;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f790, %f32;
	selp.f32 	%f482, %f479, %f481, %p98;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r38, [%rd39];
	shr.u32 	%r39, %r4, 1;
	shr.u32 	%r40, %r4, 2;
	mov.b32 	%r127, %f162;
	mov.b32 	%r126, %f3;
	mov.b32 	%r158, %f279;
	mov.b32 	%r157, %f14;
	mov.b32 	%r189, %f396;
	mov.b32 	%r188, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r125, %r127, %r126;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r156, %r158, %r157;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r187, %r189, %r188;
	// end inline asm
	mul.f32 	%f510, %f791, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r220, %f512;
	mov.b32 	%r219, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r218, %r220, %r219;
	// end inline asm
	mul.lo.s32 	%r257, %r42, 15;
	and.b32  	%r258, %r257, 31;
	cvt.rn.f32.s32 	%f513, %r258;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r259, %f515;
	and.b32  	%r260, %r259, -2147483648;
	or.b32  	%r261, %r260, 1056964608;
	mov.b32 	%f516, %r261;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p105, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p105;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p106, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p106;
	cvt.rzi.s32.f32 	%r262, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r263, %r262, 1;
	setp.eq.b32 	%p107, %r263, 1;
	selp.f32 	%f534, %f532, %f533, %p107;
	selp.f32 	%f535, %f533, %f532, %p107;
	and.b32  	%r264, %r262, 2;
	setp.eq.s32 	%p108, %r264, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p108;
	add.s32 	%r265, %r262, 1;
	and.b32  	%r266, %r265, 2;
	setp.eq.s32 	%p109, %r266, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p109;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p110, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p110;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p111, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p111;
	add.s32 	%r267, %r257, 24;
	and.b32  	%r268, %r267, 31;
	cvt.rn.f32.s32 	%f547, %r268;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r269, %f549;
	and.b32  	%r270, %r269, -2147483648;
	or.b32  	%r271, %r270, 1056964608;
	mov.b32 	%f550, %r271;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p112, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p112;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p113, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p113;
	cvt.rzi.s32.f32 	%r272, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r273, %r272, 1;
	setp.eq.b32 	%p114, %r273, 1;
	selp.f32 	%f568, %f566, %f567, %p114;
	selp.f32 	%f569, %f567, %f566, %p114;
	and.b32  	%r274, %r272, 2;
	setp.eq.s32 	%p115, %r274, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p115;
	add.s32 	%r275, %r272, 1;
	and.b32  	%r276, %r275, 2;
	setp.eq.s32 	%p116, %r276, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p116;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p117, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p117;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p118, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p118;
	mov.b32 	%r222, %f546;
	mov.b32 	%r223, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r221, %r223, %r222;
	// end inline asm
	mov.b32 	%r225, %f543;
	mov.b32 	%r226, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r224, %r226, %r225;
	// end inline asm
	shr.u32 	%r11, %r4, 3;
	and.b32  	%r277, %r11, 2;
	and.b32  	%r278, %r39, 4;
	or.b32  	%r279, %r41, %r277;
	or.b32  	%r280, %r279, %r278;
	mul.lo.s32 	%r281, %r280, %r96;
	and.b32  	%r282, %r281, 14;
	cvt.rn.f32.s32 	%f580, %r282;
	mov.f32 	%f581, 0f41000000;
	div.approx.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f582, %f582;
	mov.b32 	%r283, %f583;
	and.b32  	%r284, %r283, -2147483648;
	or.b32  	%r285, %r284, 1056964608;
	mov.b32 	%f584, %r285;
	add.f32 	%f585, %f583, %f584;
	cvt.rzi.f32.f32 	%f586, %f585;
	abs.f32 	%f587, %f583;
	setp.gt.f32 	%p119, %f587, 0f4B000000;
	selp.f32 	%f588, %f583, %f586, %p119;
	cvt.rzi.f32.f32 	%f589, %f583;
	setp.lt.f32 	%p120, %f587, 0f3F000000;
	selp.f32 	%f590, %f589, %f588, %p120;
	cvt.rzi.s32.f32 	%r286, %f590;
	fma.rn.f32 	%f591, %f590, 0fBF000000, %f582;
	mul.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f592, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f594, %f592, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f595, %f593, %f592, 0fC0A55DF6;
	fma.rn.f32 	%f596, %f594, %f592, 0f4081E0CF;
	fma.rn.f32 	%f597, %f592, %f591, 0f00000000;
	fma.rn.f32 	%f598, %f596, %f592, 0fC09DE9E6;
	fma.rn.f32 	%f599, %f595, %f597, 0f00000000;
	fma.rn.f32 	%f600, %f598, %f592, 0f3F800000;
	fma.rn.f32 	%f601, %f591, 0f40490FDB, %f599;
	and.b32  	%r287, %r286, 1;
	setp.eq.b32 	%p121, %r287, 1;
	selp.f32 	%f602, %f600, %f601, %p121;
	selp.f32 	%f603, %f601, %f600, %p121;
	and.b32  	%r288, %r286, 2;
	setp.eq.s32 	%p122, %r288, 0;
	neg.f32 	%f604, %f602;
	selp.f32 	%f605, %f602, %f604, %p122;
	add.s32 	%r289, %r286, 1;
	and.b32  	%r290, %r289, 2;
	setp.eq.s32 	%p123, %r290, 0;
	sub.f32 	%f606, %f71, %f603;
	selp.f32 	%f607, %f603, %f606, %p123;
	cvt.rzi.f32.f32 	%f608, %f582;
	setp.eq.f32 	%p124, %f608, %f582;
	mul.f32 	%f609, %f582, 0f00000000;
	selp.f32 	%f610, %f609, %f605, %p124;
	abs.f32 	%f611, %f582;
	setp.gt.f32 	%p125, %f611, 0f4B800000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32 	%f613, %f612, %f607, %p125;
	or.b32  	%r291, %r34, 8;
	mul.lo.s32 	%r292, %r280, %r291;
	and.b32  	%r293, %r292, 14;
	cvt.rn.f32.s32 	%f614, %r293;
	div.approx.f32 	%f615, %f614, %f581;
	add.f32 	%f616, %f615, %f615;
	mov.b32 	%r294, %f616;
	and.b32  	%r295, %r294, -2147483648;
	or.b32  	%r296, %r295, 1056964608;
	mov.b32 	%f617, %r296;
	add.f32 	%f618, %f616, %f617;
	cvt.rzi.f32.f32 	%f619, %f618;
	abs.f32 	%f620, %f616;
	setp.gt.f32 	%p126, %f620, 0f4B000000;
	selp.f32 	%f621, %f616, %f619, %p126;
	cvt.rzi.f32.f32 	%f622, %f616;
	setp.lt.f32 	%p127, %f620, 0f3F000000;
	selp.f32 	%f623, %f622, %f621, %p127;
	cvt.rzi.s32.f32 	%r297, %f623;
	fma.rn.f32 	%f624, %f623, 0fBF000000, %f615;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f626, %f625, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f627, %f625, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f626, %f625, 0fC0A55DF6;
	fma.rn.f32 	%f629, %f627, %f625, 0f4081E0CF;
	fma.rn.f32 	%f630, %f625, %f624, 0f00000000;
	fma.rn.f32 	%f631, %f629, %f625, 0fC09DE9E6;
	fma.rn.f32 	%f632, %f628, %f630, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f625, 0f3F800000;
	fma.rn.f32 	%f634, %f624, 0f40490FDB, %f632;
	and.b32  	%r298, %r297, 1;
	setp.eq.b32 	%p128, %r298, 1;
	selp.f32 	%f635, %f633, %f634, %p128;
	selp.f32 	%f636, %f634, %f633, %p128;
	and.b32  	%r299, %r297, 2;
	setp.eq.s32 	%p129, %r299, 0;
	neg.f32 	%f637, %f635;
	selp.f32 	%f638, %f635, %f637, %p129;
	add.s32 	%r300, %r297, 1;
	and.b32  	%r301, %r300, 2;
	setp.eq.s32 	%p130, %r301, 0;
	sub.f32 	%f639, %f71, %f636;
	selp.f32 	%f640, %f636, %f639, %p130;
	cvt.rzi.f32.f32 	%f641, %f615;
	setp.eq.f32 	%p131, %f641, %f615;
	mul.f32 	%f642, %f615, 0f00000000;
	selp.f32 	%f643, %f642, %f638, %p131;
	abs.f32 	%f644, %f615;
	setp.gt.f32 	%p132, %f644, 0f4B800000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32 	%f646, %f645, %f640, %p132;
	mov.b32 	%r228, %f613;
	mov.b32 	%r229, %f646;
	// begin inline asm
	cvt.rn.f16x2.f32 %r227, %r229, %r228;
	// end inline asm
	mov.b32 	%r231, %f610;
	mov.b32 	%r232, %f643;
	// begin inline asm
	cvt.rn.f16x2.f32 %r230, %r232, %r231;
	// end inline asm
	xor.b32  	%r234, %r231, -2147483648;
	xor.b32  	%r235, %r232, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r233, %r235, %r234;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r236, %r229, %r228;
	// end inline asm
	div.approx.f32 	%f647, %f71, %f103;
	add.f32 	%f648, %f647, %f647;
	mov.b32 	%r302, %f648;
	and.b32  	%r303, %r302, -2147483648;
	or.b32  	%r304, %r303, 1056964608;
	mov.b32 	%f649, %r304;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p133, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p133;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p134, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p134;
	cvt.rzi.s32.f32 	%r305, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f647;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r306, %r305, 1;
	setp.eq.b32 	%p135, %r306, 1;
	selp.f32 	%f667, %f665, %f666, %p135;
	selp.f32 	%f668, %f666, %f665, %p135;
	and.b32  	%r307, %r305, 2;
	setp.eq.s32 	%p136, %r307, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p136;
	add.s32 	%r308, %r305, 1;
	and.b32  	%r309, %r308, 2;
	setp.eq.s32 	%p137, %r309, 0;
	sub.f32 	%f671, %f71, %f668;
	selp.f32 	%f672, %f668, %f671, %p137;
	cvt.rzi.f32.f32 	%f673, %f647;
	setp.eq.f32 	%p138, %f673, %f647;
	mul.f32 	%f674, %f647, 0f00000000;
	selp.f32 	%f675, %f674, %f670, %p138;
	mov.b32 	%r310, %f675;
	abs.f32 	%f676, %f647;
	setp.gt.f32 	%p139, %f676, 0f4B800000;
	add.f32 	%f677, %f675, 0f3F800000;
	selp.f32 	%f678, %f677, %f672, %p139;
	and.b32  	%r17, %r4, 8;
	shl.b32 	%r311, %r279, 1;
	or.b32  	%r312, %r311, %r17;
	cvt.rn.f32.s32 	%f679, %r312;
	div.approx.f32 	%f680, %f679, %f103;
	add.f32 	%f681, %f680, %f680;
	mov.b32 	%r313, %f681;
	and.b32  	%r314, %r313, -2147483648;
	or.b32  	%r315, %r314, 1056964608;
	mov.b32 	%f682, %r315;
	add.f32 	%f683, %f681, %f682;
	cvt.rzi.f32.f32 	%f684, %f683;
	abs.f32 	%f685, %f681;
	setp.gt.f32 	%p140, %f685, 0f4B000000;
	selp.f32 	%f686, %f681, %f684, %p140;
	cvt.rzi.f32.f32 	%f687, %f681;
	setp.lt.f32 	%p141, %f685, 0f3F000000;
	selp.f32 	%f688, %f687, %f686, %p141;
	cvt.rzi.s32.f32 	%r316, %f688;
	fma.rn.f32 	%f689, %f688, 0fBF000000, %f680;
	mul.f32 	%f690, %f689, %f689;
	fma.rn.f32 	%f691, %f690, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f692, %f690, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f693, %f691, %f690, 0fC0A55DF6;
	fma.rn.f32 	%f694, %f692, %f690, 0f4081E0CF;
	fma.rn.f32 	%f695, %f690, %f689, 0f00000000;
	fma.rn.f32 	%f696, %f694, %f690, 0fC09DE9E6;
	fma.rn.f32 	%f697, %f693, %f695, 0f00000000;
	fma.rn.f32 	%f698, %f696, %f690, 0f3F800000;
	fma.rn.f32 	%f699, %f689, 0f40490FDB, %f697;
	and.b32  	%r317, %r316, 1;
	setp.eq.b32 	%p142, %r317, 1;
	selp.f32 	%f700, %f698, %f699, %p142;
	selp.f32 	%f701, %f699, %f698, %p142;
	and.b32  	%r318, %r316, 2;
	setp.eq.s32 	%p143, %r318, 0;
	neg.f32 	%f702, %f700;
	selp.f32 	%f703, %f700, %f702, %p143;
	add.s32 	%r319, %r316, 1;
	and.b32  	%r320, %r319, 2;
	setp.eq.s32 	%p144, %r320, 0;
	sub.f32 	%f704, %f71, %f701;
	selp.f32 	%f705, %f701, %f704, %p144;
	cvt.rzi.f32.f32 	%f706, %f680;
	setp.eq.f32 	%p145, %f706, %f680;
	mul.f32 	%f707, %f680, 0f00000000;
	selp.f32 	%f708, %f707, %f703, %p145;
	mov.b32 	%r321, %f708;
	abs.f32 	%f709, %f680;
	setp.gt.f32 	%p146, %f709, 0f4B800000;
	add.f32 	%f710, %f708, 0f3F800000;
	selp.f32 	%f711, %f710, %f705, %p146;
	mov.b32 	%r240, %f678;
	mov.b32 	%r241, %f711;
	// begin inline asm
	cvt.rn.f16x2.f32 %r239, %r241, %r240;
	// end inline asm
	xor.b32  	%r243, %r310, -2147483648;
	xor.b32  	%r244, %r321, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r242, %r244, %r243;
	// end inline asm
	shr.u32 	%r20, %r4, 4;
	cvt.u16.u32 	%rs1, %r4;
	and.b16  	%rs2, %rs1, 2;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	or.b16  	%rs5, %rs3, %rs4;
	and.b16  	%rs6, %rs5, 3;
	cvt.u32.u16 	%r322, %rs6;
	and.b32  	%r323, %r40, 2;
	or.b32  	%r324, %r323, %r20;
	setp.eq.s32 	%p147, %r324, %r322;
	mov.f32 	%f712, 0f40000000;
	div.approx.f32 	%f713, %f71, %f712;
	add.f32 	%f714, %f713, %f713;
	mov.b32 	%r325, %f714;
	and.b32  	%r326, %r325, -2147483648;
	or.b32  	%r327, %r326, 1056964608;
	mov.b32 	%f715, %r327;
	add.f32 	%f716, %f714, %f715;
	cvt.rzi.f32.f32 	%f717, %f716;
	abs.f32 	%f718, %f714;
	setp.gt.f32 	%p148, %f718, 0f4B000000;
	selp.f32 	%f719, %f714, %f717, %p148;
	cvt.rzi.f32.f32 	%f720, %f714;
	setp.lt.f32 	%p149, %f718, 0f3F000000;
	selp.f32 	%f721, %f720, %f719, %p149;
	cvt.rzi.s32.f32 	%r328, %f721;
	fma.rn.f32 	%f722, %f721, 0fBF000000, %f713;
	mul.f32 	%f723, %f722, %f722;
	fma.rn.f32 	%f724, %f723, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f725, %f723, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f726, %f724, %f723, 0fC0A55DF6;
	fma.rn.f32 	%f727, %f725, %f723, 0f4081E0CF;
	fma.rn.f32 	%f728, %f723, %f722, 0f00000000;
	fma.rn.f32 	%f729, %f727, %f723, 0fC09DE9E6;
	fma.rn.f32 	%f730, %f726, %f728, 0f00000000;
	fma.rn.f32 	%f731, %f729, %f723, 0f3F800000;
	fma.rn.f32 	%f732, %f722, 0f40490FDB, %f730;
	and.b32  	%r329, %r328, 1;
	setp.eq.b32 	%p150, %r329, 1;
	selp.f32 	%f733, %f731, %f732, %p150;
	selp.f32 	%f734, %f732, %f731, %p150;
	and.b32  	%r330, %r328, 2;
	setp.eq.s32 	%p151, %r330, 0;
	neg.f32 	%f735, %f733;
	selp.f32 	%f736, %f733, %f735, %p151;
	add.s32 	%r331, %r328, 1;
	and.b32  	%r332, %r331, 2;
	setp.eq.s32 	%p152, %r332, 0;
	sub.f32 	%f737, %f71, %f734;
	selp.f32 	%f738, %f734, %f737, %p152;
	cvt.rzi.f32.f32 	%f739, %f713;
	setp.eq.f32 	%p153, %f739, %f713;
	mul.f32 	%f740, %f713, 0f00000000;
	selp.f32 	%f741, %f740, %f736, %p153;
	abs.f32 	%f742, %f713;
	setp.gt.f32 	%p154, %f742, 0f4B800000;
	add.f32 	%f743, %f741, 0f3F800000;
	selp.f32 	%f744, %f743, %f738, %p154;
	selp.f32 	%f745, 0f3F800000, 0f00000000, %p147;
	mul.f32 	%f746, %f744, %f745;
	neg.f32 	%f747, %f745;
	mul.f32 	%f748, %f741, %f747;
	and.b32  	%r333, %r39, 2;
	cvt.rn.f32.s32 	%f749, %r333;
	div.approx.f32 	%f750, %f749, %f712;
	add.f32 	%f751, %f750, %f750;
	mov.b32 	%r334, %f751;
	and.b32  	%r335, %r334, -2147483648;
	or.b32  	%r336, %r335, 1056964608;
	mov.b32 	%f752, %r336;
	add.f32 	%f753, %f751, %f752;
	cvt.rzi.f32.f32 	%f754, %f753;
	abs.f32 	%f755, %f751;
	setp.gt.f32 	%p155, %f755, 0f4B000000;
	selp.f32 	%f756, %f751, %f754, %p155;
	cvt.rzi.f32.f32 	%f757, %f751;
	setp.lt.f32 	%p156, %f755, 0f3F000000;
	selp.f32 	%f758, %f757, %f756, %p156;
	cvt.rzi.s32.f32 	%r337, %f758;
	fma.rn.f32 	%f759, %f758, 0fBF000000, %f750;
	mul.f32 	%f760, %f759, %f759;
	fma.rn.f32 	%f761, %f760, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f762, %f760, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f763, %f761, %f760, 0fC0A55DF6;
	fma.rn.f32 	%f764, %f762, %f760, 0f4081E0CF;
	fma.rn.f32 	%f765, %f760, %f759, 0f00000000;
	fma.rn.f32 	%f766, %f764, %f760, 0fC09DE9E6;
	fma.rn.f32 	%f767, %f763, %f765, 0f00000000;
	fma.rn.f32 	%f768, %f766, %f760, 0f3F800000;
	fma.rn.f32 	%f769, %f759, 0f40490FDB, %f767;
	and.b32  	%r338, %r337, 1;
	setp.eq.b32 	%p157, %r338, 1;
	selp.f32 	%f770, %f768, %f769, %p157;
	selp.f32 	%f771, %f769, %f768, %p157;
	and.b32  	%r339, %r337, 2;
	setp.eq.s32 	%p158, %r339, 0;
	neg.f32 	%f772, %f770;
	selp.f32 	%f773, %f770, %f772, %p158;
	add.s32 	%r340, %r337, 1;
	and.b32  	%r341, %r340, 2;
	setp.eq.s32 	%p159, %r341, 0;
	sub.f32 	%f774, %f71, %f771;
	selp.f32 	%f775, %f771, %f774, %p159;
	cvt.rzi.f32.f32 	%f776, %f750;
	setp.eq.f32 	%p160, %f776, %f750;
	mul.f32 	%f777, %f750, 0f00000000;
	selp.f32 	%f778, %f777, %f773, %p160;
	abs.f32 	%f779, %f750;
	setp.gt.f32 	%p161, %f779, 0f4B800000;
	add.f32 	%f780, %f778, 0f3F800000;
	selp.f32 	%f781, %f780, %f775, %p161;
	mul.f32 	%f782, %f781, %f745;
	mul.f32 	%f783, %f778, %f747;
	mov.b32 	%r246, %f746;
	mov.b32 	%r247, %f782;
	// begin inline asm
	cvt.rn.f16x2.f32 %r245, %r247, %r246;
	// end inline asm
	mov.b32 	%r252, %f748;
	xor.b32  	%r249, %r252, -2147483648;
	mov.b32 	%r253, %f783;
	xor.b32  	%r250, %r253, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r248, %r250, %r249;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r251, %r253, %r252;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r254, %r247, %r246;
	// end inline asm
	shl.b32 	%r343, %r74, 13;
	shl.b32 	%r344, %r78, 9;
	shl.b32 	%r345, %r1, 5;
	and.b32  	%r346, %r37, 28;
	and.b32  	%r347, %r345, 224;
	and.b32  	%r348, %r345, 256;
	and.b32  	%r349, %r2, 3;
	shl.b32 	%r350, %r2, 2;
	and.b32  	%r25, %r350, 48;
	or.b32  	%r351, %r349, %r25;
	or.b32  	%r26, %r17, %r351;
	and.b32  	%r27, %r40, 4;
	and.b32  	%r352, %r345, 7936;
	or.b32  	%r353, %r352, %r346;
	or.b32  	%r354, %r353, %r347;
	or.b32  	%r355, %r354, %r343;
	add.s32 	%r28, %r355, %r344;
	shl.b32 	%r356, %r4, 4;
	or.b32  	%r357, %r17, %r356;
	shr.u32 	%r358, %r357, 2;
	and.b32  	%r359, %r358, 30;
	and.b32  	%r360, %r34, 32;
	shl.b32 	%r361, %r4, 3;
	and.b32  	%r362, %r361, 64;
	shl.b32 	%r363, %r2, 1;
	or.b32  	%r364, %r362, %r363;
	or.b32  	%r365, %r364, %r360;
	shr.u32 	%r366, %r365, 2;
	and.b32  	%r367, %r3, 32;
	or.b32  	%r368, %r366, %r367;
	shr.u16 	%rs8, %rs1, 8;
	shl.b16 	%rs9, %rs1, 8;
	or.b16  	%rs10, %rs9, %rs8;
	shl.b16 	%rs11, %rs10, 4;
	shr.u16 	%rs12, %rs10, 4;
	and.b16  	%rs13, %rs12, 3840;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs15, %rs14, 13107;
	shl.b16 	%rs16, %rs15, 2;
	shr.u16 	%rs17, %rs14, 2;
	and.b16  	%rs18, %rs17, 13107;
	or.b16  	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 1;
	and.b16  	%rs21, %rs19, 16384;
	shl.b16 	%rs22, %rs21, 1;
	or.b16  	%rs23, %rs20, %rs22;
	shr.u16 	%rs24, %rs23, 13;
	and.b16  	%rs25, %rs24, 6;
	cvt.u32.u16 	%r369, %rs25;
	or.b32  	%r370, %r35, %r369;
	shr.u32 	%r371, %r370, 1;
	mad.lo.s32 	%r372, %r371, 65, %r368;
	shl.b32 	%r373, %r76, 17;
	add.s32 	%r374, %r373, -393216;
	or.b32  	%r375, %r347, %r346;
	or.b32  	%r376, %r11, %r36;
	and.b32  	%r377, %r350, 12;
	or.b32  	%r378, %r376, %r377;
	shl.b32 	%r379, %r378, 9;
	or.b32  	%r380, %r375, %r348;
	or.b32  	%r29, %r380, %r379;
	cvt.s64.s32 	%rd5, %r374;
	shr.u32 	%r381, %r96, 2;
	shr.u32 	%r382, %r2, 2;
	setp.gt.u32 	%p163, %r4, 15;
	or.b32  	%r383, %r382, 4;
	or.b32  	%r384, %r382, 8;
	or.b32  	%r385, %r382, 12;
	bfe.s32 	%r386, %r2, 1, 1;
	and.b32  	%r387, %r2, 2;
	setp.eq.s32 	%p164, %r387, 0;
	and.b32  	%r388, %r386, 130;
	and.b32  	%r389, %r2, 1;
	neg.s32 	%r390, %r389;
	setp.eq.b32 	%p165, %r389, 1;
	and.b32  	%r391, %r390, 260;
	mul.lo.s32 	%r392, %r382, 545;
	selp.b32 	%r393, 65, 0, %p163;
	add.s32 	%r394, %r391, %r359;
	add.s32 	%r395, %r394, %r388;
	add.s32 	%r396, %r395, %r392;
	add.s32 	%r397, %r396, %r393;
	mul.wide.u32 	%rd40, %r397, 4;
	mov.u64 	%rd41, shmem;
	add.s64 	%rd6, %rd41, %rd40;
	selp.b64 	%rd42, 65, 0, %p163;
	cvt.u64.u32 	%rd43, %r392;
	selp.b64 	%rd44, 0, 130, %p164;
	selp.b64 	%rd45, 260, 0, %p165;
	cvt.u64.u32 	%rd46, %r359;
	add.s64 	%rd47, %rd46, %rd45;
	add.s64 	%rd48, %rd47, %rd44;
	add.s64 	%rd49, %rd48, %rd43;
	add.s64 	%rd50, %rd49, %rd42;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd7, %rd41, %rd51;
	mul.lo.s32 	%r398, %r383, 545;
	mul.lo.s32 	%r399, %r20, 65;
	add.s32 	%r400, %r395, %r398;
	add.s32 	%r401, %r400, %r399;
	mul.wide.u32 	%rd52, %r401, 4;
	add.s64 	%rd8, %rd41, %rd52;
	cvt.u64.u32 	%rd53, %r399;
	cvt.u64.u32 	%rd54, %r398;
	add.s64 	%rd55, %rd48, %rd54;
	add.s64 	%rd56, %rd55, %rd53;
	shl.b64 	%rd57, %rd56, 2;
	add.s64 	%rd9, %rd41, %rd57;
	mul.lo.s32 	%r402, %r384, 545;
	add.s32 	%r403, %r395, %r402;
	add.s32 	%r404, %r403, %r399;
	mul.wide.u32 	%rd58, %r404, 4;
	add.s64 	%rd10, %rd41, %rd58;
	cvt.u64.u32 	%rd59, %r402;
	add.s64 	%rd60, %rd48, %rd59;
	add.s64 	%rd61, %rd60, %rd53;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd11, %rd41, %rd62;
	mul.lo.s32 	%r405, %r385, 545;
	add.s32 	%r406, %r395, %r405;
	add.s32 	%r407, %r406, %r399;
	mul.wide.u32 	%rd63, %r407, 4;
	add.s64 	%rd12, %rd41, %rd63;
	cvt.u64.u32 	%rd64, %r405;
	add.s64 	%rd65, %rd48, %rd64;
	add.s64 	%rd66, %rd65, %rd53;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd13, %rd41, %rd67;
	and.b32  	%r408, %r4, 1;
	neg.s32 	%r409, %r408;
	and.b32  	%r410, %r409, 130;
	and.b32  	%r411, %r363, 6;
	or.b32  	%r412, %r411, %r20;
	mul.lo.s32 	%r413, %r412, 65;
	add.s32 	%r414, %r413, %r359;
	add.s32 	%r415, %r414, %r392;
	mul.wide.u32 	%rd68, %r415, 4;
	add.s64 	%rd14, %rd41, %rd68;
	cvt.u64.u32 	%rd69, %r413;
	add.s64 	%rd70, %rd46, %rd69;
	add.s64 	%rd71, %rd70, %rd43;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd15, %rd41, %rd72;
	add.s32 	%r416, %r414, %r398;
	mul.wide.u32 	%rd73, %r416, 4;
	add.s64 	%rd16, %rd41, %rd73;
	add.s64 	%rd74, %rd70, %rd54;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd17, %rd41, %rd75;
	add.s32 	%r417, %r414, %r402;
	mul.wide.u32 	%rd76, %r417, 4;
	add.s64 	%rd18, %rd41, %rd76;
	add.s64 	%rd77, %rd70, %rd59;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd19, %rd41, %rd78;
	add.s32 	%r418, %r414, %r405;
	mul.wide.u32 	%rd79, %r418, 4;
	add.s64 	%rd20, %rd41, %rd79;
	add.s64 	%rd80, %rd70, %rd64;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd21, %rd41, %rd81;
	mul.wide.u32 	%rd82, %r372, 4;
	add.s64 	%rd22, %rd41, %rd82;
	add.s32 	%r419, %r410, %r368;
	mad.lo.s32 	%r420, %r41, 260, %r419;
	mad.lo.s32 	%r421, %r381, 65, %r420;
	mul.wide.u32 	%rd83, %r421, 4;
	add.s64 	%rd23, %rd41, %rd83;
	mov.u32 	%r1112, %r1110;
	mov.u32 	%r1118, %r1110;
	mov.u32 	%r1117, %r1110;
	mov.u32 	%r33, %r1110;
	bra.uni 	$L__BB0_29;
$L__BB0_33:                             // %pass7710
                                        //   in Loop: Header=BB0_29 Depth=1
	or.b32  	%r1102, %r1120, %r29;
	or.b32  	%r1103, %r1102, 524288;
	cvt.s64.s32 	%rd104, %r1103;
	add.s64 	%rd105, %rd104, %rd5;
	shr.u64 	%rd106, %rd105, 35;
	add.s64 	%rd107, %rd105, %rd106;
	shr.s64 	%rd108, %rd107, 29;
	setp.lt.s64 	%p186, %rd105, 0;
	and.b64  	%rd109, %rd107, -536870912;
	setp.ne.s64 	%p187, %rd109, %rd105;
	and.pred  	%p188, %p186, %p187;
	selp.u64 	%rd110, 1, 0, %p188;
	sub.s64 	%rd111, %rd110, %rd108;
	shl.b64 	%rd112, %rd111, 29;
	add.s64 	%rd113, %rd112, %rd105;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd115, %rd3, %rd114;
	st.global.v4.u32 	[%rd115], {%r60, %r62, %r61, %r63};
	or.b32  	%r1104, %r1102, 1048576;
	cvt.s64.s32 	%rd116, %r1104;
	add.s64 	%rd117, %rd116, %rd5;
	shr.u64 	%rd118, %rd117, 35;
	add.s64 	%rd119, %rd117, %rd118;
	shr.s64 	%rd120, %rd119, 29;
	setp.lt.s64 	%p189, %rd117, 0;
	and.b64  	%rd121, %rd119, -536870912;
	setp.ne.s64 	%p190, %rd121, %rd117;
	and.pred  	%p191, %p189, %p190;
	selp.u64 	%rd122, 1, 0, %p191;
	sub.s64 	%rd123, %rd122, %rd120;
	shl.b64 	%rd124, %rd123, 29;
	add.s64 	%rd125, %rd124, %rd117;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd127, %rd3, %rd126;
	st.global.v4.u32 	[%rd127], {%r64, %r66, %r65, %r67};
	or.b32  	%r1105, %r1102, 1572864;
	cvt.s64.s32 	%rd128, %r1105;
	add.s64 	%rd129, %rd128, %rd5;
	shr.u64 	%rd130, %rd129, 35;
	add.s64 	%rd131, %rd129, %rd130;
	shr.s64 	%rd132, %rd131, 29;
	setp.lt.s64 	%p192, %rd129, 0;
	and.b64  	%rd133, %rd131, -536870912;
	setp.ne.s64 	%p193, %rd133, %rd129;
	and.pred  	%p194, %p192, %p193;
	selp.u64 	%rd134, 1, 0, %p194;
	sub.s64 	%rd135, %rd134, %rd132;
	shl.b64 	%rd136, %rd135, 29;
	add.s64 	%rd137, %rd136, %rd129;
	shl.b64 	%rd138, %rd137, 2;
	add.s64 	%rd139, %rd3, %rd138;
	st.global.v4.u32 	[%rd139], {%r68, %r70, %r69, %r71};
	setp.ne.s32 	%p195, %r33, 65280;
	add.s32 	%r33, %r33, 256;
	add.s32 	%r1106, %r33, %r74;
	setp.lt.s32 	%p196, %r1106, %r75;
	and.pred  	%p197, %p195, %p196;
	@%p197 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_34;
$L__BB0_29:                             // %L1372
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_30 Depth 2
	setp.eq.s32 	%p166, %r17, 0;
	or.b32  	%r487, %r33, %r26;
	or.b32  	%r488, %r487, %r27;
	shl.b32 	%r489, %r488, 13;
	add.s32 	%r490, %r28, %r489;
	shr.s32 	%r491, %r490, 31;
	shr.u32 	%r492, %r491, 3;
	add.s32 	%r493, %r490, %r492;
	shr.s32 	%r494, %r493, 29;
	setp.lt.s32 	%p167, %r490, 0;
	and.b32  	%r495, %r493, -536870912;
	setp.ne.s32 	%p168, %r495, %r490;
	and.pred  	%p169, %p167, %p168;
	selp.u32 	%r496, 1, 0, %p169;
	sub.s32 	%r497, %r496, %r494;
	shl.b32 	%r498, %r497, 29;
	or.b32  	%r499, %r490, 1;
	add.s32 	%r500, %r499, %r498;
	mul.wide.s32 	%rd84, %r500, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.global.v4.u32 	{%r501, %r502, %r503, %r504}, [%rd85+-4];
	or.b32  	%r505, %r489, 524288;
	add.s32 	%r506, %r28, %r505;
	shr.s32 	%r507, %r506, 31;
	shr.u32 	%r508, %r507, 3;
	add.s32 	%r509, %r506, %r508;
	shr.s32 	%r510, %r509, 29;
	setp.lt.s32 	%p170, %r506, 0;
	and.b32  	%r511, %r509, -536870912;
	setp.ne.s32 	%p171, %r511, %r506;
	and.pred  	%p172, %p170, %p171;
	selp.u32 	%r512, 1, 0, %p172;
	sub.s32 	%r513, %r512, %r510;
	shl.b32 	%r514, %r513, 29;
	or.b32  	%r515, %r506, 1;
	add.s32 	%r516, %r515, %r514;
	mul.wide.s32 	%rd86, %r516, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.v4.u32 	{%r517, %r518, %r519, %r520}, [%rd87+-4];
	or.b32  	%r521, %r489, 1048576;
	add.s32 	%r522, %r28, %r521;
	shr.s32 	%r523, %r522, 31;
	shr.u32 	%r524, %r523, 3;
	add.s32 	%r525, %r522, %r524;
	shr.s32 	%r526, %r525, 29;
	setp.lt.s32 	%p173, %r522, 0;
	and.b32  	%r527, %r525, -536870912;
	setp.ne.s32 	%p174, %r527, %r522;
	and.pred  	%p175, %p173, %p174;
	selp.u32 	%r528, 1, 0, %p175;
	sub.s32 	%r529, %r528, %r526;
	shl.b32 	%r530, %r529, 29;
	or.b32  	%r531, %r522, 1;
	add.s32 	%r532, %r531, %r530;
	mul.wide.s32 	%rd88, %r532, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.v4.u32 	{%r533, %r534, %r535, %r536}, [%rd89+-4];
	or.b32  	%r537, %r489, 1572864;
	add.s32 	%r538, %r28, %r537;
	shr.s32 	%r539, %r538, 31;
	shr.u32 	%r540, %r539, 3;
	add.s32 	%r541, %r538, %r540;
	shr.s32 	%r542, %r541, 29;
	setp.lt.s32 	%p176, %r538, 0;
	and.b32  	%r543, %r541, -536870912;
	setp.ne.s32 	%p177, %r543, %r538;
	and.pred  	%p178, %p176, %p177;
	selp.u32 	%r544, 1, 0, %p178;
	sub.s32 	%r545, %r544, %r542;
	shl.b32 	%r546, %r545, 29;
	or.b32  	%r547, %r538, 1;
	add.s32 	%r548, %r547, %r546;
	mul.wide.s32 	%rd90, %r548, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.v4.u32 	{%r549, %r550, %r551, %r552}, [%rd91+-4];
	selp.b32 	%r553, %r503, %r501, %p166;
	shfl.sync.bfly.b32	%r554, %r553, 8, 31, -1;
	selp.b32 	%r423, %r501, %r554, %p166;
	selp.b32 	%r424, %r554, %r503, %p166;
	selp.b32 	%r555, %r504, %r502, %p166;
	shfl.sync.bfly.b32	%r556, %r555, 8, 31, -1;
	selp.b32 	%r431, %r502, %r556, %p166;
	selp.b32 	%r432, %r556, %r504, %p166;
	selp.b32 	%r557, %r519, %r517, %p166;
	shfl.sync.bfly.b32	%r558, %r557, 8, 31, -1;
	selp.b32 	%r439, %r517, %r558, %p166;
	selp.b32 	%r440, %r558, %r519, %p166;
	selp.b32 	%r559, %r520, %r518, %p166;
	shfl.sync.bfly.b32	%r560, %r559, 8, 31, -1;
	selp.b32 	%r447, %r518, %r560, %p166;
	selp.b32 	%r448, %r560, %r520, %p166;
	selp.b32 	%r561, %r535, %r533, %p166;
	shfl.sync.bfly.b32	%r562, %r561, 8, 31, -1;
	selp.b32 	%r455, %r533, %r562, %p166;
	selp.b32 	%r456, %r562, %r535, %p166;
	selp.b32 	%r563, %r536, %r534, %p166;
	shfl.sync.bfly.b32	%r564, %r563, 8, 31, -1;
	selp.b32 	%r463, %r534, %r564, %p166;
	selp.b32 	%r464, %r564, %r536, %p166;
	selp.b32 	%r565, %r551, %r549, %p166;
	shfl.sync.bfly.b32	%r566, %r565, 8, 31, -1;
	selp.b32 	%r471, %r549, %r566, %p166;
	selp.b32 	%r472, %r566, %r551, %p166;
	selp.b32 	%r567, %r552, %r550, %p166;
	shfl.sync.bfly.b32	%r568, %r567, 8, 31, -1;
	selp.b32 	%r479, %r550, %r568, %p166;
	selp.b32 	%r480, %r568, %r552, %p166;
	mov.u32 	%r481, 21520;
	// begin inline asm
	prmt.b32 %r422, %r423, %r424, %r481;
	// end inline asm
	mov.u32 	%r485, 30258;
	// begin inline asm
	prmt.b32 %r426, %r423, %r424, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r430, %r431, %r432, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r434, %r431, %r432, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r438, %r439, %r440, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r442, %r439, %r440, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r446, %r447, %r448, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r450, %r447, %r448, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r454, %r455, %r456, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r458, %r455, %r456, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r462, %r463, %r464, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r466, %r463, %r464, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r470, %r471, %r472, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r474, %r471, %r472, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r478, %r479, %r480, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r482, %r479, %r480, %r485;
	// end inline asm
	st.shared.u32 	[%rd6], %r422;
	st.shared.u32 	[%rd7+128], %r426;
	st.shared.u32 	[%rd7+4], %r430;
	st.shared.u32 	[%rd7+132], %r434;
	st.shared.u32 	[%rd8], %r438;
	st.shared.u32 	[%rd9+128], %r442;
	st.shared.u32 	[%rd9+4], %r446;
	st.shared.u32 	[%rd9+132], %r450;
	st.shared.u32 	[%rd10], %r454;
	st.shared.u32 	[%rd11+128], %r458;
	st.shared.u32 	[%rd11+4], %r462;
	st.shared.u32 	[%rd11+132], %r466;
	st.shared.u32 	[%rd12], %r470;
	st.shared.u32 	[%rd13+128], %r474;
	st.shared.u32 	[%rd13+4], %r478;
	st.shared.u32 	[%rd13+132], %r482;
	bar.sync 	0;
	mov.u32 	%r1116, 256;
	mov.u64 	%rd144, %rd23;
	mov.u64 	%rd145, %rd22;
	mov.u32 	%r1119, %r1112;
$L__BB0_30:                             // %pass4980
                                        //   Parent Loop BB0_29 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1112, %r1118;
	mov.u32 	%r1118, %r1117;
	ld.shared.u32 	%r1117, [%rd144];
	mov.u16 	%rs26, 25600;
	// begin inline asm
	mov.b32 %r574, {%rs26, %rs26};
	// end inline asm
	mov.u16 	%rs28, 21504;
	// begin inline asm
	mov.b32 %r585, {%rs28, %rs28};
	// end inline asm
	xor.b32  	%r573, %r1117, -2004318072;
	mov.u32 	%r572, 983055;
	// begin inline asm
	lop3.b32 %r571, %r572, %r573, %r574, 202;
	// end inline asm
	mov.u16 	%rs30, 18432;
	// begin inline asm
	mov.b32 %r575, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r576, %r574, %r575;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r579, %r571, %r576;
	// end inline asm
	mov.u32 	%r583, 15728880;
	// begin inline asm
	lop3.b32 %r582, %r583, %r573, %r585, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r586, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r587, %r585, %r586;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r590, %r582, %r587;
	// end inline asm
	shr.u32 	%r595, %r573, 8;
	// begin inline asm
	lop3.b32 %r593, %r572, %r595, %r574, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r597, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r598, %r574, %r597;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r601, %r593, %r598;
	// end inline asm
	// begin inline asm
	lop3.b32 %r604, %r583, %r595, %r585, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r608, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r609, %r585, %r608;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r612, %r604, %r609;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r615, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r617, %r615, %r579;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r620, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r622, %r620, %r590;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r625, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r627, %r625, %r601;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r630, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r632, %r630, %r612;
	// end inline asm
	// begin inline asm
	mov.b32 %r640, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	mov.b32 %r651, {%rs28, %rs28};
	// end inline asm
	xor.b32  	%r639, %r1119, -2004318072;
	// begin inline asm
	lop3.b32 %r637, %r572, %r639, %r640, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r641, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r642, %r640, %r641;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r645, %r637, %r642;
	// end inline asm
	// begin inline asm
	lop3.b32 %r648, %r583, %r639, %r651, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r652, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r653, %r651, %r652;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r656, %r648, %r653;
	// end inline asm
	shr.u32 	%r661, %r639, 8;
	// begin inline asm
	lop3.b32 %r659, %r572, %r661, %r640, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r663, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r664, %r640, %r663;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r667, %r659, %r664;
	// end inline asm
	// begin inline asm
	lop3.b32 %r670, %r583, %r661, %r651, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r674, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r675, %r651, %r674;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r678, %r670, %r675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r681, %r125, %r645, %r617;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r685, %r125, %r656, %r622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r689, %r125, %r667, %r627;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r693, %r125, %r678, %r632;
	// end inline asm
	// begin inline asm
	mov.b32 %r702, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	mov.b32 %r713, {%rs28, %rs28};
	// end inline asm
	xor.b32  	%r701, %r1112, -2004318072;
	// begin inline asm
	lop3.b32 %r699, %r572, %r701, %r702, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r703, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r704, %r702, %r703;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r707, %r699, %r704;
	// end inline asm
	// begin inline asm
	lop3.b32 %r710, %r583, %r701, %r713, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r714, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r715, %r713, %r714;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r718, %r710, %r715;
	// end inline asm
	shr.u32 	%r723, %r701, 8;
	// begin inline asm
	lop3.b32 %r721, %r572, %r723, %r702, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r725, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r726, %r702, %r725;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r729, %r721, %r726;
	// end inline asm
	// begin inline asm
	lop3.b32 %r732, %r583, %r723, %r713, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r736, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r737, %r713, %r736;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r740, %r732, %r737;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r743, %r156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r745, %r743, %r707, %r681;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r749, %r156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r751, %r749, %r718, %r685;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r755, %r156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r757, %r755, %r729, %r689;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r761, %r156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r763, %r761, %r740, %r693;
	// end inline asm
	// begin inline asm
	mov.b32 %r772, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	mov.b32 %r783, {%rs28, %rs28};
	// end inline asm
	xor.b32  	%r771, %r1118, -2004318072;
	// begin inline asm
	lop3.b32 %r769, %r572, %r771, %r772, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r773, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r774, %r772, %r773;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r777, %r769, %r774;
	// end inline asm
	// begin inline asm
	lop3.b32 %r780, %r583, %r771, %r783, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r784, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r785, %r783, %r784;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r788, %r780, %r785;
	// end inline asm
	shr.u32 	%r793, %r771, 8;
	// begin inline asm
	lop3.b32 %r791, %r572, %r793, %r772, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r795, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r796, %r772, %r795;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r799, %r791, %r796;
	// end inline asm
	// begin inline asm
	lop3.b32 %r802, %r583, %r793, %r783, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r806, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r807, %r783, %r806;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r810, %r802, %r807;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r836, %r187, %r777, %r745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r833, %r187, %r788, %r751;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r845, %r187, %r799, %r757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r842, %r187, %r810, %r763;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r829, %r224;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r831, %r829, %r833;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r834, %r221, %r836, %r831;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r838, %r224;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r840, %r838, %r842;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r843, %r221, %r845, %r840;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r847, %r224, %r836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r850, %r221, %r833, %r847;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r854, %r224, %r845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r857, %r221, %r842, %r854;
	// end inline asm
	mov.u32 	%r869, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r888, %r885}, {%r227, %r233, %r230, %r236}, {%r834, %r850}, {%r869, %r869};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r897, %r894}, {%r227, %r233, %r230, %r236}, {%r843, %r857}, {%r869, %r869};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r881, %r242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r883, %r881, %r885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r886, %r239, %r888, %r883;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r890, %r242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r892, %r890, %r894;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r895, %r239, %r897, %r892;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r899, %r242, %r888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r902, %r239, %r885, %r899;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r906, %r242, %r897;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r909, %r239, %r894, %r906;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r913, %r914}, {%r245, %r251, %r248, %r254}, {%r886, %r902}, {%r869, %r869};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r923, %r924}, {%r245, %r251, %r248, %r254}, {%r895, %r909}, {%r869, %r869};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r933, %r38, %r913;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r936, %r38, %r914;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r939, %r38, %r923;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r942, %r38, %r924;
	// end inline asm
	mov.u16 	%rs74, -14592;
	// begin inline asm
	mov.b32 %r945, {%rs74, %rs74};
	// end inline asm
	mov.u16 	%rs76, 18176;
	// begin inline asm
	mov.b32 %r946, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	max.f16x2 %r947, %r933, %r945;
	// end inline asm
	// begin inline asm
	min.f16x2 %r950, %r947, %r946;
	// end inline asm
	// begin inline asm
	mov.b32 %r953, {%rs74, %rs74};
	// end inline asm
	// begin inline asm
	mov.b32 %r954, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	max.f16x2 %r955, %r936, %r953;
	// end inline asm
	// begin inline asm
	min.f16x2 %r958, %r955, %r954;
	// end inline asm
	// begin inline asm
	mov.b32 %r961, {%rs74, %rs74};
	// end inline asm
	// begin inline asm
	mov.b32 %r962, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	max.f16x2 %r963, %r939, %r961;
	// end inline asm
	// begin inline asm
	min.f16x2 %r966, %r963, %r962;
	// end inline asm
	// begin inline asm
	mov.b32 %r969, {%rs74, %rs74};
	// end inline asm
	// begin inline asm
	mov.b32 %r970, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	max.f16x2 %r971, %r942, %r969;
	// end inline asm
	// begin inline asm
	min.f16x2 %r974, %r971, %r970;
	// end inline asm
	// begin inline asm
	mov.b32 %r980, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	mov.b32 %r978, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r979, %r980, %r978;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r982, %r950, %r979;
	// end inline asm
	// begin inline asm
	mov.b32 %r985, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r986, %r980, %r985;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r989, %r958, %r986;
	// end inline asm
	// begin inline asm
	mov.b32 %r992, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r993, %r980, %r992;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r996, %r966, %r993;
	// end inline asm
	// begin inline asm
	mov.b32 %r999, {%rs30, %rs30};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1000, %r980, %r999;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1003, %r974, %r1000;
	// end inline asm
	mov.u32 	%r1009, 25152;
	// begin inline asm
	prmt.b32 %r1006, %r982, %r996, %r1009;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1010, %r989, %r1003, %r1009;
	// end inline asm
	shl.b32 	%r1017, %r1010, 4;
	mov.u32 	%r1015, 252645135;
	// begin inline asm
	lop3.b32 %r1014, %r1015, %r1006, %r1017, 202;
	// end inline asm
	xor.b32  	%r1018, %r1014, -2004318072;
	st.shared.u32 	[%rd145], %r1018;
	add.s32 	%r1116, %r1116, -16;
	add.s64 	%rd145, %rd145, 2180;
	add.s64 	%rd144, %rd144, 2180;
	setp.eq.s32 	%p179, %r1116, 0;
	mov.u32 	%r1119, %r1112;
	@%p179 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_30;
$L__BB0_31:                             // %guard_exit8099
                                        //   in Loop: Header=BB0_29 Depth=1
	bar.sync 	0;
	or.b32  	%r53, %r33, %r25;
	ld.shared.u32 	%r1024, [%rd14];
	ld.shared.u32 	%r1025, [%rd15+128];
	ld.shared.u32 	%r1032, [%rd15+4];
	ld.shared.u32 	%r1033, [%rd15+132];
	ld.shared.u32 	%r1040, [%rd16];
	ld.shared.u32 	%r1041, [%rd17+128];
	ld.shared.u32 	%r1048, [%rd17+4];
	ld.shared.u32 	%r1049, [%rd17+132];
	ld.shared.u32 	%r1056, [%rd18];
	ld.shared.u32 	%r1057, [%rd19+128];
	ld.shared.u32 	%r1064, [%rd19+4];
	ld.shared.u32 	%r1065, [%rd19+132];
	ld.shared.u32 	%r1072, [%rd20];
	ld.shared.u32 	%r1073, [%rd21+128];
	ld.shared.u32 	%r1080, [%rd21+4];
	ld.shared.u32 	%r1081, [%rd21+132];
	// begin inline asm
	prmt.b32 %r1019, %r1024, %r1025, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1023, %r1024, %r1025, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1027, %r1032, %r1033, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1031, %r1032, %r1033, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1035, %r1040, %r1041, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1039, %r1040, %r1041, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1043, %r1048, %r1049, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1047, %r1048, %r1049, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1051, %r1056, %r1057, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1055, %r1056, %r1057, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1059, %r1064, %r1065, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1063, %r1064, %r1065, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1067, %r1072, %r1073, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1071, %r1072, %r1073, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1075, %r1080, %r1081, %r481;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1079, %r1080, %r1081, %r485;
	// end inline asm
	selp.b32 	%r1083, %r1023, %r1019, %p166;
	shfl.sync.bfly.b32	%r58, %r1083, 8, 31, -1;
	selp.b32 	%r1084, %r1031, %r1027, %p166;
	shfl.sync.bfly.b32	%r59, %r1084, 8, 31, -1;
	selp.b32 	%r1085, %r1039, %r1035, %p166;
	shfl.sync.bfly.b32	%r1086, %r1085, 8, 31, -1;
	selp.b32 	%r60, %r1035, %r1086, %p166;
	selp.b32 	%r61, %r1086, %r1039, %p166;
	selp.b32 	%r1087, %r1047, %r1043, %p166;
	shfl.sync.bfly.b32	%r1088, %r1087, 8, 31, -1;
	selp.b32 	%r62, %r1043, %r1088, %p166;
	selp.b32 	%r63, %r1088, %r1047, %p166;
	selp.b32 	%r1089, %r1055, %r1051, %p166;
	shfl.sync.bfly.b32	%r1090, %r1089, 8, 31, -1;
	selp.b32 	%r64, %r1051, %r1090, %p166;
	selp.b32 	%r65, %r1090, %r1055, %p166;
	selp.b32 	%r1091, %r1063, %r1059, %p166;
	shfl.sync.bfly.b32	%r1092, %r1091, 8, 31, -1;
	selp.b32 	%r66, %r1059, %r1092, %p166;
	selp.b32 	%r67, %r1092, %r1063, %p166;
	selp.b32 	%r1093, %r1071, %r1067, %p166;
	shfl.sync.bfly.b32	%r1094, %r1093, 8, 31, -1;
	selp.b32 	%r68, %r1067, %r1094, %p166;
	selp.b32 	%r69, %r1094, %r1071, %p166;
	selp.b32 	%r1095, %r1079, %r1075, %p166;
	shfl.sync.bfly.b32	%r1096, %r1095, 8, 31, -1;
	selp.b32 	%r70, %r1075, %r1096, %p166;
	selp.b32 	%r71, %r1096, %r1079, %p166;
	setp.gt.u32 	%p181, %r53, 47;
	shl.b32 	%r1120, %r53, 13;
	@%p181 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_33;
$L__BB0_32:                             // %pass7585
                                        //   in Loop: Header=BB0_29 Depth=1
	selp.b32 	%r1097, %r59, %r1031, %p166;
	selp.b32 	%r1098, %r1027, %r59, %p166;
	selp.b32 	%r1099, %r58, %r1023, %p166;
	selp.b32 	%r1100, %r1019, %r58, %p166;
	or.b32  	%r1101, %r29, %r1120;
	cvt.u64.u32 	%rd92, %r1101;
	add.s64 	%rd93, %rd92, %rd5;
	shr.u64 	%rd94, %rd93, 35;
	add.s64 	%rd95, %rd93, %rd94;
	shr.s64 	%rd96, %rd95, 29;
	setp.lt.s64 	%p183, %rd93, 0;
	and.b64  	%rd97, %rd95, -536870912;
	setp.ne.s64 	%p184, %rd97, %rd93;
	and.pred  	%p185, %p183, %p184;
	selp.u64 	%rd98, 1, 0, %p185;
	sub.s64 	%rd99, %rd98, %rd96;
	shl.b64 	%rd100, %rd99, 29;
	add.s64 	%rd101, %rd100, %rd93;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd103, %rd3, %rd102;
	st.global.v4.u32 	[%rd103], {%r1100, %r1098, %r1099, %r1097};
	bra.uni 	$L__BB0_33;
$L__BB0_34:                             // %L17981
	st.global.u32 	[%rd4], %r1110;
	ret;
$L__BB0_7:                              // %L167
	mov.u32 	%r1109, 2;
	st.global.u32 	[%rd4], %r1109;
	mov.u64 	%rd142, exception1611;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r73;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r1108, 3;
	st.global.u32 	[%rd4], %r1108;
	mov.u64 	%rd140, exception1611;
	cvta.global.u64 	%rd141, %rd140;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd141;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r73;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd35, exception11630;
	cvta.global.u64 	%rd36, %rd35;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r73;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
