!Feature
next_elt_id: 2
name: CSR reset value
id: 0
display_order: 0
subfeatures: !!omap
- 001_Check non-volatile CSRs: !Subfeature
    name: 001_Check non-volatile CSRs
    tag: VP_CV32E6QX_F000_S001
    next_elt_id: 1
    display_order: 1
    items: !!omap
    - '000': !VerifItem
        name: '000'
        tag: VP_CV32E6QX_F000_S001_I000
        description: After hardware reset CSRs registers must initialize to their
          respective reset value specified in the CV32E6QX user manual.
        reqt_doc: 
          https://docs.openhwgroup.org/projects/cva6-user-manual/01_cva6_user/CV32A6_Control_Status_Registers.html
        ref_mode: page
        ref_page: ''
        ref_section: ''
        ref_viewer: firefox
        verif_goals: "1. Apply hard reset.\n2. Read all non-volatile CSRs using the
          csrrs rd,csr,x0 instruction.\n3. Compare read value against expected value
          from the User Manual.\n4. Tandem check against the reference model should
          pass."
        pfc: -1
        test_type: -1
        cov_method: -1
        cores: 56
        coverage_loc: uvme_cva6_pkg.csr_reg_cov.\*.\*__read_cg
        comments: Applicable to all valid, non-volatile CSR addresses.
vptool_gitrev: '$Id: b0efb3ae3f9057b71a577d43c2b77f1cfb2ef82f $'
io_fmt_gitrev: '$Id: 7ee5d68801f5498a957bcbe23fcad87817a364c5 $'
config_gitrev: '$Id: 0422e19126dae20ffc4d5a84e4ce3de0b6eb4eb5 $'
ymlcfg_gitrev: '$Id: 286c689bd48b7a58f9a37754267895cffef1270c $'
