GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_customized_demo\src\ddr3_memory\ddr3_memory_rdfifo\temp\FIFO\fifo_define.v'
Analyzing Verilog file 'F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_customized_demo\src\ddr3_memory\ddr3_memory_rdfifo\temp\FIFO\fifo_parameter.v'
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\edc.v'
Analyzing included file 'fifo_define.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\edc.v":14373)
Back to file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\edc.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\edc.v":14373)
Undeclared symbol '**', assumed default net type '**'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\edc.v":0)
Undeclared symbol '**', assumed default net type '**'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\edc.v":0)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v'
Analyzing included file 'fifo_define.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v":553)
Back to file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v":553)
Analyzing included file 'fifo_parameter.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v":553)
Back to file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v":553)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v'
Analyzing included file 'fifo_define.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v":1)
Back to file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v":1)
Analyzing included file 'fifo_parameter.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v":56)
Back to file 'D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v":56)
WARN  (EX2582) : Parameter 'WDEPTH' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":1)
WARN  (EX2582) : Parameter 'WDSIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":2)
WARN  (EX2582) : Parameter 'RDEPTH' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":3)
WARN  (EX2582) : Parameter 'RDSIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":4)
WARN  (EX2582) : Parameter 'AEMPT' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":5)
WARN  (EX2582) : Parameter 'AFULL' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":6)
WARN  (EX2582) : Parameter 'ASIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":7)
WARN  (EX2582) : Parameter 'RASIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":8)
Compiling module 'ddr3_memory_rdfifo'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo_top.v":3)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v":0)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\FIFO\data\fifo.v":0)
NOTE  (EX0101) : Current top module is "ddr3_memory_rdfifo"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_customized_demo\src\ddr3_memory\ddr3_memory_rdfifo\temp\FIFO\ddr3_memory_rdfifo.vg" completed
Generate template file "F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_customized_demo\src\ddr3_memory\ddr3_memory_rdfifo\temp\FIFO\ddr3_memory_rdfifo_tmp.v" completed
[100%] Generate report file "F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_customized_demo\src\ddr3_memory\ddr3_memory_rdfifo\temp\FIFO\ddr3_memory_rdfifo_syn.rpt.html" completed
GowinSynthesis finish
