// Seed: 2370976895
module module_0;
  assign id_1 = {"" - id_1, id_1} == 1;
  assign module_1.type_5 = 0;
  id_2(
      .id_0(1), .id_1(id_3 == 1'b0 & 1), .id_2(), .id_3(1)
  );
  logic [7:0] id_4;
  assign id_4[1'b0] = 1'd0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    inout tri0 id_2
);
  module_0 modCall_1 ();
  wor id_4;
  always @(posedge id_0) if (id_4) id_2 = id_1;
endmodule
