// Seed: 1646593981
module module_0;
  wire id_2, id_3, id_4, id_5;
  uwire id_6;
  wire  id_7;
  id_8(
      .id_0(), .id_1(id_3), .id_2(1), .id_3(id_2), .id_4(id_9)
  );
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    output wire id_5,
    input tri id_6,
    input supply0 id_7,
    output uwire id_8,
    output tri id_9,
    input tri1 id_10,
    output wor id_11,
    input uwire id_12
);
  assign id_5 = 1;
  logic [7:0] id_14;
  assign id_2 = 1;
  module_0(); id_15(
      id_7 == id_1, id_0, id_10
  );
  assign id_14[1] = id_10;
endmodule
