{
    "$schema": "https://raw.githubusercontent.com/martinring/tmlanguage/master/tmlanguage.json",
    "fileTypes": [
      "v",
      "sv",
      "vh",
      "svh"
    ],
    "name": "Verilog",
    "patterns": [
      {
        "include": "#comments"
      },
      {
        "include": "#module_pattern"
      },
      {
        "include": "#keywords"
      },
      {
        "include": "#constants"
      },
      {
        "include": "#strings"
      },
      {
        "include": "#operators"
      }
    ],
    "repository": {
      "comments": {
        "patterns": [
          {
            "begin": "(^[ \\t]+)?(?=//)",
            "beginCaptures": {
              "1": {
                "name": "punctuation.whitespace.comment.leading.verilog"
              }
            },
            "end": "(?!\\G)",
            "patterns": [
              {
                "begin": "//",
                "beginCaptures": {
                  "0": {
                    "name": "punctuation.definition.comment.verilog"
                  }
                },
                "end": "\\n",
                "name": "comment.line.double-slash.verilog"
              }
            ]
          },
          {
            "begin": "/\\*",
            "end": "\\*/",
            "name": "comment.block.c-style.verilog"
          }
        ]
      },
      "constants": {
        "patterns": [
          {
            "match": "\\b[0-9]+'[bBoOdDhH][a-fA-F0-9_xXzZ]+\\b",
            "name": "constant.numeric.sized_integer.verilog"
          },
          {
            "match": "\\s'[bBoOdDhH][a-fA-F0-9_xXzZ]+\\b",
            "name": "constant.numeric.unsized_integer.verilog"
          },
          {
            "captures": {
              "1": {
                "name": "constant.numeric.integer.verilog"
              },
              "2": {
                "name": "punctuation.separator.range.verilog"
              },
              "3": {
                "name": "constant.numeric.integer.verilog"
              }
            },
            "match": "\\b(\\d+)(:)(\\d+)\\b",
            "name": "meta.block.numeric.range.verilog"
          },
          {
            "match": "\\b\\d+(?i:e\\d+)?\\b",
            "name": "constant.numeric.integer.verilog"
          },
          {
            "match": "\\b\\d+\\.\\d+(?i:e\\d+)?\\b",
            "name": "constant.numeric.real.verilog"
          },
          {
            "match": "#\\d+",
            "name": "constant.numeric.delay.verilog"
          },
          {
            "match": "\\b[01xXzZ]+\\b",
            "name": "constant.numeric.logic.verilog"
          }
        ]
      },
      "instantiation_patterns": {
        "patterns": [
          {
            "include": "#keywords"
          },
          {
            "begin": "^\\s*([a-zA-Z][a-zA-Z0-9_]*)\\s+([a-zA-Z][a-zA-Z0-9_]*)(?<!begin|if)\\s*(?=\\(|$)",
            "beginCaptures": {
              "1": {
                "name": "entity.name.tag.module.reference.verilog"
              },
              "2": {
                "name": "entity.name.tag.module.identifier.verilog"
              }
            },
            "end": ";",
            "endCaptures": {
              "0": {
                "name": "punctuation.terminator.expression.verilog"
              }
            },
            "name": "meta.block.instantiation.parameterless.verilog",
            "patterns": [
              {
                "include": "#comments"
              },
              {
                "include": "#constants"
              },
              {
                "include": "#strings"
              }
            ]
          },
          {
            "begin": "^\\s*([a-zA-Z][a-zA-Z0-9_]*)\\s*(#)(?=\\s*\\()",
            "beginCaptures": {
              "1": {
                "name": "entity.name.tag.module.reference.verilog"
              }
            },
            "end": ";",
            "endCaptures": {
              "0": {
                "name": "punctuation.terminator.expression.verilog"
              }
            },
            "name": "meta.block.instantiation.with.parameters.verilog",
            "patterns": [
              {
                "include": "#parenthetical_list"
              },
              {
                "match": "[a-zA-Z][a-zA-Z0-9_]*",
                "name": "entity.name.tag.module.identifier.verilog"
              }
            ]
          }
        ]
      },
      "keywords": {
        "patterns": [
          {
            "match": "\\b(alias|always|always_comb|always_ff|always_latch|and|assert|assign|assume|attribute|automatic|begin|before|bind|bins|binsof|bit|break|buf|bufif0|bufif1|byte|case(xz)?|cell|chandle|class|clocking|cmos|config|const|constraint|context|continue|cover|covergroup|coverpoint|cross|dist|do|deassign|default|defparam|design|disable|edge|else|end(attribute|case|class|clocking|config|function|generate|group|interface|module|package|primitive|program|property|sequence|specify|table|task)?|enum|event|expect|export|extends|extern|final|first_match|for|foreach|force|forever|fork|forkjoin|function|generate|genvar|incdir|include|instance|highz(01)|if(none|f)?|ignore_bins|import|initial|inout|input|inside|integer|int|interface|interact|join|join_any|join_none|large|liblist|library|local|logic|localparam|longing|matches|medium|module|modport|macromodule|nand|negedge|new|nmos|nor|noshowcancelled|not|notif(01)|null|or|output|package|packed|parameter|pmos|posedge|primitive|priority|program|property|protected|pull0|pull1|pulldown|pullup|pulsestyle_onevent|pulsestyle_ondetect|pure|rand|randc|randcase|randsequence|rcmos|real|realtime|ref|reg|release|repeat|return|rnmos|rpmos|rtran|rtranif(01)|scalared|sequence|semaphore|shortint|shortreal|showcancelled|signed|small|solve|specify|specparam|static|strength|string|strong0|strong1|struct|super|supply0|supply1|table|tagged|task|this|throughout|time|timeprecision|timeunit|type|typedef|ran|tranif(01)|tri(01)?|tri(and|or|reg)|union|unique|unsigned|use|uwire|var|vectored|virtual|void|wait|wait_order|wand|weak(01)|wildcard|while|with|within|wire|wor|xnor|xor)\\b",
            "name": "keyword.other.verilog"
          },
          {
            "match": "^\\s*`((cell)?define|default_(decay_time|nettype|trireg_strength)|delay_mode_(path|unit|zero)|ifdef|ifndef|include|end(if|celldefine)|else|(no)?unconnected_drive|resetall|timescale|undef)\\b",
            "name": "keyword.other.compiler.directive.verilog"
          },
          {
            "match": "\\$(f(open|close|gets)|readmem(b|h)|timeformat|printtimescale|stop|finish|(s|real)?time|sformatf|realtobits|bitstoreal|rtoi|itor|(f)?(display|write(h|b))|error|info|fatal|write|bits|cast)\\b",
            "name": "support.function.system.console.tasks.verilog"
          },
          {
            "match": "\\$(random|dist_(chi_square|erlang|exponential|normal|poisson|t|uniform)|urandom_range)\\b",
            "name": "support.function.system.random_number.tasks.verilog"
          },
          {
            "match": "\\$((a)?sync\\$((n)?and|(n)or)\\$(array|plane))\\b",
            "name": "support.function.system.pld_modeling.tasks.verilog"
          },
          {
            "match": "\\$(q_(initialize|add|remove|full|exam))\\b",
            "name": "support.function.system.stochastic.tasks.verilog"
          },
          {
            "match": "\\$(fullskew|hold|nochange|period|recovery|recrem|removal|setup(hold)?|skew|timeskew|width)\\b",
            "name": "support.function.system.timing.tasks.verilog"
          },
          {
            "match": "\\$(dump(file|vars|off|on|all|limit|flush)|clog2)\\b",
            "name": "support.function.system.vcd.tasks.verilog"
          },
          {
            "match": "\\$(countdrivers|list|input|scope|showscopes|(no)?(key|log)|reset(_count|_value)?|(inc)?save|restart|showvars|getpattern|sreadmem(b|h)|scale)",
            "name": "support.function.non-standard.tasks.verilog"
          }
        ]
      },
      "module_pattern": {
        "patterns": [
          {
            "begin": "\\b(module)\\s+([a-zA-Z][a-zA-Z0-9_]*)",
            "beginCaptures": {
              "1": {
                "name": "storage.type.module.verilog"
              },
              "2": {
                "name": "entity.name.type.module.verilog"
              }
            },
            "end": "\\bendmodule\\b",
            "endCaptures": {
              "0": {
                "name": "storage.type.module.verilog"
              }
            },
            "name": "meta.block.module.verilog",
            "patterns": [
              {
                "include": "#comments"
              },
              {
                "include": "#keywords"
              },
              {
                "include": "#constants"
              },
              {
                "include": "#strings"
              },
              {
                "include": "#instantiation_patterns"
              },
              {
                "include": "#operators"
              }
            ]
          }
        ]
      },
      "operators": {
        "patterns": [
          {
            "match": "\\+|-|\\*|/|%|<|>|=|(!|=)?==?|!|&&?|\\|\\|?|\\^?~|~\\^?",
            "name": "keyword.operator.verilog"
          }
        ]
      },
      "parenthetical_list": {
        "patterns": [
          {
            "begin": "\\(",
            "beginCaptures": {
              "0": {
                "name": "punctuation.section.list.verilog"
              }
            },
            "end": "\\)",
            "endCaptures": {
              "0": {
                "name": "punctuation.section.list.verilog"
              }
            },
            "name": "meta.block.parenthetical_list.verilog",
            "patterns": [
              {
                "include": "#parenthetical_list"
              },
              {
                "include": "#comments"
              },
              {
                "include": "#keywords"
              },
              {
                "include": "#constants"
              },
              {
                "include": "#strings"
              }
            ]
          }
        ]
      },
      "strings": {
        "patterns": [
          {
            "begin": "\"",
            "end": "\"",
            "name": "string.quoted.double.verilog",
            "patterns": [
              {
                "match": "\\\\.",
                "name": "constant.character.escape.verilog"
              }
            ]
          }
        ]
      }
    },
    "scopeName": "source.verilog"
  }