scenario: All Zeros Pattern
description: Input 8'b00000000 to verify correct handling of all zeros, expecting same output

scenario: All Ones Pattern
description: Input 8'b11111111 to verify correct handling of all ones, expecting same output

scenario: Alternating Bits
description: Input 8'b10101010 to verify correct reversal to 8'b01010101

scenario: Single Bit Set
description: Input 8'b10000000 to verify LSB appears at MSB position (8'b00000001)

scenario: Random Pattern
description: Input 8'b10110101 to verify complete reversal to 8'b10101101

scenario: Walking Ones
description: Sequence through each bit position (8'b00000001 to 8'b10000000) to verify all bit positions reverse correctly

scenario: Palindrome Pattern
description: Input 8'b11000011 to verify symmetrical patterns remain unchanged after reversal

scenario: Rapid Input Changes
description: Change input rapidly between different patterns to verify stable operation under dynamic conditions
