

================================================================
== Vivado HLS Report for 'power'
================================================================
* Date:           Wed Jun 14 15:29:01 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  188|    2|  188|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- power_loop  |    0|  186|         6|          6|          1| 0 ~ 31 |    yes   |
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     33|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     11|     317|    578|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     62|
|Register         |        -|      -|      90|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|     407|    673|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |sin_taylor_seriesbkb_U1  |sin_taylor_seriesbkb  |        0|     11|  317|  578|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     11|  317|  578|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_91_p2       |     +    |      0|  0|  15|           6|           1|
    |tmp_2_fu_80_p2     |     +    |      0|  0|  15|           6|           1|
    |exitcond_fu_86_p2  |   icmp   |      0|  0|   3|           6|           6|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  33|          18|           8|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_reg_60           |   9|          2|    6|         12|
    |result_int_reg_48  |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         13|   71|        149|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i_1_reg_110        |   6|   0|    6|          0|
    |i_reg_60           |   6|   0|    6|          0|
    |result_int_reg_48  |  64|   0|   64|          0|
    |tmp_2_reg_102      |   6|   0|    6|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  90|   0|   90|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     power    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     power    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     power    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     power    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     power    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     power    | return value |
|ap_return  | out |   64| ap_ctrl_hs |     power    | return value |
|x          |  in |   64|   ap_none  |       x      |    scalar    |
|y          |  in |    5|   ap_none  |       y      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

