$date
	Mon Aug 22 11:18:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab1_q2_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module l1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 ' h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#20
1"
1&
#40
0&
1%
#60
0"
1&
#80
0&
0%
1$
#100
1"
1&
#120
0&
1%
#140
0"
1&
#160
0&
0%
0$
#180
1"
1&
#200
0&
1%
#220
0"
1&
#240
0'
0&
0%
1$
1#
#260
1"
1&
#280
0&
1%
#300
0"
1&
#320
0"
1'
0!
0&
0%
0$
#340
1"
1&
#360
0&
1%
#380
0"
1&
#400
