#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbf2a40d0 .scope module, "reg_file_tb" "reg_file_tb" 2 4;
 .timescale 0 0;
v0x7fffbf2fdf70_0 .var "CLK", 0 0;
v0x7fffbf2fe030_0 .var "READREG1", 2 0;
v0x7fffbf2fe100_0 .var "READREG2", 2 0;
v0x7fffbf2fe200_0 .net/s "REGOUT1", 7 0, L_0x7fffbf2ca870;  1 drivers
v0x7fffbf2fe2d0_0 .net/s "REGOUT2", 7 0, L_0x7fffbf2ca8e0;  1 drivers
v0x7fffbf2fe370_0 .var "RESET", 0 0;
v0x7fffbf2fe440_0 .var "WRITEDATA", 7 0;
v0x7fffbf2fe510_0 .var "WRITEENABLE", 0 0;
v0x7fffbf2fe5e0_0 .var "WRITEREG", 2 0;
S_0x7fffbf2a4250 .scope module, "myregisters" "reg_file" 2 11, 2 85 0, S_0x7fffbf2a40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7fffbf2ca870/d .functor BUFZ 8, L_0x7fffbf2fe6b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffbf2ca870 .delay 8 (2,2,2) L_0x7fffbf2ca870/d;
L_0x7fffbf2ca8e0/d .functor BUFZ 8, L_0x7fffbf2fea30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffbf2ca8e0 .delay 8 (2,2,2) L_0x7fffbf2ca8e0/d;
v0x7fffbf2cac90_0 .net "CLK", 0 0, v0x7fffbf2fdf70_0;  1 drivers
v0x7fffbf2cad30_0 .net/s "IN", 7 0, v0x7fffbf2fe440_0;  1 drivers
v0x7fffbf2fd160_0 .net "INADDRESS", 2 0, v0x7fffbf2fe5e0_0;  1 drivers
v0x7fffbf2fd220_0 .net/s "OUT1", 7 0, L_0x7fffbf2ca870;  alias, 1 drivers
v0x7fffbf2fd300_0 .net "OUT1ADDRESS", 2 0, v0x7fffbf2fe030_0;  1 drivers
v0x7fffbf2fd430_0 .net/s "OUT2", 7 0, L_0x7fffbf2ca8e0;  alias, 1 drivers
v0x7fffbf2fd510_0 .net "OUT2ADDRESS", 2 0, v0x7fffbf2fe100_0;  1 drivers
v0x7fffbf2fd5f0_0 .net "RESET", 0 0, v0x7fffbf2fe370_0;  1 drivers
v0x7fffbf2fd6b0_0 .net "WRITE", 0 0, v0x7fffbf2fe510_0;  1 drivers
v0x7fffbf2fd770_0 .net *"_s0", 7 0, L_0x7fffbf2fe6b0;  1 drivers
v0x7fffbf2fd850_0 .net *"_s10", 4 0, L_0x7fffbf2fead0;  1 drivers
L_0x7fb170510060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbf2fd930_0 .net *"_s13", 1 0, L_0x7fb170510060;  1 drivers
v0x7fffbf2fda10_0 .net *"_s2", 4 0, L_0x7fffbf2fe7b0;  1 drivers
L_0x7fb170510018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbf2fdaf0_0 .net *"_s5", 1 0, L_0x7fb170510018;  1 drivers
v0x7fffbf2fdbd0_0 .net *"_s8", 7 0, L_0x7fffbf2fea30;  1 drivers
v0x7fffbf2fdcb0_0 .var/i "i", 31 0;
v0x7fffbf2fdd90 .array/s "registers", 0 7, 7 0;
E_0x7fffbf2e03e0 .event posedge, v0x7fffbf2cac90_0;
L_0x7fffbf2fe6b0 .array/port v0x7fffbf2fdd90, L_0x7fffbf2fe7b0;
L_0x7fffbf2fe7b0 .concat [ 3 2 0 0], v0x7fffbf2fe030_0, L_0x7fb170510018;
L_0x7fffbf2fea30 .array/port v0x7fffbf2fdd90, L_0x7fffbf2fead0;
L_0x7fffbf2fead0 .concat [ 3 2 0 0], v0x7fffbf2fe100_0, L_0x7fb170510060;
    .scope S_0x7fffbf2a4250;
T_0 ;
    %wait E_0x7fffbf2e03e0;
    %load/vec4 v0x7fffbf2fd6b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffbf2fd5f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffbf2cad30_0;
    %load/vec4 v0x7fffbf2fd160_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffbf2fdd90, 4, 0;
T_0.0 ;
    %load/vec4 v0x7fffbf2fd5f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbf2fdcb0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffbf2fdcb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffbf2fdcb0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fffbf2fdd90, 0, 4;
    %load/vec4 v0x7fffbf2fdcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbf2fdcb0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbf2a4250;
T_1 ;
    %delay 5, 0;
    %vpi_call 2 122 "$display", "\012\011\011\011___________________________________________________" {0 0 0};
    %vpi_call 2 123 "$display", "\012\011\011\011 CHANGE OF REGISTER CONTENT STARTING FROM TIME #5" {0 0 0};
    %vpi_call 2 124 "$display", "\012\011\011\011___________________________________________________\012" {0 0 0};
    %vpi_call 2 125 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 2 126 "$display", "\011\011____________________________________________________________________" {0 0 0};
    %vpi_call 2 127 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7fffbf2fdd90, 0>, &A<v0x7fffbf2fdd90, 1>, &A<v0x7fffbf2fdd90, 2>, &A<v0x7fffbf2fdd90, 3>, &A<v0x7fffbf2fdd90, 4>, &A<v0x7fffbf2fdd90, 5>, &A<v0x7fffbf2fdd90, 6>, &A<v0x7fffbf2fdd90, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffbf2a40d0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf2fdf70_0, 0, 1;
    %vpi_call 2 18 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbf2a40d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf2fe370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf2fe370_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffbf2fe030_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffbf2fe100_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf2fe370_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffbf2fe5e0_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0x7fffbf2fe440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffbf2fe030_0, 0, 3;
    %delay 9, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffbf2fe5e0_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x7fffbf2fe440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffbf2fe030_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffbf2fe5e0_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fffbf2fe440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x7fffbf2fe440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffbf2fe5e0_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x7fffbf2fe440_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbf2fe510_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffbf2a40d0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fffbf2fdf70_0;
    %inv;
    %store/vec4 v0x7fffbf2fdf70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "REG_group11.v";
