{
  "projects": [
    {
      "name": "DailyDigest",
      "description": "AI-powered news aggregator using Natural Language Processing (NLP) libraries for topic-based summarization, integrating advanced scraping techniques with custom transformer-based models for intelligent content curation.",
      "image": "",
      "tags": [
        "Python",
        "AI/ML",
        "NLP",
        "Docker",
        "API"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/",
          "icon": "github"
        }
      ]
    },
    {
      "name": "Homelab Server",
      "description": "Built and maintained a homelab server using Infrastructure as Code (Ansible, Docker) for automated deployment of 15+ services. Implemented robust security frameworks including Authelia for SSO, Traefik for secure reverse proxying, and regular vulnerability scanning with OWASP compliance.",
      "image": "",
      "tags": [
        "Docker",
        "Kubernetes", 
        "Ansible",
        "Traefik",
        "Authelia"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/homelab-ansible",
          "icon": "github"
        }
      ]
    },
    {
      "name": "Smart Utilities System",
      "description": "Engineered a real-time water monitoring IoT solution with BLE boards and sensor integration for anomaly detection. Achieved predictive maintenance capabilities up to 72 hours in advance with 70% forecasting accuracy, reducing water system inefficiencies.",
      "image": "",
      "tags": [
        "BLE",
        "IoT",
        "STM32",
        "C/C++",
        "Python"
      ],
      "links": [
        {
          "name": "Demo",
          "href": "https://capstoneproject-eta.vercel.app/",
          "icon": "globe"
        }
      ]
    },
    {
      "name": "ML-Arch",
      "description": "Benchmarked ANN/CNN performance across Edge Server Architectures, achieving 30% higher inference speed and 20% reduced power consumption. Enhanced AI application performance through FPGA and GPU integration, reducing real-time latency.",
      "image": "",
      "tags": [
        "TensorFlow Lite",
        "ONNX",
        "Jetson Nano",
        "Raspberry Pi",
        "FPGA"
      ],
      "links": [
        {
          "name": "Publication",
          "href": "https://ieeexplore.ieee.org/document/10667122",
          "icon": "globe"
        }
      ]
    },
    {
      "name": "Transitify",
      "description": "Led 6-person development team to create real-time transit tracking web application for Guelph Public Transit with 30-second data refresh intervals. Architected Firebase-hosted frontend with Python backend integration, processing live GTFS transit data feeds.",
      "image": "",
      "tags": [
        "JavaScript",
        "Python",
        "Firebase",
        "PixiJS",
        "GTFS"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/transitify",
          "icon": "github"
        }
      ]
    },
    {
      "name": "Advanced UNIX Shell",
      "description": "Developed feature-rich shell with I/O redirection, pipes, and background job control using fork(), exec(), wait(), and dup2(). Built modular architecture supporting PATH parsing, custom environment variables, and persistent command history with robust signal handling.",
      "image": "",
      "tags": [
        "C",
        "POSIX",
        "System Calls",
        "Signal Handling",
        "Shell Programming"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/unix-shell",
          "icon": "github"
        }
      ]
    },
    {
      "name": "Multi-Threaded CPU Scheduler",
      "description": "Simulated FCFS and Round Robin scheduling with priority queues and I/O/CPU event management. Engineered event-driven execution model with configurable quantum, preemption cost, and thread performance tracking with detailed simulation metrics.",
      "image": "",
      "tags": [
        "C",
        "Discrete Event Simulation",
        "Process Management",
        "Threading",
        "Performance Analysis"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/cpu-scheduler",
          "icon": "github"
        }
      ]
    },
    {
      "name": "Interactive ML Web Platform",
      "description": "Built full-stack web app enabling MNIST neural network training via browser UI with real-time loss visualization and model evaluation. Created custom C numerical computing library exposed to Python with SWIG for high-performance backend processing.",
      "image": "",
      "tags": [
        "Python",
        "C",
        "SWIG",
        "JavaScript",
        "SQLite"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/ml-web-platform",
          "icon": "github"
        }
      ]
    },
    {
      "name": "GPS Route Management System",
      "description": "Developed web platform for parsing and storing GPX files with full CRUD operations and dynamic route visualization. Integrated C GPX parser with Node.js using native bindings for fast geospatial data handling with normalized MySQL schema.",
      "image": "",
      "tags": [
        "C",
        "Node.js",
        "MySQL",
        "GPX",
        "Web Stack"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/gps-route-manager",
          "icon": "github"
        }
      ]
    },
    {
      "name": "Motor Control Systems",
      "description": "Designed P, PD, and PID controllers using root locus and frequency domain techniques, achieving <20% overshoot. Simulated transient response optimization in MATLAB and validated against physical motor systems, analyzing control gaps and model limitations.",
      "image": "",
      "tags": [
        "MATLAB",
        "Control Theory",
        "PID Controllers",
        "System Analysis",
        "Hardware Validation"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/motor-control-systems",
          "icon": "github"
        }
      ]
    },
    {
      "name": "Real-Time Security System",
      "description": "Built motion-detection camera system with PIR sensor and ArduCAM, interfaced via I2C/SPI/GPIO on STM32F429I. Designed interrupt-driven task scheduling with FreeRTOS for power-efficient real-time image capture and alerting with JPEG compression pipeline.",
      "image": "",
      "tags": [
        "STM32",
        "FreeRTOS",
        "C/C++",
        "Embedded Systems",
        "Real-Time Processing"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/security-system",
          "icon": "github"
        }
      ]
    },
    {
      "name": "16-Bit CPU Design",
      "description": "Designed complete CPU architecture including ALU, register file, control unit, and memory subsystems using VHDL. Engineered program counter (PC+2), instruction/data memory blocks, and 3-to-1 multiplexer for data path flexibility with comprehensive testbench validation.",
      "image": "",
      "tags": [
        "VHDL",
        "Digital Design",
        "CPU Architecture",
        "FPGA",
        "Computer Architecture"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/16bit-cpu",
          "icon": "github"
        }
      ]
    },
    {
      "name": "FPGA Arithmetic Unit",
      "description": "Designed fixed-point vs. floating-point ALUs (16/32/64-bit) using structural and hybrid architectures. Achieved 48% power savings and 73% LUT utilization reduction by optimizing carry look-ahead adders with comprehensive performance benchmarking.",
      "image": "",
      "tags": [
        "VHDL",
        "FPGA",
        "Vivado",
        "Digital Signal Processing",
        "Hardware Optimization"
      ],
      "links": [
        {
          "name": "Source",
          "href": "https://github.com/mostafadeiab/fpga-arithmetic-unit",
          "icon": "github"
        }
      ]
    }
  ]
}