/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SW */
#define SW__0__INTTYPE CYREG_PICU6_INTTYPE1
#define SW__0__MASK 0x02u
#define SW__0__PC CYREG_PRT6_PC1
#define SW__0__PORT 6u
#define SW__0__SHIFT 1u
#define SW__AG CYREG_PRT6_AG
#define SW__AMUX CYREG_PRT6_AMUX
#define SW__BIE CYREG_PRT6_BIE
#define SW__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW__BYP CYREG_PRT6_BYP
#define SW__CTL CYREG_PRT6_CTL
#define SW__DM0 CYREG_PRT6_DM0
#define SW__DM1 CYREG_PRT6_DM1
#define SW__DM2 CYREG_PRT6_DM2
#define SW__DR CYREG_PRT6_DR
#define SW__INP_DIS CYREG_PRT6_INP_DIS
#define SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SW__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW__LCD_EN CYREG_PRT6_LCD_EN
#define SW__MASK 0x02u
#define SW__PORT 6u
#define SW__PRT CYREG_PRT6_PRT
#define SW__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW__PS CYREG_PRT6_PS
#define SW__SHIFT 1u
#define SW__SLW CYREG_PRT6_SLW

/* Com */
#define Com__0__AG CYREG_PRT4_AG
#define Com__0__AMUX CYREG_PRT4_AMUX
#define Com__0__BIE CYREG_PRT4_BIE
#define Com__0__BIT_MASK CYREG_PRT4_BIT_MASK
#define Com__0__BYP CYREG_PRT4_BYP
#define Com__0__CTL CYREG_PRT4_CTL
#define Com__0__DM0 CYREG_PRT4_DM0
#define Com__0__DM1 CYREG_PRT4_DM1
#define Com__0__DM2 CYREG_PRT4_DM2
#define Com__0__DR CYREG_PRT4_DR
#define Com__0__INP_DIS CYREG_PRT4_INP_DIS
#define Com__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Com__0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Com__0__LCD_EN CYREG_PRT4_LCD_EN
#define Com__0__MASK 0x01u
#define Com__0__PC CYREG_PRT4_PC0
#define Com__0__PORT 4u
#define Com__0__PRT CYREG_PRT4_PRT
#define Com__0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Com__0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Com__0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Com__0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Com__0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Com__0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Com__0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Com__0__PS CYREG_PRT4_PS
#define Com__0__SHIFT 0u
#define Com__0__SLW CYREG_PRT4_SLW
#define Com__1__AG CYREG_PRT5_AG
#define Com__1__AMUX CYREG_PRT5_AMUX
#define Com__1__BIE CYREG_PRT5_BIE
#define Com__1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Com__1__BYP CYREG_PRT5_BYP
#define Com__1__CTL CYREG_PRT5_CTL
#define Com__1__DM0 CYREG_PRT5_DM0
#define Com__1__DM1 CYREG_PRT5_DM1
#define Com__1__DM2 CYREG_PRT5_DM2
#define Com__1__DR CYREG_PRT5_DR
#define Com__1__INP_DIS CYREG_PRT5_INP_DIS
#define Com__1__INTTYPE CYREG_PICU5_INTTYPE1
#define Com__1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Com__1__LCD_EN CYREG_PRT5_LCD_EN
#define Com__1__MASK 0x02u
#define Com__1__PC CYREG_PRT5_PC1
#define Com__1__PORT 5u
#define Com__1__PRT CYREG_PRT5_PRT
#define Com__1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Com__1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Com__1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Com__1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Com__1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Com__1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Com__1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Com__1__PS CYREG_PRT5_PS
#define Com__1__SHIFT 1u
#define Com__1__SLW CYREG_PRT5_SLW
#define Com__2__AG CYREG_PRT5_AG
#define Com__2__AMUX CYREG_PRT5_AMUX
#define Com__2__BIE CYREG_PRT5_BIE
#define Com__2__BIT_MASK CYREG_PRT5_BIT_MASK
#define Com__2__BYP CYREG_PRT5_BYP
#define Com__2__CTL CYREG_PRT5_CTL
#define Com__2__DM0 CYREG_PRT5_DM0
#define Com__2__DM1 CYREG_PRT5_DM1
#define Com__2__DM2 CYREG_PRT5_DM2
#define Com__2__DR CYREG_PRT5_DR
#define Com__2__INP_DIS CYREG_PRT5_INP_DIS
#define Com__2__INTTYPE CYREG_PICU5_INTTYPE2
#define Com__2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Com__2__LCD_EN CYREG_PRT5_LCD_EN
#define Com__2__MASK 0x04u
#define Com__2__PC CYREG_PRT5_PC2
#define Com__2__PORT 5u
#define Com__2__PRT CYREG_PRT5_PRT
#define Com__2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Com__2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Com__2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Com__2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Com__2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Com__2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Com__2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Com__2__PS CYREG_PRT5_PS
#define Com__2__SHIFT 2u
#define Com__2__SLW CYREG_PRT5_SLW
#define Com__3__AG CYREG_PRT5_AG
#define Com__3__AMUX CYREG_PRT5_AMUX
#define Com__3__BIE CYREG_PRT5_BIE
#define Com__3__BIT_MASK CYREG_PRT5_BIT_MASK
#define Com__3__BYP CYREG_PRT5_BYP
#define Com__3__CTL CYREG_PRT5_CTL
#define Com__3__DM0 CYREG_PRT5_DM0
#define Com__3__DM1 CYREG_PRT5_DM1
#define Com__3__DM2 CYREG_PRT5_DM2
#define Com__3__DR CYREG_PRT5_DR
#define Com__3__INP_DIS CYREG_PRT5_INP_DIS
#define Com__3__INTTYPE CYREG_PICU5_INTTYPE3
#define Com__3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Com__3__LCD_EN CYREG_PRT5_LCD_EN
#define Com__3__MASK 0x08u
#define Com__3__PC CYREG_PRT5_PC3
#define Com__3__PORT 5u
#define Com__3__PRT CYREG_PRT5_PRT
#define Com__3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Com__3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Com__3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Com__3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Com__3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Com__3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Com__3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Com__3__PS CYREG_PRT5_PS
#define Com__3__SHIFT 3u
#define Com__3__SLW CYREG_PRT5_SLW
#define Com_1__0__INTTYPE CYREG_PICU5_INTTYPE4
#define Com_1__0__MASK 0x10u
#define Com_1__0__PC CYREG_PRT5_PC4
#define Com_1__0__PORT 5u
#define Com_1__0__SHIFT 4u
#define Com_1__1__INTTYPE CYREG_PICU5_INTTYPE5
#define Com_1__1__MASK 0x20u
#define Com_1__1__PC CYREG_PRT5_PC5
#define Com_1__1__PORT 5u
#define Com_1__1__SHIFT 5u
#define Com_1__2__INTTYPE CYREG_PICU5_INTTYPE6
#define Com_1__2__MASK 0x40u
#define Com_1__2__PC CYREG_PRT5_PC6
#define Com_1__2__PORT 5u
#define Com_1__2__SHIFT 6u
#define Com_1__3__INTTYPE CYREG_PICU5_INTTYPE7
#define Com_1__3__MASK 0x80u
#define Com_1__3__PC CYREG_PRT5_PC7
#define Com_1__3__PORT 5u
#define Com_1__3__SHIFT 7u
#define Com_1__AG CYREG_PRT5_AG
#define Com_1__AMUX CYREG_PRT5_AMUX
#define Com_1__BIE CYREG_PRT5_BIE
#define Com_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Com_1__BYP CYREG_PRT5_BYP
#define Com_1__CTL CYREG_PRT5_CTL
#define Com_1__DM0 CYREG_PRT5_DM0
#define Com_1__DM1 CYREG_PRT5_DM1
#define Com_1__DM2 CYREG_PRT5_DM2
#define Com_1__DR CYREG_PRT5_DR
#define Com_1__INP_DIS CYREG_PRT5_INP_DIS
#define Com_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Com_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Com_1__LCD_EN CYREG_PRT5_LCD_EN
#define Com_1__PORT 5u
#define Com_1__PRT CYREG_PRT5_PRT
#define Com_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Com_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Com_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Com_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Com_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Com_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Com_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Com_1__PS CYREG_PRT5_PS
#define Com_1__SLW CYREG_PRT5_SLW

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Seg */
#define Seg__0__AG CYREG_PRT12_AG
#define Seg__0__BIE CYREG_PRT12_BIE
#define Seg__0__BIT_MASK CYREG_PRT12_BIT_MASK
#define Seg__0__BYP CYREG_PRT12_BYP
#define Seg__0__DM0 CYREG_PRT12_DM0
#define Seg__0__DM1 CYREG_PRT12_DM1
#define Seg__0__DM2 CYREG_PRT12_DM2
#define Seg__0__DR CYREG_PRT12_DR
#define Seg__0__INP_DIS CYREG_PRT12_INP_DIS
#define Seg__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Seg__0__MASK 0x40u
#define Seg__0__PC CYREG_PRT12_PC6
#define Seg__0__PORT 12u
#define Seg__0__PRT CYREG_PRT12_PRT
#define Seg__0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Seg__0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Seg__0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Seg__0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Seg__0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Seg__0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Seg__0__PS CYREG_PRT12_PS
#define Seg__0__SHIFT 6u
#define Seg__0__SIO_CFG CYREG_PRT12_SIO_CFG
#define Seg__0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Seg__0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Seg__0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Seg__0__SLW CYREG_PRT12_SLW
#define Seg__1__AG CYREG_PRT12_AG
#define Seg__1__BIE CYREG_PRT12_BIE
#define Seg__1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Seg__1__BYP CYREG_PRT12_BYP
#define Seg__1__DM0 CYREG_PRT12_DM0
#define Seg__1__DM1 CYREG_PRT12_DM1
#define Seg__1__DM2 CYREG_PRT12_DM2
#define Seg__1__DR CYREG_PRT12_DR
#define Seg__1__INP_DIS CYREG_PRT12_INP_DIS
#define Seg__1__INTTYPE CYREG_PICU12_INTTYPE7
#define Seg__1__MASK 0x80u
#define Seg__1__PC CYREG_PRT12_PC7
#define Seg__1__PORT 12u
#define Seg__1__PRT CYREG_PRT12_PRT
#define Seg__1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Seg__1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Seg__1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Seg__1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Seg__1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Seg__1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Seg__1__PS CYREG_PRT12_PS
#define Seg__1__SHIFT 7u
#define Seg__1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Seg__1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Seg__1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Seg__1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Seg__1__SLW CYREG_PRT12_SLW
#define Seg__2__AG CYREG_PRT6_AG
#define Seg__2__AMUX CYREG_PRT6_AMUX
#define Seg__2__BIE CYREG_PRT6_BIE
#define Seg__2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Seg__2__BYP CYREG_PRT6_BYP
#define Seg__2__CTL CYREG_PRT6_CTL
#define Seg__2__DM0 CYREG_PRT6_DM0
#define Seg__2__DM1 CYREG_PRT6_DM1
#define Seg__2__DM2 CYREG_PRT6_DM2
#define Seg__2__DR CYREG_PRT6_DR
#define Seg__2__INP_DIS CYREG_PRT6_INP_DIS
#define Seg__2__INTTYPE CYREG_PICU6_INTTYPE0
#define Seg__2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Seg__2__LCD_EN CYREG_PRT6_LCD_EN
#define Seg__2__MASK 0x01u
#define Seg__2__PC CYREG_PRT6_PC0
#define Seg__2__PORT 6u
#define Seg__2__PRT CYREG_PRT6_PRT
#define Seg__2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Seg__2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Seg__2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Seg__2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Seg__2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Seg__2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Seg__2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Seg__2__PS CYREG_PRT6_PS
#define Seg__2__SHIFT 0u
#define Seg__2__SLW CYREG_PRT6_SLW
#define Seg__3__AG CYREG_PRT0_AG
#define Seg__3__AMUX CYREG_PRT0_AMUX
#define Seg__3__BIE CYREG_PRT0_BIE
#define Seg__3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Seg__3__BYP CYREG_PRT0_BYP
#define Seg__3__CTL CYREG_PRT0_CTL
#define Seg__3__DM0 CYREG_PRT0_DM0
#define Seg__3__DM1 CYREG_PRT0_DM1
#define Seg__3__DM2 CYREG_PRT0_DM2
#define Seg__3__DR CYREG_PRT0_DR
#define Seg__3__INP_DIS CYREG_PRT0_INP_DIS
#define Seg__3__INTTYPE CYREG_PICU0_INTTYPE4
#define Seg__3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Seg__3__LCD_EN CYREG_PRT0_LCD_EN
#define Seg__3__MASK 0x10u
#define Seg__3__PC CYREG_PRT0_PC4
#define Seg__3__PORT 0u
#define Seg__3__PRT CYREG_PRT0_PRT
#define Seg__3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Seg__3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Seg__3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Seg__3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Seg__3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Seg__3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Seg__3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Seg__3__PS CYREG_PRT0_PS
#define Seg__3__SHIFT 4u
#define Seg__3__SLW CYREG_PRT0_SLW
#define Seg__4__AG CYREG_PRT0_AG
#define Seg__4__AMUX CYREG_PRT0_AMUX
#define Seg__4__BIE CYREG_PRT0_BIE
#define Seg__4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Seg__4__BYP CYREG_PRT0_BYP
#define Seg__4__CTL CYREG_PRT0_CTL
#define Seg__4__DM0 CYREG_PRT0_DM0
#define Seg__4__DM1 CYREG_PRT0_DM1
#define Seg__4__DM2 CYREG_PRT0_DM2
#define Seg__4__DR CYREG_PRT0_DR
#define Seg__4__INP_DIS CYREG_PRT0_INP_DIS
#define Seg__4__INTTYPE CYREG_PICU0_INTTYPE3
#define Seg__4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Seg__4__LCD_EN CYREG_PRT0_LCD_EN
#define Seg__4__MASK 0x08u
#define Seg__4__PC CYREG_PRT0_PC3
#define Seg__4__PORT 0u
#define Seg__4__PRT CYREG_PRT0_PRT
#define Seg__4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Seg__4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Seg__4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Seg__4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Seg__4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Seg__4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Seg__4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Seg__4__PS CYREG_PRT0_PS
#define Seg__4__SHIFT 3u
#define Seg__4__SLW CYREG_PRT0_SLW
#define Seg__5__AG CYREG_PRT0_AG
#define Seg__5__AMUX CYREG_PRT0_AMUX
#define Seg__5__BIE CYREG_PRT0_BIE
#define Seg__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Seg__5__BYP CYREG_PRT0_BYP
#define Seg__5__CTL CYREG_PRT0_CTL
#define Seg__5__DM0 CYREG_PRT0_DM0
#define Seg__5__DM1 CYREG_PRT0_DM1
#define Seg__5__DM2 CYREG_PRT0_DM2
#define Seg__5__DR CYREG_PRT0_DR
#define Seg__5__INP_DIS CYREG_PRT0_INP_DIS
#define Seg__5__INTTYPE CYREG_PICU0_INTTYPE1
#define Seg__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Seg__5__LCD_EN CYREG_PRT0_LCD_EN
#define Seg__5__MASK 0x02u
#define Seg__5__PC CYREG_PRT0_PC1
#define Seg__5__PORT 0u
#define Seg__5__PRT CYREG_PRT0_PRT
#define Seg__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Seg__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Seg__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Seg__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Seg__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Seg__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Seg__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Seg__5__PS CYREG_PRT0_PS
#define Seg__5__SHIFT 1u
#define Seg__5__SLW CYREG_PRT0_SLW
#define Seg__6__AG CYREG_PRT0_AG
#define Seg__6__AMUX CYREG_PRT0_AMUX
#define Seg__6__BIE CYREG_PRT0_BIE
#define Seg__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Seg__6__BYP CYREG_PRT0_BYP
#define Seg__6__CTL CYREG_PRT0_CTL
#define Seg__6__DM0 CYREG_PRT0_DM0
#define Seg__6__DM1 CYREG_PRT0_DM1
#define Seg__6__DM2 CYREG_PRT0_DM2
#define Seg__6__DR CYREG_PRT0_DR
#define Seg__6__INP_DIS CYREG_PRT0_INP_DIS
#define Seg__6__INTTYPE CYREG_PICU0_INTTYPE2
#define Seg__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Seg__6__LCD_EN CYREG_PRT0_LCD_EN
#define Seg__6__MASK 0x04u
#define Seg__6__PC CYREG_PRT0_PC2
#define Seg__6__PORT 0u
#define Seg__6__PRT CYREG_PRT0_PRT
#define Seg__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Seg__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Seg__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Seg__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Seg__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Seg__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Seg__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Seg__6__PS CYREG_PRT0_PS
#define Seg__6__SHIFT 2u
#define Seg__6__SLW CYREG_PRT0_SLW
#define Seg__7__AG CYREG_PRT6_AG
#define Seg__7__AMUX CYREG_PRT6_AMUX
#define Seg__7__BIE CYREG_PRT6_BIE
#define Seg__7__BIT_MASK CYREG_PRT6_BIT_MASK
#define Seg__7__BYP CYREG_PRT6_BYP
#define Seg__7__CTL CYREG_PRT6_CTL
#define Seg__7__DM0 CYREG_PRT6_DM0
#define Seg__7__DM1 CYREG_PRT6_DM1
#define Seg__7__DM2 CYREG_PRT6_DM2
#define Seg__7__DR CYREG_PRT6_DR
#define Seg__7__INP_DIS CYREG_PRT6_INP_DIS
#define Seg__7__INTTYPE CYREG_PICU6_INTTYPE6
#define Seg__7__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Seg__7__LCD_EN CYREG_PRT6_LCD_EN
#define Seg__7__MASK 0x40u
#define Seg__7__PC CYREG_PRT6_PC6
#define Seg__7__PORT 6u
#define Seg__7__PRT CYREG_PRT6_PRT
#define Seg__7__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Seg__7__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Seg__7__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Seg__7__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Seg__7__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Seg__7__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Seg__7__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Seg__7__PS CYREG_PRT6_PS
#define Seg__7__SHIFT 6u
#define Seg__7__SLW CYREG_PRT6_SLW
#define Seg_1__0__AG CYREG_PRT0_AG
#define Seg_1__0__AMUX CYREG_PRT0_AMUX
#define Seg_1__0__BIE CYREG_PRT0_BIE
#define Seg_1__0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Seg_1__0__BYP CYREG_PRT0_BYP
#define Seg_1__0__CTL CYREG_PRT0_CTL
#define Seg_1__0__DM0 CYREG_PRT0_DM0
#define Seg_1__0__DM1 CYREG_PRT0_DM1
#define Seg_1__0__DM2 CYREG_PRT0_DM2
#define Seg_1__0__DR CYREG_PRT0_DR
#define Seg_1__0__INP_DIS CYREG_PRT0_INP_DIS
#define Seg_1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Seg_1__0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Seg_1__0__LCD_EN CYREG_PRT0_LCD_EN
#define Seg_1__0__MASK 0x20u
#define Seg_1__0__PC CYREG_PRT0_PC5
#define Seg_1__0__PORT 0u
#define Seg_1__0__PRT CYREG_PRT0_PRT
#define Seg_1__0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Seg_1__0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Seg_1__0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Seg_1__0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Seg_1__0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Seg_1__0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Seg_1__0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Seg_1__0__PS CYREG_PRT0_PS
#define Seg_1__0__SHIFT 5u
#define Seg_1__0__SLW CYREG_PRT0_SLW
#define Seg_1__1__AG CYREG_PRT0_AG
#define Seg_1__1__AMUX CYREG_PRT0_AMUX
#define Seg_1__1__BIE CYREG_PRT0_BIE
#define Seg_1__1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Seg_1__1__BYP CYREG_PRT0_BYP
#define Seg_1__1__CTL CYREG_PRT0_CTL
#define Seg_1__1__DM0 CYREG_PRT0_DM0
#define Seg_1__1__DM1 CYREG_PRT0_DM1
#define Seg_1__1__DM2 CYREG_PRT0_DM2
#define Seg_1__1__DR CYREG_PRT0_DR
#define Seg_1__1__INP_DIS CYREG_PRT0_INP_DIS
#define Seg_1__1__INTTYPE CYREG_PICU0_INTTYPE6
#define Seg_1__1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Seg_1__1__LCD_EN CYREG_PRT0_LCD_EN
#define Seg_1__1__MASK 0x40u
#define Seg_1__1__PC CYREG_PRT0_PC6
#define Seg_1__1__PORT 0u
#define Seg_1__1__PRT CYREG_PRT0_PRT
#define Seg_1__1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Seg_1__1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Seg_1__1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Seg_1__1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Seg_1__1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Seg_1__1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Seg_1__1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Seg_1__1__PS CYREG_PRT0_PS
#define Seg_1__1__SHIFT 6u
#define Seg_1__1__SLW CYREG_PRT0_SLW
#define Seg_1__2__AG CYREG_PRT0_AG
#define Seg_1__2__AMUX CYREG_PRT0_AMUX
#define Seg_1__2__BIE CYREG_PRT0_BIE
#define Seg_1__2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Seg_1__2__BYP CYREG_PRT0_BYP
#define Seg_1__2__CTL CYREG_PRT0_CTL
#define Seg_1__2__DM0 CYREG_PRT0_DM0
#define Seg_1__2__DM1 CYREG_PRT0_DM1
#define Seg_1__2__DM2 CYREG_PRT0_DM2
#define Seg_1__2__DR CYREG_PRT0_DR
#define Seg_1__2__INP_DIS CYREG_PRT0_INP_DIS
#define Seg_1__2__INTTYPE CYREG_PICU0_INTTYPE7
#define Seg_1__2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Seg_1__2__LCD_EN CYREG_PRT0_LCD_EN
#define Seg_1__2__MASK 0x80u
#define Seg_1__2__PC CYREG_PRT0_PC7
#define Seg_1__2__PORT 0u
#define Seg_1__2__PRT CYREG_PRT0_PRT
#define Seg_1__2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Seg_1__2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Seg_1__2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Seg_1__2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Seg_1__2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Seg_1__2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Seg_1__2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Seg_1__2__PS CYREG_PRT0_PS
#define Seg_1__2__SHIFT 7u
#define Seg_1__2__SLW CYREG_PRT0_SLW
#define Seg_1__3__AG CYREG_PRT3_AG
#define Seg_1__3__AMUX CYREG_PRT3_AMUX
#define Seg_1__3__BIE CYREG_PRT3_BIE
#define Seg_1__3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg_1__3__BYP CYREG_PRT3_BYP
#define Seg_1__3__CTL CYREG_PRT3_CTL
#define Seg_1__3__DM0 CYREG_PRT3_DM0
#define Seg_1__3__DM1 CYREG_PRT3_DM1
#define Seg_1__3__DM2 CYREG_PRT3_DM2
#define Seg_1__3__DR CYREG_PRT3_DR
#define Seg_1__3__INP_DIS CYREG_PRT3_INP_DIS
#define Seg_1__3__INTTYPE CYREG_PICU3_INTTYPE7
#define Seg_1__3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg_1__3__LCD_EN CYREG_PRT3_LCD_EN
#define Seg_1__3__MASK 0x80u
#define Seg_1__3__PC CYREG_PRT3_PC7
#define Seg_1__3__PORT 3u
#define Seg_1__3__PRT CYREG_PRT3_PRT
#define Seg_1__3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg_1__3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg_1__3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg_1__3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg_1__3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg_1__3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg_1__3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg_1__3__PS CYREG_PRT3_PS
#define Seg_1__3__SHIFT 7u
#define Seg_1__3__SLW CYREG_PRT3_SLW
#define Seg_1__4__AG CYREG_PRT3_AG
#define Seg_1__4__AMUX CYREG_PRT3_AMUX
#define Seg_1__4__BIE CYREG_PRT3_BIE
#define Seg_1__4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg_1__4__BYP CYREG_PRT3_BYP
#define Seg_1__4__CTL CYREG_PRT3_CTL
#define Seg_1__4__DM0 CYREG_PRT3_DM0
#define Seg_1__4__DM1 CYREG_PRT3_DM1
#define Seg_1__4__DM2 CYREG_PRT3_DM2
#define Seg_1__4__DR CYREG_PRT3_DR
#define Seg_1__4__INP_DIS CYREG_PRT3_INP_DIS
#define Seg_1__4__INTTYPE CYREG_PICU3_INTTYPE6
#define Seg_1__4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg_1__4__LCD_EN CYREG_PRT3_LCD_EN
#define Seg_1__4__MASK 0x40u
#define Seg_1__4__PC CYREG_PRT3_PC6
#define Seg_1__4__PORT 3u
#define Seg_1__4__PRT CYREG_PRT3_PRT
#define Seg_1__4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg_1__4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg_1__4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg_1__4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg_1__4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg_1__4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg_1__4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg_1__4__PS CYREG_PRT3_PS
#define Seg_1__4__SHIFT 6u
#define Seg_1__4__SLW CYREG_PRT3_SLW
#define Seg_1__5__AG CYREG_PRT3_AG
#define Seg_1__5__AMUX CYREG_PRT3_AMUX
#define Seg_1__5__BIE CYREG_PRT3_BIE
#define Seg_1__5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg_1__5__BYP CYREG_PRT3_BYP
#define Seg_1__5__CTL CYREG_PRT3_CTL
#define Seg_1__5__DM0 CYREG_PRT3_DM0
#define Seg_1__5__DM1 CYREG_PRT3_DM1
#define Seg_1__5__DM2 CYREG_PRT3_DM2
#define Seg_1__5__DR CYREG_PRT3_DR
#define Seg_1__5__INP_DIS CYREG_PRT3_INP_DIS
#define Seg_1__5__INTTYPE CYREG_PICU3_INTTYPE4
#define Seg_1__5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg_1__5__LCD_EN CYREG_PRT3_LCD_EN
#define Seg_1__5__MASK 0x10u
#define Seg_1__5__PC CYREG_PRT3_PC4
#define Seg_1__5__PORT 3u
#define Seg_1__5__PRT CYREG_PRT3_PRT
#define Seg_1__5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg_1__5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg_1__5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg_1__5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg_1__5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg_1__5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg_1__5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg_1__5__PS CYREG_PRT3_PS
#define Seg_1__5__SHIFT 4u
#define Seg_1__5__SLW CYREG_PRT3_SLW
#define Seg_1__6__AG CYREG_PRT3_AG
#define Seg_1__6__AMUX CYREG_PRT3_AMUX
#define Seg_1__6__BIE CYREG_PRT3_BIE
#define Seg_1__6__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg_1__6__BYP CYREG_PRT3_BYP
#define Seg_1__6__CTL CYREG_PRT3_CTL
#define Seg_1__6__DM0 CYREG_PRT3_DM0
#define Seg_1__6__DM1 CYREG_PRT3_DM1
#define Seg_1__6__DM2 CYREG_PRT3_DM2
#define Seg_1__6__DR CYREG_PRT3_DR
#define Seg_1__6__INP_DIS CYREG_PRT3_INP_DIS
#define Seg_1__6__INTTYPE CYREG_PICU3_INTTYPE5
#define Seg_1__6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg_1__6__LCD_EN CYREG_PRT3_LCD_EN
#define Seg_1__6__MASK 0x20u
#define Seg_1__6__PC CYREG_PRT3_PC5
#define Seg_1__6__PORT 3u
#define Seg_1__6__PRT CYREG_PRT3_PRT
#define Seg_1__6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg_1__6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg_1__6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg_1__6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg_1__6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg_1__6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg_1__6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg_1__6__PS CYREG_PRT3_PS
#define Seg_1__6__SHIFT 5u
#define Seg_1__6__SLW CYREG_PRT3_SLW
#define Seg_1__7__AG CYREG_PRT3_AG
#define Seg_1__7__AMUX CYREG_PRT3_AMUX
#define Seg_1__7__BIE CYREG_PRT3_BIE
#define Seg_1__7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg_1__7__BYP CYREG_PRT3_BYP
#define Seg_1__7__CTL CYREG_PRT3_CTL
#define Seg_1__7__DM0 CYREG_PRT3_DM0
#define Seg_1__7__DM1 CYREG_PRT3_DM1
#define Seg_1__7__DM2 CYREG_PRT3_DM2
#define Seg_1__7__DR CYREG_PRT3_DR
#define Seg_1__7__INP_DIS CYREG_PRT3_INP_DIS
#define Seg_1__7__INTTYPE CYREG_PICU3_INTTYPE0
#define Seg_1__7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg_1__7__LCD_EN CYREG_PRT3_LCD_EN
#define Seg_1__7__MASK 0x01u
#define Seg_1__7__PC CYREG_PRT3_PC0
#define Seg_1__7__PORT 3u
#define Seg_1__7__PRT CYREG_PRT3_PRT
#define Seg_1__7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg_1__7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg_1__7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg_1__7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg_1__7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg_1__7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg_1__7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg_1__7__PS CYREG_PRT3_PS
#define Seg_1__7__SHIFT 0u
#define Seg_1__7__SLW CYREG_PRT3_SLW

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT1_PC6
#define Pin_1__0__PORT 1u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT1_AG
#define Pin_1__AMUX CYREG_PRT1_AMUX
#define Pin_1__BIE CYREG_PRT1_BIE
#define Pin_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_1__BYP CYREG_PRT1_BYP
#define Pin_1__CTL CYREG_PRT1_CTL
#define Pin_1__DM0 CYREG_PRT1_DM0
#define Pin_1__DM1 CYREG_PRT1_DM1
#define Pin_1__DM2 CYREG_PRT1_DM2
#define Pin_1__DR CYREG_PRT1_DR
#define Pin_1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 1u
#define Pin_1__PRT CYREG_PRT1_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_1__PS CYREG_PRT1_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT1_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x02u
#define isr_2__INTC_NUMBER 1u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Driver */
#define Driver_ClkInternal__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Driver_ClkInternal__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Driver_ClkInternal__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Driver_ClkInternal__CFG2_SRC_SEL_MASK 0x07u
#define Driver_ClkInternal__INDEX 0x01u
#define Driver_ClkInternal__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Driver_ClkInternal__PM_ACT_MSK 0x02u
#define Driver_ClkInternal__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Driver_ClkInternal__PM_STBY_MSK 0x02u
#define Driver_Com_Driver_Sync_ctrl_reg__0__MASK 0x01u
#define Driver_Com_Driver_Sync_ctrl_reg__0__POS 0
#define Driver_Com_Driver_Sync_ctrl_reg__1__MASK 0x02u
#define Driver_Com_Driver_Sync_ctrl_reg__1__POS 1
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Driver_Com_Driver_Sync_ctrl_reg__2__MASK 0x04u
#define Driver_Com_Driver_Sync_ctrl_reg__2__POS 2
#define Driver_Com_Driver_Sync_ctrl_reg__3__MASK 0x08u
#define Driver_Com_Driver_Sync_ctrl_reg__3__POS 3
#define Driver_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Driver_Com_Driver_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Driver_Com_Driver_Sync_ctrl_reg__MASK 0x0Fu
#define Driver_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Driver_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Driver_Com_Driver_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Driver_DMA_Com__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Driver_DMA_Com__DRQ_NUMBER 2u
#define Driver_DMA_Com__NUMBEROF_TDS 0u
#define Driver_DMA_Com__PRIORITY 2u
#define Driver_DMA_Com__TERMIN_EN 0u
#define Driver_DMA_Com__TERMIN_SEL 0u
#define Driver_DMA_Com__TERMOUT0_EN 1u
#define Driver_DMA_Com__TERMOUT0_SEL 2u
#define Driver_DMA_Com__TERMOUT1_EN 0u
#define Driver_DMA_Com__TERMOUT1_SEL 0u
#define Driver_DMA_Seg__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Driver_DMA_Seg__DRQ_NUMBER 3u
#define Driver_DMA_Seg__NUMBEROF_TDS 0u
#define Driver_DMA_Seg__PRIORITY 2u
#define Driver_DMA_Seg__TERMIN_EN 0u
#define Driver_DMA_Seg__TERMIN_SEL 0u
#define Driver_DMA_Seg__TERMOUT0_EN 1u
#define Driver_DMA_Seg__TERMOUT0_SEL 3u
#define Driver_DMA_Seg__TERMOUT1_EN 0u
#define Driver_DMA_Seg__TERMOUT1_SEL 0u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__0__MASK 0x01u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__0__POS 0
#define Driver_Seg_Driver_L_Sync_ctrl_reg__1__MASK 0x02u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__1__POS 1
#define Driver_Seg_Driver_L_Sync_ctrl_reg__2__MASK 0x04u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__2__POS 2
#define Driver_Seg_Driver_L_Sync_ctrl_reg__3__MASK 0x08u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__3__POS 3
#define Driver_Seg_Driver_L_Sync_ctrl_reg__4__MASK 0x10u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__4__POS 4
#define Driver_Seg_Driver_L_Sync_ctrl_reg__5__MASK 0x20u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__5__POS 5
#define Driver_Seg_Driver_L_Sync_ctrl_reg__6__MASK 0x40u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__6__POS 6
#define Driver_Seg_Driver_L_Sync_ctrl_reg__7__MASK 0x80u
#define Driver_Seg_Driver_L_Sync_ctrl_reg__7__POS 7
#define Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Driver_Seg_Driver_L_Sync_ctrl_reg__MASK 0xFFu
#define Driver_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Driver_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Driver_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Driver1 */
#define Driver1_ClkInternal__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Driver1_ClkInternal__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Driver1_ClkInternal__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Driver1_ClkInternal__CFG2_SRC_SEL_MASK 0x07u
#define Driver1_ClkInternal__INDEX 0x02u
#define Driver1_ClkInternal__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Driver1_ClkInternal__PM_ACT_MSK 0x04u
#define Driver1_ClkInternal__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Driver1_ClkInternal__PM_STBY_MSK 0x04u
#define Driver1_Com_Driver_Sync_ctrl_reg__0__MASK 0x01u
#define Driver1_Com_Driver_Sync_ctrl_reg__0__POS 0
#define Driver1_Com_Driver_Sync_ctrl_reg__1__MASK 0x02u
#define Driver1_Com_Driver_Sync_ctrl_reg__1__POS 1
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Driver1_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Driver1_Com_Driver_Sync_ctrl_reg__2__MASK 0x04u
#define Driver1_Com_Driver_Sync_ctrl_reg__2__POS 2
#define Driver1_Com_Driver_Sync_ctrl_reg__3__MASK 0x08u
#define Driver1_Com_Driver_Sync_ctrl_reg__3__POS 3
#define Driver1_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Driver1_Com_Driver_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Driver1_Com_Driver_Sync_ctrl_reg__MASK 0x0Fu
#define Driver1_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Driver1_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Driver1_Com_Driver_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK
#define Driver1_DMA_Com__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Driver1_DMA_Com__DRQ_NUMBER 0u
#define Driver1_DMA_Com__NUMBEROF_TDS 0u
#define Driver1_DMA_Com__PRIORITY 2u
#define Driver1_DMA_Com__TERMIN_EN 0u
#define Driver1_DMA_Com__TERMIN_SEL 0u
#define Driver1_DMA_Com__TERMOUT0_EN 1u
#define Driver1_DMA_Com__TERMOUT0_SEL 0u
#define Driver1_DMA_Com__TERMOUT1_EN 0u
#define Driver1_DMA_Com__TERMOUT1_SEL 0u
#define Driver1_DMA_Seg__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Driver1_DMA_Seg__DRQ_NUMBER 1u
#define Driver1_DMA_Seg__NUMBEROF_TDS 0u
#define Driver1_DMA_Seg__PRIORITY 2u
#define Driver1_DMA_Seg__TERMIN_EN 0u
#define Driver1_DMA_Seg__TERMIN_SEL 0u
#define Driver1_DMA_Seg__TERMOUT0_EN 1u
#define Driver1_DMA_Seg__TERMOUT0_SEL 1u
#define Driver1_DMA_Seg__TERMOUT1_EN 0u
#define Driver1_DMA_Seg__TERMOUT1_SEL 0u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__0__MASK 0x01u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__0__POS 0
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__1__MASK 0x02u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__1__POS 1
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__2__MASK 0x04u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__2__POS 2
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__3__MASK 0x08u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__3__POS 3
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__4__MASK 0x10u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__4__POS 4
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__5__MASK 0x20u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__5__POS 5
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__6__MASK 0x40u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__6__POS 6
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__7__MASK 0x80u
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__7__POS 7
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__MASK 0xFFu
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Driver1_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
