 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/multiclock_output_and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  3.22	  vpr	  66.53 MiB	  	  -1	  -1	  0.14	  20392	  1	  0.07	  -1	  -1	  35948	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  68128	  6	  1	  16	  17	  2	  10	  9	  17	  17	  289	  -1	  auto	  28.3 MiB	  0.03	  30	  162	  45	  109	  8	  66.5 MiB	  0.00	  0.00	  1.4327	  -4.13089	  -1.4327	  0.805	  0.46	  4.2212e-05	  3.2616e-05	  0.00102766	  0.000819098	  -1	  -1	  -1	  -1	  20	  95	  2	  1.34605e+07	  107788	  411619.	  1424.29	  0.33	  0.0036326	  0.00325136	  24098	  82050	  -1	  103	  2	  14	  14	  8045	  3790	  2.67718	  0.805	  -5.78255	  -2.67718	  -1.39285	  -0.696976	  535376.	  1852.51	  0.07	  0.31	  0.22	  -1	  -1	  0.07	  0.0100095	  0.00578593	  1	  9	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  2.39	  vpr	  66.39 MiB	  	  -1	  -1	  0.11	  20516	  1	  0.03	  -1	  -1	  33512	  -1	  -1	  1	  3	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  67988	  3	  1	  5	  6	  1	  4	  5	  13	  13	  169	  -1	  auto	  27.9 MiB	  0.01	  35	  12	  3	  8	  1	  66.4 MiB	  0.00	  0.00	  1.12186	  -1.54831	  -1.12186	  1.12186	  0.28	  2.46e-05	  1.8504e-05	  0.00013916	  0.000111464	  -1	  -1	  -1	  -1	  20	  62	  1	  6.63067e+06	  53894	  227243.	  1344.63	  0.35	  0.00584893	  0.00574285	  13251	  44387	  -1	  55	  1	  4	  4	  2060	  1116	  1.77078	  1.77078	  -1.77078	  -1.77078	  -0.365681	  -0.365681	  294987.	  1745.49	  0.04	  0.16	  0.10	  -1	  -1	  0.04	  0.00517109	  0.00154662	  0	  4	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/multiclock_output_and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  4.05	  vpr	  66.36 MiB	  	  -1	  -1	  0.14	  20564	  1	  0.06	  -1	  -1	  35824	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  67948	  6	  1	  16	  17	  2	  10	  9	  17	  17	  289	  -1	  auto	  28.0 MiB	  0.04	  30	  162	  45	  109	  8	  66.4 MiB	  0.00	  0.00	  1.43377	  -4.13192	  -1.43377	  0.805	  0.55	  5.4735e-05	  4.2338e-05	  0.000983595	  0.000772717	  -1	  -1	  -1	  -1	  20	  96	  2	  1.34605e+07	  107788	  424167.	  1467.71	  0.54	  0.00618766	  0.00277835	  24098	  84646	  -1	  93	  2	  14	  14	  7618	  3614	  2.36211	  0.805	  -5.14799	  -2.36211	  -1.39063	  -0.695869	  547923.	  1895.93	  0.07	  0.28	  0.17	  -1	  -1	  0.07	  0.00995438	  0.00604746	  1	  9	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  2.10	  vpr	  66.40 MiB	  	  -1	  -1	  0.12	  20520	  1	  0.02	  -1	  -1	  33700	  -1	  -1	  1	  3	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  67992	  3	  1	  5	  6	  1	  4	  5	  13	  13	  169	  -1	  auto	  28.0 MiB	  0.01	  35	  12	  3	  8	  1	  66.4 MiB	  0.00	  0.00	  1.12186	  -1.54831	  -1.12186	  1.12186	  0.29	  1.8358e-05	  1.3393e-05	  0.000136398	  0.000106617	  -1	  -1	  -1	  -1	  20	  58	  1	  6.63067e+06	  53894	  235789.	  1395.20	  0.22	  0.00176963	  0.00166313	  13251	  46155	  -1	  59	  1	  4	  4	  2248	  1144	  1.92085	  1.92085	  -1.92085	  -1.92085	  -0.365681	  -0.365681	  303533.	  1796.05	  0.04	  0.16	  0.10	  -1	  -1	  0.04	  0.00311992	  0.00293008	  0	  4	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/multiclock_output_and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  2.68	  vpr	  66.54 MiB	  	  -1	  -1	  0.16	  20088	  1	  0.07	  -1	  -1	  35824	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  68132	  6	  1	  16	  17	  2	  10	  9	  17	  17	  289	  -1	  auto	  28.2 MiB	  0.04	  30	  162	  45	  109	  8	  66.5 MiB	  0.00	  0.00	  1.4327	  -4.13089	  -1.4327	  0.805	  0.47	  4.1617e-05	  3.2597e-05	  0.000997382	  0.000797579	  -1	  -1	  -1	  -1	  20	  573	  2	  1.34605e+07	  107788	  408865.	  1414.76	  0.31	  0.00305783	  0.00271614	  24098	  82150	  -1	  581	  2	  13	  13	  6290	  3262	  3.57936	  0.805	  -7.58692	  -3.57936	  -3.19721	  -1.59916	  532630.	  1843.01	  0.04	  0.15	  0.10	  -1	  -1	  0.04	  0.00195547	  0.00185037	  1	  9	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/and_latch.v	  common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	  2.16	  vpr	  66.39 MiB	  	  -1	  -1	  0.12	  20256	  1	  0.06	  -1	  -1	  33784	  -1	  -1	  1	  3	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  67980	  3	  1	  5	  6	  1	  4	  5	  13	  13	  169	  -1	  auto	  28.0 MiB	  0.02	  35	  12	  3	  8	  1	  66.4 MiB	  0.00	  0.00	  1.12186	  -1.54831	  -1.12186	  1.12186	  0.30	  2.1205e-05	  1.5204e-05	  0.000141407	  0.000110189	  -1	  -1	  -1	  -1	  20	  193	  1	  6.63067e+06	  53894	  225153.	  1332.26	  0.24	  0.00184647	  0.0017305	  13251	  44463	  -1	  186	  1	  4	  4	  914	  327	  2.39001	  2.39001	  -2.39001	  -2.39001	  -0.984912	  -0.984912	  292904.	  1733.16	  0.03	  0.13	  0.10	  -1	  -1	  0.03	  0.00153965	  0.00149435	  0	  4	 
