`define complex_dsp
`define hard_mem
`include "../../../../../vtr_flow/benchmarks/verilog/koios/eltwise_layer.v"
