-- generated by newgenasym Tue Mar 29 11:57:13 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity CONN50_JACK is
    port (    
	JACK:      INOUT  STD_LOGIC_VECTOR (50 DOWNTO 1);    
	PIN1:      INOUT  STD_LOGIC;    
	PIN10:     INOUT  STD_LOGIC;    
	PIN11:     INOUT  STD_LOGIC;    
	PIN12:     INOUT  STD_LOGIC;    
	PIN13:     INOUT  STD_LOGIC;    
	PIN14:     INOUT  STD_LOGIC;    
	PIN15:     INOUT  STD_LOGIC;    
	PIN16:     INOUT  STD_LOGIC;    
	PIN17:     INOUT  STD_LOGIC;    
	PIN18:     INOUT  STD_LOGIC;    
	PIN19:     INOUT  STD_LOGIC;    
	PIN2:      INOUT  STD_LOGIC;    
	PIN20:     INOUT  STD_LOGIC;    
	PIN21:     INOUT  STD_LOGIC;    
	PIN22:     INOUT  STD_LOGIC;    
	PIN23:     INOUT  STD_LOGIC;    
	PIN24:     INOUT  STD_LOGIC;    
	PIN25:     INOUT  STD_LOGIC;    
	PIN26:     INOUT  STD_LOGIC;    
	PIN27:     INOUT  STD_LOGIC;    
	PIN28:     INOUT  STD_LOGIC;    
	PIN29:     INOUT  STD_LOGIC;    
	PIN3:      INOUT  STD_LOGIC;    
	PIN30:     INOUT  STD_LOGIC;    
	PIN31:     INOUT  STD_LOGIC;    
	PIN32:     INOUT  STD_LOGIC;    
	PIN33:     INOUT  STD_LOGIC;    
	PIN34:     INOUT  STD_LOGIC;    
	PIN35:     INOUT  STD_LOGIC;    
	PIN36:     INOUT  STD_LOGIC;    
	PIN37:     INOUT  STD_LOGIC;    
	PIN38:     INOUT  STD_LOGIC;    
	PIN39:     INOUT  STD_LOGIC;    
	PIN4:      INOUT  STD_LOGIC;    
	PIN40:     INOUT  STD_LOGIC;    
	PIN41:     INOUT  STD_LOGIC;    
	PIN42:     INOUT  STD_LOGIC;    
	PIN43:     INOUT  STD_LOGIC;    
	PIN44:     INOUT  STD_LOGIC;    
	PIN45:     INOUT  STD_LOGIC;    
	PIN46:     INOUT  STD_LOGIC;    
	PIN47:     INOUT  STD_LOGIC;    
	PIN48:     INOUT  STD_LOGIC;    
	PIN49:     INOUT  STD_LOGIC;    
	PIN5:      INOUT  STD_LOGIC;    
	PIN50:     INOUT  STD_LOGIC;    
	PIN6:      INOUT  STD_LOGIC;    
	PIN7:      INOUT  STD_LOGIC;    
	PIN8:      INOUT  STD_LOGIC;    
	PIN9:      INOUT  STD_LOGIC);
end CONN50_JACK;
