TimeQuest Timing Analyzer report for shiftreg
Mon Jun  3 18:26:05 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 46. Fast 1200mV 0C Model Setup: 'clk'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; shiftreg                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                        ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle } ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 746.83 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; -1.211 ; -2.292        ;
; clk                                        ; -0.433 ; -1.420        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; clk                                        ; 0.144 ; 0.000         ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.732 ; 0.000         ;
+--------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -10.000       ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.425  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                                                   ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node              ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.211 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]   ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.092     ; 1.081      ;
; -1.081 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]   ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.091     ; 1.106      ;
; -1.052 ; SAR:mySAR|approx_reg:myApprox_reg|r[7] ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.092     ; 0.922      ;
; -0.901 ; SAR:mySAR|approx_reg:myApprox_reg|r[0] ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.091     ; 0.926      ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                         ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.433 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 2.128      ; 3.245      ;
; -0.339 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.272      ;
; -0.224 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.157      ;
; -0.223 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.156      ;
; -0.205 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.138      ;
; -0.168 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 2.128      ; 2.980      ;
; -0.168 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 2.128      ; 2.980      ;
; -0.145 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.078      ;
; -0.130 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 2.128      ; 2.942      ;
; -0.089 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.022      ;
; -0.088 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.021      ;
; -0.085 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.018      ;
; -0.074 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.062     ; 1.007      ;
; -0.020 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 0.953      ;
; 0.048  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; clk                                        ; clk         ; 1.000        ; -0.062     ; 0.885      ;
; 0.084  ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 1.000        ; -0.062     ; 0.849      ;
; 0.086  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.062     ; 0.847      ;
; 0.170  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 2.128      ; 3.142      ;
; 0.296  ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 0.637      ;
; 0.296  ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.062     ; 0.637      ;
; 0.296  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.062     ; 0.637      ;
; 0.409  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 2.128      ; 2.903      ;
; 0.409  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 2.128      ; 2.903      ;
; 0.439  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 2.128      ; 2.873      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.144 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.213      ; 2.743      ;
; 0.306 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.213      ; 2.905      ;
; 0.306 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.213      ; 2.905      ;
; 0.358 ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.364 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.213      ; 2.963      ;
; 0.494 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.713      ;
; 0.534 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.753      ;
; 0.558 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.777      ;
; 0.571 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.790      ;
; 0.619 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.838      ;
; 0.621 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.840      ;
; 0.651 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.870      ;
; 0.681 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.900      ;
; 0.682 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.901      ;
; 0.711 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.930      ;
; 0.719 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.213      ; 2.818      ;
; 0.729 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.062      ; 0.948      ;
; 0.797 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 0.000        ; 0.062      ; 1.016      ;
; 0.877 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.213      ; 2.976      ;
; 0.877 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.213      ; 2.976      ;
; 0.932 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 0.000        ; 0.062      ; 1.151      ;
; 0.941 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.213      ; 3.040      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                                                   ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node              ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 0.732 ; SAR:mySAR|approx_reg:myApprox_reg|r[7] ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.081      ; 0.843      ;
; 0.734 ; SAR:mySAR|approx_reg:myApprox_reg|r[0] ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.082      ; 0.846      ;
; 0.853 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]   ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.081      ; 0.964      ;
; 0.875 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]   ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.082      ; 0.987      ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myApprox_reg|r[0]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myApprox_reg|r[7]|clk                   ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.idle|clk              ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.initial|clk           ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.shift|clk             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myShiftreg|r[6]|clk                     ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myShiftreg|r[7]|clk                     ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                   ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myApprox_reg|r[0]|clk                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myApprox_reg|r[7]|clk                   ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.idle|clk              ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.initial|clk           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.shift|clk             ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myShiftreg|r[6]|clk                     ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myShiftreg|r[7]|clk                     ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[0]|datac                            ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[7]|datac                            ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[0]                          ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[7]                          ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|inclk[0] ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle|q                ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|inclk[0] ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|outclk   ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[0]                          ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[7]                          ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[0]|datac                            ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[7]|datac                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; comp_in   ; clk        ; 1.868 ; 2.350 ; Rise       ; clk             ;
; soc       ; clk        ; 2.882 ; 3.384 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; comp_in   ; clk        ; -1.471 ; -1.915 ; Rise       ; clk             ;
; soc       ; clk        ; -1.574 ; -2.005 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.948 ; 7.050 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.928 ; 5.934 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.731 ; 5.744 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.305 ; 6.317 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.305 ; 6.317 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.637 ; 5.657 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.948 ; 7.050 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.936 ; 5.955 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.607 ; 5.567 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 3.853 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.862 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 7.644 ; 7.849 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 7.644 ; 7.849 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 6.434 ; 6.528 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 6.452 ; 6.565 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 6.416 ; 6.509 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 6.439 ; 6.537 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 6.434 ; 6.528 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 6.452 ; 6.565 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 6.099 ; 6.185 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.415 ; 5.376 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.720 ; 5.725 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.534 ; 5.546 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.085 ; 6.096 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.085 ; 6.096 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.440 ; 5.459 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.750 ; 6.851 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.727 ; 5.745 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.415 ; 5.376 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 3.731 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.739 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 5.778 ; 5.828 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 7.288 ; 7.456 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 6.079 ; 6.137 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 6.096 ; 6.172 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 6.062 ; 6.118 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 6.084 ; 6.145 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 6.079 ; 6.137 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 6.096 ; 6.172 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 5.778 ; 5.828 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 823.05 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; -1.016 ; -1.919        ;
; clk                                        ; -0.309 ; -0.780        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; clk                                        ; 0.129 ; 0.000         ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.703 ; 0.000         ;
+--------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -10.000       ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.447  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                                                    ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node              ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.016 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]   ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.121     ; 0.966      ;
; -0.903 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]   ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.120     ; 0.990      ;
; -0.871 ; SAR:mySAR|approx_reg:myApprox_reg|r[7] ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.121     ; 0.821      ;
; -0.738 ; SAR:mySAR|approx_reg:myApprox_reg|r[0] ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.120     ; 0.825      ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                          ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.309 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.927      ; 2.901      ;
; -0.215 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 1.000        ; -0.055     ; 1.155      ;
; -0.107 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 1.047      ;
; -0.106 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 1.046      ;
; -0.092 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 1.000        ; -0.055     ; 1.032      ;
; -0.091 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.927      ; 2.683      ;
; -0.091 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.927      ; 2.683      ;
; -0.076 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.927      ; 2.668      ;
; -0.010 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.950      ;
; 0.027  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.913      ;
; 0.034  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.906      ;
; 0.036  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.904      ;
; 0.040  ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.900      ;
; 0.099  ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.841      ;
; 0.145  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.795      ;
; 0.183  ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.757      ;
; 0.188  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.752      ;
; 0.208  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.927      ; 2.884      ;
; 0.378  ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.562      ;
; 0.378  ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.562      ;
; 0.378  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.055     ; 0.562      ;
; 0.427  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.927      ; 2.665      ;
; 0.427  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.927      ; 2.665      ;
; 0.490  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.927      ; 2.602      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.129 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.002      ; 2.485      ;
; 0.306 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.002      ; 2.662      ;
; 0.306 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.002      ; 2.662      ;
; 0.312 ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.363 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 2.002      ; 2.719      ;
; 0.443 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.642      ;
; 0.498 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.698      ;
; 0.511 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.551 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.750      ;
; 0.553 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.752      ;
; 0.581 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.780      ;
; 0.621 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.820      ;
; 0.621 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.820      ;
; 0.648 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.847      ;
; 0.668 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.867      ;
; 0.698 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.002      ; 2.554      ;
; 0.708 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 0.000        ; 0.055      ; 0.907      ;
; 0.823 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.002      ; 2.679      ;
; 0.823 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.002      ; 2.679      ;
; 0.824 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 0.000        ; 0.055      ; 1.023      ;
; 0.865 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 2.002      ; 2.721      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                                                    ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node              ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 0.703 ; SAR:mySAR|approx_reg:myApprox_reg|r[7] ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.034      ; 0.767      ;
; 0.704 ; SAR:mySAR|approx_reg:myApprox_reg|r[0] ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.035      ; 0.769      ;
; 0.809 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]   ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.034      ; 0.873      ;
; 0.828 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]   ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.035      ; 0.893      ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                   ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myApprox_reg|r[0]|clk                   ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myApprox_reg|r[7]|clk                   ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.idle|clk              ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.initial|clk           ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.shift|clk             ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myShiftreg|r[6]|clk                     ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myShiftreg|r[7]|clk                     ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                   ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myApprox_reg|r[0]|clk                   ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myApprox_reg|r[7]|clk                   ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.idle|clk              ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.initial|clk           ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.shift|clk             ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myShiftreg|r[6]|clk                     ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myShiftreg|r[7]|clk                     ;
; 0.642  ; 0.642        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[0]|datac                            ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[7]|datac                            ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[0]                          ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[7]                          ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|inclk[0] ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle|q                ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|inclk[0] ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|outclk   ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[0]                          ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[7]                          ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[0]|datac                            ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[7]|datac                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; comp_in   ; clk        ; 1.598 ; 1.962 ; Rise       ; clk             ;
; soc       ; clk        ; 2.555 ; 2.887 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; comp_in   ; clk        ; -1.246 ; -1.584 ; Rise       ; clk             ;
; soc       ; clk        ; -1.347 ; -1.656 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.180 ; 6.220 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.277 ; 5.278 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.113 ; 5.094 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.643 ; 5.631 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.643 ; 5.631 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.008 ; 5.011 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.180 ; 6.220 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.285 ; 5.294 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.003 ; 4.946 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 3.463 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.421 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 6.845 ; 6.955 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 6.845 ; 6.955 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 5.785 ; 5.836 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 5.802 ; 5.867 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 5.768 ; 5.820 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 5.791 ; 5.843 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 5.785 ; 5.836 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 5.802 ; 5.867 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 5.479 ; 5.526 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.818 ; 4.762 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.077 ; 5.078 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.923 ; 4.904 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.432 ; 5.420 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.432 ; 5.420 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.818 ; 4.821 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.989 ; 6.028 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.084 ; 5.093 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.818 ; 4.762 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 3.341 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.299 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 5.182 ; 5.194 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 6.517 ; 6.590 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 5.458 ; 5.473 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 5.475 ; 5.503 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 5.442 ; 5.457 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 5.464 ; 5.480 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 5.458 ; 5.473 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 5.475 ; 5.503 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 5.182 ; 5.194 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; -0.214 ; -0.350        ;
; clk                                        ; -0.161 ; -0.181        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; clk                                        ; 0.102 ; 0.000         ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.344 ; 0.000         ;
+--------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -10.392       ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.427  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                                                    ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node              ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -0.214 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]   ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.033     ; 0.588      ;
; -0.136 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]   ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.032     ; 0.603      ;
; -0.128 ; SAR:mySAR|approx_reg:myApprox_reg|r[7] ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.033     ; 0.502      ;
; -0.039 ; SAR:mySAR|approx_reg:myApprox_reg|r[0] ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 1.000        ; -0.032     ; 0.506      ;
+--------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                          ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.161 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.205      ; 1.948      ;
; -0.010 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.205      ; 1.797      ;
; -0.010 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.205      ; 1.797      ;
; 0.116  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.500        ; 1.205      ; 1.671      ;
; 0.277  ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.674      ;
; 0.329  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.622      ;
; 0.333  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.618      ;
; 0.350  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.601      ;
; 0.354  ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.597      ;
; 0.384  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.567      ;
; 0.392  ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.559      ;
; 0.395  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.556      ;
; 0.396  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.555      ;
; 0.428  ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.523      ;
; 0.481  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.470      ;
; 0.482  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.469      ;
; 0.491  ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.460      ;
; 0.555  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.205      ; 1.732      ;
; 0.601  ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 1.000        ; -0.036     ; 0.350      ;
; 0.637  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.205      ; 1.650      ;
; 0.668  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.205      ; 1.619      ;
; 0.668  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 1.000        ; 1.205      ; 1.619      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.102 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 1.256      ; 1.577      ;
; 0.142 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 1.256      ; 1.617      ;
; 0.142 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 1.256      ; 1.617      ;
; 0.158 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; 0.000        ; 1.256      ; 1.633      ;
; 0.187 ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.262 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.382      ;
; 0.276 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.396      ;
; 0.291 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.411      ;
; 0.305 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.333 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.454      ;
; 0.349 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.469      ;
; 0.354 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.475      ;
; 0.374 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.494      ;
; 0.384 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.504      ;
; 0.440 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.560      ;
; 0.513 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; clk                                        ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.628 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 1.256      ; 1.603      ;
; 0.812 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 1.256      ; 1.787      ;
; 0.812 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 1.256      ; 1.787      ;
; 0.856 ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk         ; -0.500       ; 1.256      ; 1.831      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                                                    ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node              ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 0.344 ; SAR:mySAR|approx_reg:myApprox_reg|r[7] ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.070      ; 0.444      ;
; 0.346 ; SAR:mySAR|approx_reg:myApprox_reg|r[0] ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.071      ; 0.447      ;
; 0.411 ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]   ; latch_1:myLatch|q[7] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.070      ; 0.511      ;
; 0.424 ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]   ; latch_1:myLatch|q[0] ; clk          ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 0.000        ; 0.071      ; 0.525      ;
+-------+----------------------------------------+----------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myApprox_reg|r[0]|clk                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myApprox_reg|r[7]|clk                   ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.idle|clk              ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.initial|clk           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.shift|clk             ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myShiftreg|r[6]|clk                     ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; mySAR|myShiftreg|r[7]|clk                     ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[0]        ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|approx_reg:myApprox_reg|r[7]        ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle    ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.initial ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.shift   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[6]          ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; SAR:mySAR|shiftreg_1:myShiftreg|r[7]          ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                     ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myApprox_reg|r[0]|clk                   ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myApprox_reg|r[7]|clk                   ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.idle|clk              ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.initial|clk           ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|mySaadc_fsm|state.shift|clk             ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myShiftreg|r[6]|clk                     ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mySAR|myShiftreg|r[7]|clk                     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle'                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[0]|datac                            ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[7]|datac                            ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[0]                          ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[7]                          ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|inclk[0] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle|q                ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|inclk[0] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; mySAR|mySaadc_fsm|state.idle~clkctrl|outclk   ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[0]                          ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; latch_1:myLatch|q[7]                          ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[0]|datac                            ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; Rise       ; myLatch|q[7]|datac                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; comp_in   ; clk        ; 1.028 ; 1.646 ; Rise       ; clk             ;
; soc       ; clk        ; 1.595 ; 2.278 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; comp_in   ; clk        ; -0.803 ; -1.396 ; Rise       ; clk             ;
; soc       ; clk        ; -0.856 ; -1.449 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.277 ; 4.412 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.498 ; 3.584 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.387 ; 3.473 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.729 ; 3.855 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.729 ; 3.855 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.333 ; 3.399 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.277 ; 4.412 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.510 ; 3.597 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.295 ; 3.370 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 2.265 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 2.384 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 4.642 ; 4.822 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 4.642 ; 4.822 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 3.751 ; 3.883 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 3.765 ; 3.909 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 3.733 ; 3.871 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 3.759 ; 3.891 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 3.751 ; 3.883 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 3.765 ; 3.909 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 3.551 ; 3.668 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.185 ; 3.257 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.377 ; 3.460 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.272 ; 3.356 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.601 ; 3.723 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.601 ; 3.723 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.218 ; 3.282 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.162 ; 4.294 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.388 ; 3.473 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.185 ; 3.257 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 2.197 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 2.312 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 3.368 ; 3.465 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 4.438 ; 4.599 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 3.548 ; 3.661 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 3.561 ; 3.687 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 3.531 ; 3.650 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 3.555 ; 3.669 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 3.548 ; 3.661 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 3.561 ; 3.687 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 3.368 ; 3.465 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; -1.211 ; 0.102 ; N/A      ; N/A     ; -3.000              ;
;  SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; -1.211 ; 0.344 ; N/A      ; N/A     ; 0.425               ;
;  clk                                        ; -0.433 ; 0.102 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                             ; -3.712 ; 0.0   ; 0.0      ; 0.0     ; -10.392             ;
;  SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; -2.292 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                        ; -1.420 ; 0.000 ; N/A      ; N/A     ; -10.392             ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; comp_in   ; clk        ; 1.868 ; 2.350 ; Rise       ; clk             ;
; soc       ; clk        ; 2.882 ; 3.384 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; comp_in   ; clk        ; -0.803 ; -1.396 ; Rise       ; clk             ;
; soc       ; clk        ; -0.856 ; -1.449 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.948 ; 7.050 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.928 ; 5.934 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.731 ; 5.744 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.305 ; 6.317 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.305 ; 6.317 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.637 ; 5.657 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 6.948 ; 7.050 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.936 ; 5.955 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 5.607 ; 5.567 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 3.853 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.862 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 7.644 ; 7.849 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 7.644 ; 7.849 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 6.434 ; 6.528 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 6.452 ; 6.565 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 6.416 ; 6.509 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 6.439 ; 6.537 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 6.434 ; 6.528 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 6.452 ; 6.565 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 6.099 ; 6.185 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; Data Port       ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                            ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+
; AD_result[*]    ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.185 ; 3.257 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[0]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.377 ; 3.460 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[1]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.272 ; 3.356 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[2]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.601 ; 3.723 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[3]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.601 ; 3.723 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[4]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.218 ; 3.282 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[5]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4.162 ; 4.294 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[6]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.388 ; 3.473 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
;  AD_result[7]   ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 3.185 ; 3.257 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;       ; 2.197 ; Rise       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; eoc             ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 2.312 ;       ; Fall       ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ;
; digital_out[*]  ; clk                                        ; 3.368 ; 3.465 ; Rise       ; clk                                        ;
;  digital_out[0] ; clk                                        ; 4.438 ; 4.599 ; Rise       ; clk                                        ;
;  digital_out[1] ; clk                                        ; 3.548 ; 3.661 ; Rise       ; clk                                        ;
;  digital_out[2] ; clk                                        ; 3.561 ; 3.687 ; Rise       ; clk                                        ;
;  digital_out[3] ; clk                                        ; 3.531 ; 3.650 ; Rise       ; clk                                        ;
;  digital_out[4] ; clk                                        ; 3.555 ; 3.669 ; Rise       ; clk                                        ;
;  digital_out[5] ; clk                                        ; 3.548 ; 3.661 ; Rise       ; clk                                        ;
;  digital_out[6] ; clk                                        ; 3.561 ; 3.687 ; Rise       ; clk                                        ;
;  digital_out[7] ; clk                                        ; 3.368 ; 3.465 ; Rise       ; clk                                        ;
+-----------------+--------------------------------------------+-------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; eoc            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_result[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digital_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; soc                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_bar               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; comp_in                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eoc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; AD_result[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; digital_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; digital_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; digital_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; digital_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; digital_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; digital_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; digital_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; digital_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eoc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; AD_result[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; AD_result[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; AD_result[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; AD_result[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; AD_result[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; digital_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; digital_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; digital_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; digital_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; digital_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; digital_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; digital_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; digital_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eoc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_result[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_result[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_result[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_result[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; AD_result[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; AD_result[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; digital_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; digital_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; digital_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; digital_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; digital_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; digital_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; digital_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; digital_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 18       ; 0        ; 0        ; 0        ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk                                        ; 4        ; 4        ; 0        ; 0        ;
; clk                                        ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 18       ; 0        ; 0        ; 0        ;
; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; clk                                        ; 4        ; 4        ; 0        ; 0        ;
; clk                                        ; SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle ; 4        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Jun  3 18:26:03 2019
Info: Command: quartus_sta shiftreg -c shiftreg
Info: qsta_default_script.tcl version: #3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'shiftreg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.211              -2.292 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
    Info (332119):    -0.433              -1.420 clk 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 clk 
    Info (332119):     0.732               0.000 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 clk 
    Info (332119):     0.425               0.000 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.016              -1.919 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
    Info (332119):    -0.309              -0.780 clk 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 clk 
    Info (332119):     0.703               0.000 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 clk 
    Info (332119):     0.447               0.000 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.214              -0.350 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
    Info (332119):    -0.161              -0.181 clk 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 clk 
    Info (332119):     0.344               0.000 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.392 clk 
    Info (332119):     0.427               0.000 SAR:mySAR|saadc_fsm:mySaadc_fsm|state.idle 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 778 megabytes
    Info: Processing ended: Mon Jun  3 18:26:05 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


