// Seed: 2631627727
`timescale 1ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    input wand id_0
);
  assign id_1 = id_0;
  initial id_1 = id_0;
  always
    if (1'b0) id_1[1 : 1] <= id_0[1 : 1];
    else SystemTFIdentifier(1 << 1);
  logic id_2;
endmodule
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps
