// Seed: 2653935812
module module_0 #(
    parameter id_0 = 32'd87
) (
    input uwire module_0,
    input tri1  id_1
);
  wire [1 : id_0  <=  {  -1 'd0 {  1 'd0 }  }] id_3;
  logic [1 : id_0] id_4, id_5;
  localparam id_6 = 1 & -1;
  logic id_7 = id_7;
  wire id_8;
  wire [1 'd0 >=  1 : 1] id_9;
  logic [id_0 : 1 'h0] id_10;
  assign id_4 = -1'd0;
  wire [-1 : 1 'b0] id_11;
  assign module_1.id_7 = 0;
  tri1 id_12;
  wire id_13;
  assign id_12 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd28,
    parameter id_7 = 32'd82
) (
    input tri id_0,
    input tri0 _id_1,
    output supply1 _id_2,
    input supply0 _id_3,
    output wor id_4,
    output wire id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_0
  );
  wire id_8;
  ;
  logic [id_2 : id_3] id_9;
  ;
  assign id_4 = id_8;
  defparam id_7.id_7 = id_7;
  logic [1 : -1] id_10 = -1;
  wire [id_1 : -1] id_11;
  wire id_12;
  assign id_10 = -1;
endmodule
