digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:simple_circuit"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:clk"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:A"];
	17 -> 18;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:B"];
	30 -> 31;
	42 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  OUTPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:Out"];
	43 -> 44;
	55 [label="MODULE_ITEMS"];
	0 -> 55;
	56 [label="VAR_DECLARE_LIST"];
	55 -> 56;
	57 [label="VAR_DECLARE  INPUT"];
	56 -> 57;
	58 [label="IDENTIFIERS:A"];
	57 -> 58;
	64 [label="VAR_DECLARE_LIST"];
	55 -> 64;
	65 [label="VAR_DECLARE  INPUT"];
	64 -> 65;
	66 [label="IDENTIFIERS:B"];
	65 -> 66;
	72 [label="VAR_DECLARE_LIST"];
	55 -> 72;
	73 [label="VAR_DECLARE  INPUT"];
	72 -> 73;
	74 [label="IDENTIFIERS:clk"];
	73 -> 74;
	80 [label="VAR_DECLARE_LIST"];
	55 -> 80;
	81 [label="VAR_DECLARE  OUTPUT"];
	80 -> 81;
	82 [label="IDENTIFIERS:Out"];
	81 -> 82;
	88 [label="ALWAYS"];
	55 -> 88;
	89 [label="DELAY_CONTROL"];
	88 -> 89;
	90 [label="POSEDGE"];
	89 -> 90;
	91 [label="IDENTIFIERS:clk"];
	90 -> 91;
	92 [label="BLOCK"];
	88 -> 92;
	93 [label="NON_BLOCKING_STATEMENT"];
	92 -> 93;
	94 [label="IDENTIFIERS:Out"];
	93 -> 94;
	95 [label="BINARY_OPERATION BITWISE_AND"];
	93 -> 95;
	96 [label="IDENTIFIERS:A"];
	95 -> 96;
	97 [label="IDENTIFIERS:B"];
	95 -> 97;
}
