Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\NIH3Repo\max10_projects\CPLD_Microphone_Array\cx_system.qsys --block-symbol-file --output-directory=D:\NIH3Repo\max10_projects\CPLD_Microphone_Array\cx_system --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading CPLD_Microphone_Array/cx_system.qsys
Progress: Reading input file
Progress: Adding FE_CPLD_Microphone_Encoder_Decoder_0 [FE_CPLD_Microphone_Encoder_Decoder 1.0]
Progress: Parameterizing module FE_CPLD_Microphone_Encoder_Decoder_0
Progress: Adding FE_ICS52000_0 [FE_ICS52000 1.0]
Progress: Parameterizing module FE_ICS52000_0
Progress: Adding FE_NCP5623B_0 [FE_NCP5623B 1.0]
Progress: Parameterizing module FE_NCP5623B_0
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Adding bme280_i2c_0 [bme280_i2c 1.0]
Progress: Parameterizing module bme280_i2c_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cx_system.FE_ICS52000_0.mic_output/FE_CPLD_Microphone_Encoder_Decoder_0.mic_input: The source channel signal is 6 bits, but the sink is 5 bits. Avalon-ST Adapter will be inserted.
Warning: cx_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\NIH3Repo\max10_projects\CPLD_Microphone_Array\cx_system.qsys --synthesis=VHDL --output-directory=D:\NIH3Repo\max10_projects\CPLD_Microphone_Array\cx_system\synthesis --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading CPLD_Microphone_Array/cx_system.qsys
Progress: Reading input file
Progress: Adding FE_CPLD_Microphone_Encoder_Decoder_0 [FE_CPLD_Microphone_Encoder_Decoder 1.0]
Progress: Parameterizing module FE_CPLD_Microphone_Encoder_Decoder_0
Progress: Adding FE_ICS52000_0 [FE_ICS52000 1.0]
Progress: Parameterizing module FE_ICS52000_0
Progress: Adding FE_NCP5623B_0 [FE_NCP5623B 1.0]
Progress: Parameterizing module FE_NCP5623B_0
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Adding bme280_i2c_0 [bme280_i2c 1.0]
Progress: Parameterizing module bme280_i2c_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cx_system.FE_ICS52000_0.mic_output/FE_CPLD_Microphone_Encoder_Decoder_0.mic_input: The source channel signal is 6 bits, but the sink is 5 bits. Avalon-ST Adapter will be inserted.
Warning: cx_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: cx_system: Generating cx_system "cx_system" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: FE_CPLD_Microphone_Encoder_Decoder_0: "cx_system" instantiated FE_CPLD_Microphone_Encoder_Decoder "FE_CPLD_Microphone_Encoder_Decoder_0"
Info: FE_ICS52000_0: "cx_system" instantiated FE_ICS52000 "FE_ICS52000_0"
Info: FE_NCP5623B_0: "cx_system" instantiated FE_NCP5623B "FE_NCP5623B_0"
Info: altpll_0: "cx_system" instantiated altpll "altpll_0"
Info: bme280_i2c_0: "cx_system" instantiated bme280_i2c "bme280_i2c_0"
Info: avalon_st_adapter: "cx_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "cx_system" instantiated altera_reset_controller "rst_controller"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: cx_system: Done "cx_system" with 9 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
