$date
	Wed Jan  7 13:18:59 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " ce_r0 $end
$var reg 1 # clk $end
$var reg 8 $ d [7:0] $end
$scope module dut $end
$var wire 1 " ce $end
$var wire 1 # clk $end
$var wire 8 % in [7:0] $end
$var parameter 32 & WIDTH $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 &
$end
#0
$dumpvars
bx '
b0 %
b0 $
0#
0"
bx !
$end
#2000
b10100101 $
b10100101 %
1"
#5000
b10100101 !
b10100101 '
1#
#7000
0"
#8000
b11111111 $
b11111111 %
#10000
0#
#15000
1#
#20000
0#
#25000
b111100 !
b111100 '
b111100 $
b111100 %
1"
1#
#30000
0#
#35000
0"
1#
#40000
0#
#45000
b10001 !
b10001 '
b10001 $
b10001 %
1"
1#
#50000
0#
#55000
0"
b100010 $
b100010 %
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#76000
