module dec4x16(out, i); 
output [15:0] out; 
input [3:0] i; 
dec3x8 g1(out[7:0],i[2:0],~i[3]); 
dec3x8 g2(out[15:8],i[2:0],~i[3]); 
endmodule 
