<?xml version="1.0" encoding="UTF-8"?>
<model fullName="Gray_Processing" name="Gray_Processing" subtype="Subsystem" synthesizable="true" type="SubSystem" checksum="3443352687" modelLocation="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Gray_Processing\Gray_Processing.slx" modelDate="2015-02-27"><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><interfaceBlock fullName="Gray_Processing/Avalon-ST Sink" name="Avalon_ST_Sink" subtype="com.altera.dspbuilder.blockset.avalonst.Sink" synthesizable="true" type="InterfaceBlock" entityName="avalon_streaming" isStart="false"><connectionPoint name="Avalon_ST_Sink_data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="data" implicit="none"/><connectionPoint name="Avalon_ST_Sink_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_valid" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="valid" implicit="none"/><connectionPoint name="Avalon_ST_Sink_valid_simulink" index="1" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_ready" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="ready" implicit="none"/><connectionPoint name="Avalon_ST_Sink_ready_simulink" index="2" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_startofpacket" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="startofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Sink_startofpacket_simulink" index="3" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Sink_endofpacket" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="endofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Sink_endofpacket_simulink" index="4" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="readyLatency" value="1"/><generic name="symbolsPerBeat" value="3"/><generic name="dataBitsPerSymbol" value="8"/><ioFile portname="Avalon_ST_Sink_data" filename="Gray%5FProcessing_Avalon-ST+Sink_data.salt"/><ioFile portname="Avalon_ST_Sink_endofpacket" filename="Gray%5FProcessing_Avalon-ST+Sink_endofpacket.salt"/><ioFile portname="Avalon_ST_Sink_valid" filename="Gray%5FProcessing_Avalon-ST+Sink_valid.salt"/><ioFile portname="Avalon_ST_Sink_ready" filename="Gray%5FProcessing_Avalon-ST+Sink_ready.capture"/><ioFile portname="Avalon_ST_Sink_startofpacket" filename="Gray%5FProcessing_Avalon-ST+Sink_startofpacket.salt"/></interfaceBlock></block><block><interfaceBlock fullName="Gray_Processing/Avalon-ST Source" name="Avalon_ST_Source" subtype="com.altera.dspbuilder.blockset.avalonst.Source" synthesizable="true" type="InterfaceBlock" entityName="avalon_streaming" isStart="true"><connectionPoint name="Avalon_ST_Source_data" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="data" implicit="none"/><connectionPoint name="Avalon_ST_Source_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_valid" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="valid" implicit="none"/><connectionPoint name="Avalon_ST_Source_valid_simulink" index="1" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_ready" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="ready" implicit="none"/><connectionPoint name="Avalon_ST_Source_ready_simulink" index="2" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_startofpacket" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="startofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Source_startofpacket_simulink" index="3" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><connectionPoint name="Avalon_ST_Source_endofpacket" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="endofpacket" implicit="none"/><connectionPoint name="Avalon_ST_Source_endofpacket_simulink" index="4" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="readyLatency" value="1"/><generic name="symbolsPerBeat" value="3"/><generic name="dataBitsPerSymbol" value="8"/><ioFile portname="Avalon_ST_Source_startofpacket" filename="Gray%5FProcessing_Avalon-ST+Source_startofpacket.capture"/><ioFile portname="Avalon_ST_Source_valid" filename="Gray%5FProcessing_Avalon-ST+Source_valid.capture"/><ioFile portname="Avalon_ST_Source_ready" filename="Gray%5FProcessing_Avalon-ST+Source_ready.salt"/><ioFile portname="Avalon_ST_Source_endofpacket" filename="Gray%5FProcessing_Avalon-ST+Source_endofpacket.capture"/><ioFile portname="Avalon_ST_Source_data" filename="Gray%5FProcessing_Avalon-ST+Source_data.capture"/></interfaceBlock></block><block><simulinkBlock fullName="Gray_Processing/Clock" name="Clock_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="PhaseOffset" value="0"/><generic name="ResetLatency" value="0"/><generic name="ClockPeriodUnit" value="ns"/><generic name="ClockPeriod" value="7.5"/><generic name="ResetType" value="Active Low"/><generic name="SimulationStartCycle" value="5"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="SampleTime" value="1"/><generic name="Export" value="off"/><generic name="Reset" value="aclr"/></simulinkBlock></block><block><system fullName="Gray_Processing/Gray_Processing_Module" name="Gray_Processing_Gray_Processing_Module" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="sop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eop" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_in" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_out" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="7.499999999999999 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/sop" name="sop" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/eop" name="eop" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="PIN" value=""/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Barrel Shifter" name="Barrel_Shifter" subtype="com.altera.dspbuilder.blockset.arithmetic.BarrelShifter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_barrelshifter"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="18" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="distance" index="1" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="r" index="0" clockdomain="Clock" bwl="18" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="DISTANCE_WIDTH" value="4"/><generic name="SIGNED" value="0"/><generic name="NDIRECTION" value="1"/><generic name="use_dedicated_circuitry" value="FALSE"/><generic name="WIDTH" value="18"/><generic name="PIPELINE" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Bus Concatenation" name="Bus_Concatenation" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="widthb" value="16"/><generic name="widtha" value="8"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Bus Conversion" name="Bus_Conversion" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="18" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="8"/><generic name="width_inl" value="18"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Bus Conversion1" name="Bus_Conversion1" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="0"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="8"/><generic name="width_inl" value="24"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Bus Conversion2" name="Bus_Conversion2" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="8"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="8"/><generic name="width_inl" value="16"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Bus Conversion3" name="Bus_Conversion3" subtype="com.altera.dspbuilder.blockset.iobus.BusConversion" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_cast"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width_inr" value="16"/><generic name="inType" value="STD_LOGIC_VECTOR"/><generic name="width_outl" value="8"/><generic name="width_inl" value="8"/><generic name="width_outr" value="0"/><generic name="round" value="0"/><generic name="outSigned" value="0"/><generic name="inSigned" value="0"/><generic name="outType" value="STD_LOGIC_VECTOR"/><generic name="saturate" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="4" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="4"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="1000"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000000000"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="BitPattern" value="000000000000000000001111"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="1"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="width" value="1"/><generic name="delay" value="1"/><generic name="ClockPhase" value="1"/><generic name="use_init" value="0"/><generic name="BitPattern" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/If Statement1" name="If_Statement1" subtype="com.altera.dspbuilder.blockset.gatecontrol.IfStatement" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_if_statement"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="c" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="true" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="use_else_input" value="0"/><generic name="if_expression" value="(a=b) and (a /= c)"/><generic name="signed" value="0"/><generic name="width" value="24"/><generic name="use_else_output" value="0"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="3"/><generic name="bwr" value="0"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="number_inputs" value="2"/><generic name="LogicalOp" value="AltAND"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="use_one_hot_select_bus" value="0"/><generic name="pipeline" value="0"/><generic name="width" value="24"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/Multiply Add" name="Multiply_Add" subtype="com.altera.dspbuilder.blockset.arithmetic.MultiplyAdd" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiply_add"><connectionPoint name="data1a" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data2a" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data3a" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="18" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="dataWidth" value="8"/><generic name="data2b_const" value="10010110"/><generic name="data3b_const" value="00011110"/><generic name="number_multipliers" value="3"/><generic name="pipeline_register" value="NoRegister"/><generic name="data4b_const" value="01001100"/><generic name="direction" value="AddAdd"/><generic name="representation" value="UNSIGNED"/><generic name="use_b_consts" value="1"/><generic name="family" value="Cyclone V"/><generic name="use_dedicated_circuitry" value="1"/><generic name="data1b_const" value="01001100"/></libraryBlock></block><block><libraryBlock fullName="Gray_Processing/Gray_Processing_Module/data_out" name="data_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="24" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="PIN" value=""/><generic name="WIDTH" value="24"/></libraryBlock></block><signal name="Bus_Concatenation_output_Bus_Concatenation1_b" type="wire"><src block="Bus_Concatenation" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="Barrel_Shifter_r_Bus_Conversion_input" type="wire"><src block="Barrel_Shifter" port="r"/><dst block="Bus_Conversion" port="input"/></signal><signal name="Bus_Conversion_output_Bus_Concatenation_b" type="wire"><src block="Bus_Conversion" port="output"/><dst block="Bus_Concatenation" port="b"/></signal><signal name="Bus_Conversion_output_Bus_Concatenation_a" type="wire"><src block="Bus_Conversion" port="output"/><dst block="Bus_Concatenation" port="a"/></signal><signal name="Bus_Conversion_output_Bus_Concatenation1_a" type="wire"><src block="Bus_Conversion" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="data_in_output_Bus_Conversion1_input" type="wire"><src block="data_in" port="output"/><dst block="Bus_Conversion1" port="input"/></signal><signal name="data_in_output_Bus_Conversion2_input" type="wire"><src block="data_in" port="output"/><dst block="Bus_Conversion2" port="input"/></signal><signal name="data_in_output_Bus_Conversion3_input" type="wire"><src block="data_in" port="output"/><dst block="Bus_Conversion3" port="input"/></signal><signal name="Constant1_output_Barrel_Shifter_distance" type="wire"><src block="Constant1" port="output"/><dst block="Barrel_Shifter" port="distance"/></signal><signal name="Delay1_output_Delay_sclr" type="wire"><src block="Delay1" port="output"/><dst block="Delay" port="sclr"/></signal><signal name="Delay2_output_Delay_input" type="wire"><src block="Delay2" port="output"/><dst block="Delay" port="input"/></signal><signal name="Delay2_output_Delay_ena" type="wire"><src block="Delay2" port="output"/><dst block="Delay" port="ena"/></signal><signal name="data_in_output_If_Statement1_a" type="wire"><src block="data_in" port="output"/><dst block="If_Statement1" port="a"/></signal><signal name="Constant3_output_If_Statement1_b" type="wire"><src block="Constant3" port="output"/><dst block="If_Statement1" port="b"/></signal><signal name="Constant4_output_If_Statement1_c" type="wire"><src block="Constant4" port="output"/><dst block="If_Statement1" port="c"/></signal><signal name="If_Statement1_true_Logical_Bit_Operator_data0" type="wire"><src block="If_Statement1" port="true"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="sop_output_Logical_Bit_Operator_data1" type="wire"><src block="sop" port="output"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Delay2_input" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Delay2" port="input"/></signal><signal name="eop_output_Logical_Bit_Operator1_data0" type="wire"><src block="eop" port="output"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Delay_output_Logical_Bit_Operator1_data1" type="wire"><src block="Delay" port="output"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator1_result_Delay1_input" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Delay1" port="input"/></signal><signal name="Delay_output_Multiplexer_sel" type="wire"><src block="Delay" port="output"/><dst block="Multiplexer" port="sel"/></signal><signal name="data_in_output_Multiplexer_in0" type="wire"><src block="data_in" port="output"/><dst block="Multiplexer" port="in0"/></signal><signal name="Bus_Concatenation1_output_Multiplexer_in1" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Multiplexer" port="in1"/></signal><signal name="Bus_Conversion3_output_Multiply_Add_data1a" type="wire"><src block="Bus_Conversion3" port="output"/><dst block="Multiply_Add" port="data1a"/></signal><signal name="Bus_Conversion2_output_Multiply_Add_data2a" type="wire"><src block="Bus_Conversion2" port="output"/><dst block="Multiply_Add" port="data2a"/></signal><signal name="Bus_Conversion1_output_Multiply_Add_data3a" type="wire"><src block="Bus_Conversion1" port="output"/><dst block="Multiply_Add" port="data3a"/></signal><signal name="Multiply_Add_result_Barrel_Shifter_a" type="wire"><src block="Multiply_Add" port="result"/><dst block="Barrel_Shifter" port="a"/></signal><signal name="Multiplexer_result_data_out_input" type="wire"><src block="Multiplexer" port="result"/><dst block="data_out" port="input"/></signal></system></block><block><simulinkBlock fullName="Gray_Processing/Repeating&#xa;Sequence&#xa;Stair" name="Repeating_Sequence_Stair" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[1 0 0 0 1 0 0 0 0 0].'"/></simulinkBlock></block><block><simulinkBlock fullName="Gray_Processing/Repeating&#xa;Sequence&#xa;Stair1" name="Repeating_Sequence_Stair1" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[0 0 0 1 0 0 0 0 0 1].'"/></simulinkBlock></block><block><simulinkBlock fullName="Gray_Processing/Repeating&#xa;Sequence&#xa;Stair2" name="Repeating_Sequence_Stair2" subtype="SubSystem" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="LockScale" value="off"/><generic name="tsamp" value="-1"/><generic name="OutMin" value="[]"/><generic name="OutMax" value="[]"/><generic name="OutDataTypeStr" value="double"/><generic name="OutValues" value="[15 101 102 103 0 65793 66305 189 190 254].'"/></simulinkBlock></block><block><simulinkBlock fullName="Gray_Processing/Scope" name="Scope" subtype="Scope" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in1" index="1" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in2" index="2" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in3" index="3" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><connectionPoint name="in4" index="4" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Open" value="off"/><generic name="DataFormat" value="StructureWithTime"/><generic name="MaxDataPoints" value="5000"/><generic name="Location" value="1    48  1921  1039"/><generic name="SaveToWorkspace" value="off"/><generic name="TimeRange" value="auto"/><generic name="AxesTitles" value="Unsupported parameter type : struct"/><generic name="TickLabels" value="OneTimeTick"/><generic name="Decimation" value="1"/><generic name="SaveName" value="ScopeData"/><generic name="ZoomMode" value="on"/><generic name="Grid" value="on"/><generic name="NumInputPorts" value="5"/><generic name="YMin" value="-5~-5~-5~-5~-5"/><generic name="SampleInput" value="off"/><generic name="LimitDataPoints" value="on"/><generic name="SampleTime" value="0"/><generic name="YMax" value="5~5~5~5~5"/></simulinkBlock></block><block><simulinkBlock fullName="Gray_Processing/Signal Compiler" name="Signal_Compiler" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="DeviceName" value="AUTO"/><generic name="ExportDir" value="E:\FPGA\SOC\Quartus\quartus\dsp_builder"/><generic name="DeviceFamily" value="Cyclone V"/><generic name="EnableSignalTap" value="off"/><generic name="StpClock" value="Clock"/><generic name="UseBoardBlock" value="off"/><generic name="SignalTapDepth" value="128"/><generic name="StpUseDefaultClock" value="on"/><generic name="DisableEarlyHDLGeneration" value="off"/></simulinkBlock></block><block><simulinkBlock fullName="Gray_Processing/TestBench" name="TestBench" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><annotation name="knownblock" value="testbench"/><generic name="advancedMode" value="on"/><generic name="simdatafile" value="E:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Gray_Processing\tb_Gray_Processing\Gray_Processing.simdata.tcl"/><generic name="mismatchErrorLevel" value="Error"/><generic name="enable" value="on"/><generic name="maxDisplayErrors" value="10"/><generic name="modelSimGui" value="off"/></simulinkBlock></block><signal name="Avalon_ST_Sink_Avalon_ST_Sink_valid_Avalon_ST_Source_Avalon_ST_Source_valid" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_valid"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_valid"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_startofpacket_Avalon_ST_Source_Avalon_ST_Source_startofpacket" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_startofpacket"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_startofpacket"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_endofpacket_Avalon_ST_Source_Avalon_ST_Source_endofpacket" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_endofpacket"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_endofpacket"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_ready_Avalon_ST_Sink_Avalon_ST_Sink_ready" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_ready"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_ready"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_startofpacket_Gray_Processing_Gray_Processing_Module_sop" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_startofpacket"/><dst block="Gray_Processing_Gray_Processing_Module" port="sop"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_endofpacket_Gray_Processing_Gray_Processing_Module_eop" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_endofpacket"/><dst block="Gray_Processing_Gray_Processing_Module" port="eop"/></signal><signal name="Avalon_ST_Sink_Avalon_ST_Sink_data_Gray_Processing_Gray_Processing_Module_data_in" type="wire"><src block="Avalon_ST_Sink" port="Avalon_ST_Sink_data"/><dst block="Gray_Processing_Gray_Processing_Module" port="data_in"/></signal><signal name="Gray_Processing_Gray_Processing_Module_data_out_Avalon_ST_Source_Avalon_ST_Source_data" type="wire"><src block="Gray_Processing_Gray_Processing_Module" port="data_out"/><dst block="Avalon_ST_Source" port="Avalon_ST_Source_data"/></signal><signal name="Repeating_Sequence_Stair_out0_Avalon_ST_Sink_Avalon_ST_Sink_startofpacket_simulink" type="wire"><src block="Repeating_Sequence_Stair" port="out0"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_startofpacket_simulink"/></signal><signal name="Repeating_Sequence_Stair1_out0_Avalon_ST_Sink_Avalon_ST_Sink_endofpacket_simulink" type="wire"><src block="Repeating_Sequence_Stair1" port="out0"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_endofpacket_simulink"/></signal><signal name="Repeating_Sequence_Stair2_out0_Avalon_ST_Sink_Avalon_ST_Sink_data_simulink" type="wire"><src block="Repeating_Sequence_Stair2" port="out0"/><dst block="Avalon_ST_Sink" port="Avalon_ST_Sink_data_simulink"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_data_simulink_Scope_in0" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_data_simulink"/><dst block="Scope" port="in0"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_valid_simulink_Scope_in1" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_valid_simulink"/><dst block="Scope" port="in1"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_startofpacket_simulink_Scope_in2" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_startofpacket_simulink"/><dst block="Scope" port="in2"/></signal><signal name="Avalon_ST_Source_Avalon_ST_Source_endofpacket_simulink_Scope_in3" type="wire"><src block="Avalon_ST_Source" port="Avalon_ST_Source_endofpacket_simulink"/><dst block="Scope" port="in3"/></signal><version numbers="13 1" longstring="13.1 Build 162 10/23/2013" shortstring="13.1" date="2015-02-27"/></model>