/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
/*
 * DO NOT EDIT THIS FILE!
 */

#if defined(INCLUDE_LIB_CINT)

#include <cint_config.h>
#include <cint_types.h>
#include <cint_porting.h>

#if defined(FALCON_PHYMOD_TIER1_SUPPORT)

#include <phymod/phymod.h>
#include <phymod/phymod_types.h>
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_tsc_interface.h"
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_tsc_dependencies.h"
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_tsc_debug_functions.h"
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_cfg_seq.c"
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_cfg_seq.h"
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_tsc_functions.c"
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_tsc_internal.h"
#include "../../../../libs/phymod/chip/falcon/tier1/falcon_tsc_debug_functions.h"

/* Macros section */

/* Functions section */
CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_log_full_pmd_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_detailed_lane_status_st*, struct falcon_tsc_detailed_lane_status_st, lane_st, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_disp_full_pmd_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_detailed_lane_status_st*, struct falcon_tsc_detailed_lane_status_st, lane_st, 1, 0,
                         uint8_t, uint8_t, num_lanes, 0, 0);

CINT_FWRAPPER_CREATE_RP7(int, int, 0, 0,
                         _display_event,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, event_id, 0, 0,
                         uint8_t, uint8_t, entry_len, 0, 0,
                         uint8_t, uint8_t, prev_cursor, 0, 0,
                         uint8_t, uint8_t, curr_cursor, 0, 0,
                         uint8_t, uint8_t, post_cursor, 0, 0,
                         uint8_t*, uint8_t, supp_info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_isolate_ctrl_pins,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrw_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         uint16_t, uint16_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrb_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         uint8_t, uint8_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdw_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdb_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrws_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         int16_t, int16_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrbs_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         int8_t, int8_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdws_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdbs_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         falcon_tsc_rdblk_uc_ram,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, mem, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         uint16_t, uint16_t, cnt, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tx_rx_polarity_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, tx_pol, 0, 0,
                         uint32_t, uint32_t, rx_pol, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tx_rx_polarity_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, tx_pol, 1, 0,
                         uint32_t*, uint32_t, rx_pol, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_uc_active_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_uc_active_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_prbs_tx_inv_data_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, inv_data, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_prbs_rx_inv_data_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, inv_data, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_prbs_tx_poly_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         falcon_prbs_polynomial_type_t*, falcon_prbs_polynomial_type_t, prbs_poly, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_prbs_rx_poly_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         falcon_prbs_polynomial_type_t*, falcon_prbs_polynomial_type_t, prbs_poly, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_prbs_tx_enable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_prbs_rx_enable_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pmd_force_signal_detect,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pll_mode_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, pll_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pll_mode_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, pll_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_osr_mode_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, osr_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_osr_mode_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int*, int, osr_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_dig_lpbk_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, lpbk, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_rmt_lpbk_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, lpbk, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_core_soft_reset,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_core_soft_reset_release,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_pwrdn_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, tx_rx, 0, 0,
                         int, int, pwrdn, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_pwrdn_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         power_status_t*, power_status_t, pwrdn, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pmd_lane_swap,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, lane_map, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pmd_lane_swap_tx_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pmd_loopback_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_identify,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         falcon_rev_id0_t*, falcon_rev_id0_t, rev_id0, 1, 0,
                         falcon_rev_id1_t*, falcon_rev_id1_t, rev_id1, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pmd_ln_h_rstb_pkill_override,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_lane_soft_reset_release,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_lane_soft_reset_release_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_lane_hard_soft_reset_release,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_clause72_control,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, cl_72_en, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_clause72_control_get,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, cl_72_en, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pmd_cl72_receiver_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_ucode_init,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_pram_firmware_enable,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, enable, 0, 0,
                         int, int, wait, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pmd_reset_seq,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, pmd_touched, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_pll_reset_enable_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_read_pll_range,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, pll_range, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_signal_detect,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, signal_detect, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_force_tx_set_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, rst, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_force_tx_get_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, rst, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_force_rx_set_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, rst, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_force_rx_get_rst,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, rst, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_ladder_setting_to_mV,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int8_t, int8_t, y, 0, 0,
                         int16_t*, int16_t, level, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_electrical_idle_set,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t, uint32_t, en, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_version,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, api_version, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_meas_eye_scan_done,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_stop_uc_lane,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_stop_uc_lane_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, uc_lane_stopped, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_request_stop_rx_adaptation,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_start_ucode_crc_calc,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, ucode_len, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_check_ucode_crc,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, expected_crc_value, 0, 0,
                         uint32_t, uint32_t, timeout_ms, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdbl_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdbls_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdwl_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdwls_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrbl_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         uint8_t, uint8_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrbls_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         int8_t, int8_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrwl_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         uint16_t, uint16_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrwls_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         int16_t, int16_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdbc_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdbcs_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdwc_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_rdwcs_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         err_code_t*, err_code_t, err_code_p, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrbc_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0,
                         uint8_t, uint8_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrbcs_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0,
                         int8_t, int8_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrwc_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0,
                         uint16_t, uint16_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_wrwcs_uc_var,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, addr, 0, 0,
                         int16_t, int16_t, wr_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_usr_ctrl_disable_startup,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_functions_st*, falcon_tsc_usr_ctrl_disable_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_usr_ctrl_disable_startup_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_dfe_functions_st*, falcon_tsc_usr_ctrl_disable_dfe_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_usr_ctrl_disable_steady_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_functions_st*, falcon_tsc_usr_ctrl_disable_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_usr_ctrl_disable_steady_state_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_dfe_functions_st*, falcon_tsc_usr_ctrl_disable_dfe_functions_st, get_val, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_reg_dump,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_uc_core_var_dump,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_uc_lane_var_dump,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_event_log_stop,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_event_log_readmem,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, trace_mem, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_config,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_set_uc_core_config,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_uc_core_config_st, falcon_tsc_uc_core_config_st, struct_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_uc_core_config,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_uc_core_config_st*, falcon_tsc_uc_core_config_st, struct_val, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_core_config,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_core_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_core_state_hdr,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_core_state_line,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_core_state_legend,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_force_die_temperature,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int16_t, int16_t, die_temp, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_read_die_temperature,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int16_t*, int16_t, die_temp, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_ucode_mdio_load,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, ucode_image, 1, 0,
                         uint16_t, uint16_t, ucode_len, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_ucode_load_verify,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, ucode_image, 1, 0,
                         uint16_t, uint16_t, ucode_len, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_ucode_crc_verify,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int16_t, int16_t, ucode_len, 0, 0,
                         int16_t, int16_t, expected_crc_value, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_init_pram_for_uc_load,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int16_t, int16_t, ucode_len, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_finish_pram_load,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_config_shared_tx_pattern,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, pat_length, 0, 0,
                         char*, char, pattern, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_core_config_for_iddq,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_core_pwrdn,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_core_pwrdn_mode_enum, enum srds_core_pwrdn_mode_enum, mode, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         falcon_tsc_pmd_mdio_mwr_reg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         uint16_t, uint16_t, mask, 0, 0,
                         uint8_t, uint8_t, lsb, 0, 0,
                         uint16_t, uint16_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_set_uc_lane_cfg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_uc_lane_config_st, falcon_tsc_uc_lane_config_st, struct_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_uc_lane_cfg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_uc_lane_config_st*, falcon_tsc_uc_lane_config_st, struct_val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_configure_pll,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum falcon_tsc_pll_enum, enum falcon_tsc_pll_enum, pll_cfg, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_write_tx_afe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_tx_afe_settings_enum, enum srds_tx_afe_settings_enum, param, 0, 0,
                         int8_t, int8_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_read_tx_afe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_tx_afe_settings_enum, enum srds_tx_afe_settings_enum, param, 0, 0,
                         int8_t*, int8_t, val, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         falcon_tsc_validate_txfir_cfg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int8_t, int8_t, pre, 0, 0,
                         int8_t, int8_t, main1, 0, 0,
                         int8_t, int8_t, post1, 0, 0,
                         int8_t, int8_t, post2, 0, 0,
                         int8_t, int8_t, post3, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_eye_scan,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_display_lowber_eye,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_eyescan_options_st, falcon_tsc_eyescan_options_st, eyescan_options, 0, 0,
                         uint32_t*, uint32_t, buffer, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_meas_lowber_eye,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_eyescan_options_st, falcon_tsc_eyescan_options_st, eyescan_options, 0, 0,
                         uint32_t*, uint32_t, buffer, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_meas_eye_scan_start,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, direction, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_read_eye_scan_stripe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, buffer, 1, 0,
                         uint16_t*, uint16_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_display_eye_scan_stripe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int8_t, int8_t, y, 0, 0,
                         uint32_t*, uint32_t, buffer, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_display_eye_scan_header,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int8_t, int8_t, i, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_display_eye_scan_footer,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int8_t, int8_t, i, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_read_eye_scan_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t*, uint16_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         falcon_tsc_start_ber_scan_test,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, ber_scan_mode, 0, 0,
                         uint8_t, uint8_t, timer_control, 0, 0,
                         uint8_t, uint8_t, max_error_control, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         falcon_tsc_read_ber_scan_data,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, errors, 1, 0,
                         uint32_t*, uint32_t, timer_value, 1, 0,
                         uint8_t*, uint8_t, cnt, 1, 0,
                         uint32_t, uint32_t, timeout, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         falcon_tsc_display_ber_scan_data,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, rate, 0, 0,
                         uint8_t, uint8_t, ber_scan_mode, 0, 0,
                         uint32_t*, uint32_t, total_errs, 1, 0,
                         uint32_t*, uint32_t, total_time, 1, 0,
                         uint8_t, uint8_t, max_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         falcon_tsc_eye_margin_proj,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int, int, rate, 0, 0,
                         uint8_t, uint8_t, ber_scan_mode, 0, 0,
                         uint8_t, uint8_t, timer_control, 0, 0,
                         uint8_t, uint8_t, max_error_control, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_lane_config,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_lane_debug_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_lane_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_lane_state_hdr,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_lane_state_legend,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_pmd_lock_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, pmd_rx_lock, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_display_cl93n72_status,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_tx_disable,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_rx_restart,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_stop_rx_adaptation,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_write_rx_afe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_rx_afe_settings_enum, enum srds_rx_afe_settings_enum, param, 0, 0,
                         uint8_t, uint8_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_read_rx_afe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_rx_afe_settings_enum, enum srds_rx_afe_settings_enum, param, 0, 0,
                         int8_t*, int8_t, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_tx_shared_patt_gen_en,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0,
                         uint8_t, uint8_t, patt_length, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_config_tx_prbs,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_prbs_polynomial_enum, enum srds_prbs_polynomial_enum, prbs_poly_mode, 0, 0,
                         uint8_t, uint8_t, prbs_inv, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_get_tx_prbs_config,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_prbs_polynomial_enum*, enum srds_prbs_polynomial_enum, prbs_poly_mode, 1, 0,
                         uint8_t*, uint8_t, prbs_inv, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_tx_prbs_en,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_tx_prbs_en,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_tx_prbs_err_inject,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         falcon_tsc_config_rx_prbs,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_prbs_polynomial_enum, enum srds_prbs_polynomial_enum, prbs_poly_mode, 0, 0,
                         enum srds_prbs_checker_mode_enum, enum srds_prbs_checker_mode_enum, prbs_checker_mode, 0, 0,
                         uint8_t, uint8_t, prbs_inv, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         falcon_tsc_get_rx_prbs_config,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_prbs_polynomial_enum*, enum srds_prbs_polynomial_enum, prbs_poly_mode, 1, 0,
                         enum srds_prbs_checker_mode_enum*, enum srds_prbs_checker_mode_enum, prbs_checker_mode, 1, 0,
                         uint8_t*, uint8_t, prbs_inv, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_rx_prbs_en,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_get_rx_prbs_en,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_prbs_chk_lock_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, chk_lock, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_prbs_err_count_ll,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, prbs_err_cnt, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_prbs_err_count_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint32_t*, uint32_t, prbs_err_cnt, 1, 0,
                         uint8_t*, uint8_t, lock_lost, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         falcon_tsc_lane_config_for_iddq,
                         phymod_access_t*, phymod_access_t, pa, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_lane_pwrdn,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_core_pwrdn_mode_enum, enum srds_core_pwrdn_mode_enum, mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_tx_pi_freq_override,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0,
                         int16_t, int16_t, freq_override_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_uc_active_enable,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_uc_reset,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_loop_timing,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_dig_lpbk,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_rmt_lpbk,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         falcon_tsc_pmd_mwr_reg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, addr, 0, 0,
                         uint16_t, uint16_t, mask, 0, 0,
                         uint8_t, uint8_t, lsb, 0, 0,
                         uint16_t, uint16_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_pmd_wr_reg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, address, 0, 0,
                         uint16_t, uint16_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_pmd_rdt_reg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint16_t, uint16_t, address, 0, 0,
                         uint16_t*, uint16_t, val, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_set_usr_ctrl_disable_startup,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_functions_st, falcon_tsc_usr_ctrl_disable_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_set_usr_ctrl_disable_steady_state,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_functions_st, falcon_tsc_usr_ctrl_disable_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_set_usr_ctrl_disable_startup_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_dfe_functions_st, falcon_tsc_usr_ctrl_disable_dfe_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_set_usr_ctrl_disable_steady_state_dfe,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         struct falcon_tsc_usr_ctrl_disable_dfe_functions_st, falcon_tsc_usr_ctrl_disable_dfe_functions_st, set_val, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         falcon_tsc_tx_pi_jitt_gen,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0,
                         uint16_t, uint16_t, freq_override_val, 0, 0,
                         enum srds_tx_pi_freq_jit_gen_enum, enum srds_tx_pi_freq_jit_gen_enum, jit_type, 0, 0,
                         uint8_t, uint8_t, tx_pi_jit_freq_idx, 0, 0,
                         uint8_t, uint8_t, tx_pi_jit_amp, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_pmd_uc_cmd_return_immediate,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_pmd_uc_cmd_enum, enum srds_pmd_uc_cmd_enum, cmd, 0, 0,
                         uint8_t, uint8_t, supp_info, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         falcon_tsc_pmd_uc_cmd,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_pmd_uc_cmd_enum, enum srds_pmd_uc_cmd_enum, cmd, 0, 0,
                         uint8_t, uint8_t, supp_info, 0, 0,
                         uint32_t, uint32_t, timeout_ms, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         falcon_tsc_pmd_uc_cmd_with_data_return_immediate,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_pmd_uc_cmd_enum, enum srds_pmd_uc_cmd_enum, cmd, 0, 0,
                         uint8_t, uint8_t, supp_info, 0, 0,
                         uint16_t, uint16_t, data, 0, 0);

CINT_FWRAPPER_CREATE_RP5(int, int, 0, 0,
                         falcon_tsc_pmd_uc_cmd_with_data,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_pmd_uc_cmd_enum, enum srds_pmd_uc_cmd_enum, cmd, 0, 0,
                         uint8_t, uint8_t, supp_info, 0, 0,
                         uint16_t, uint16_t, data, 0, 0,
                         uint32_t, uint32_t, timeout_ms, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_pmd_uc_control_return_immediate,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_pmd_uc_ctrl_cmd_enum, enum srds_pmd_uc_ctrl_cmd_enum, control, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_pmd_uc_control,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_pmd_uc_ctrl_cmd_enum, enum srds_pmd_uc_ctrl_cmd_enum, control, 0, 0,
                         uint32_t, uint32_t, timeout_ms, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_pmd_uc_diag_cmd,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         enum srds_pmd_uc_diag_cmd_enum, enum srds_pmd_uc_diag_cmd_enum, control, 0, 0,
                         uint32_t, uint32_t, timeout_ms, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_read_event_log,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, trace_mem, 1, 0,
                         enum srds_event_log_display_mode_enum, enum srds_event_log_display_mode_enum, display_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         falcon_tsc_event_log_display,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         uint8_t*, uint8_t, trace_mem, 1, 0,
                         enum srds_event_log_display_mode_enum, enum srds_event_log_display_mode_enum, display_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         falcon_tsc_get_vco,
                         const phymod_phy_inf_config_t*, const phymod_phy_inf_config_t, config, 1, 0,
                         uint32_t*, uint32_t, vco_rate, 1, 0,
                         uint32_t*, uint32_t, new_pll_div, 1, 0,
                         int16_t*, int16_t, new_os_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         falcon_tsc_apply_txfir_cfg,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int8_t, int8_t, pre, 0, 0,
                         int8_t, int8_t, main_param, 0, 0,
                         int8_t, int8_t, post1, 0, 0,
                         int8_t, int8_t, post2, 0, 0,
                         int8_t, int8_t, post3, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         falcon_tsc_display_diag_data,
                         phymod_access_t*, phymod_access_t, pa, 1, 0,
                         int32_t, int32_t, diag_level, 0, 0);


/* Functions and Macros mapping */
static cint_function_t __cint_functions[] =
{
    CINT_FWRAPPER_ENTRY(falcon_tsc_log_full_pmd_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_disp_full_pmd_state),
    CINT_FWRAPPER_ENTRY(_display_event),
    CINT_FWRAPPER_ENTRY(falcon_tsc_isolate_ctrl_pins),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrw_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrb_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdw_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdb_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrws_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrbs_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdws_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdbs_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdblk_uc_ram),
    CINT_FWRAPPER_ENTRY(falcon_tx_rx_polarity_set),
    CINT_FWRAPPER_ENTRY(falcon_tx_rx_polarity_get),
    CINT_FWRAPPER_ENTRY(falcon_uc_active_set),
    CINT_FWRAPPER_ENTRY(falcon_uc_active_get),
    CINT_FWRAPPER_ENTRY(falcon_prbs_tx_inv_data_get),
    CINT_FWRAPPER_ENTRY(falcon_prbs_rx_inv_data_get),
    CINT_FWRAPPER_ENTRY(falcon_prbs_tx_poly_get),
    CINT_FWRAPPER_ENTRY(falcon_prbs_rx_poly_get),
    CINT_FWRAPPER_ENTRY(falcon_prbs_tx_enable_get),
    CINT_FWRAPPER_ENTRY(falcon_prbs_rx_enable_get),
    CINT_FWRAPPER_ENTRY(falcon_pmd_force_signal_detect),
    CINT_FWRAPPER_ENTRY(falcon_pll_mode_set),
    CINT_FWRAPPER_ENTRY(falcon_pll_mode_get),
    CINT_FWRAPPER_ENTRY(falcon_osr_mode_set),
    CINT_FWRAPPER_ENTRY(falcon_osr_mode_get),
    CINT_FWRAPPER_ENTRY(falcon_tsc_dig_lpbk_get),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rmt_lpbk_get),
    CINT_FWRAPPER_ENTRY(falcon_core_soft_reset),
    CINT_FWRAPPER_ENTRY(falcon_core_soft_reset_release),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pwrdn_set),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pwrdn_get),
    CINT_FWRAPPER_ENTRY(falcon_pmd_lane_swap),
    CINT_FWRAPPER_ENTRY(falcon_pmd_lane_swap_tx_get),
    CINT_FWRAPPER_ENTRY(falcon_pmd_loopback_get),
    CINT_FWRAPPER_ENTRY(falcon_tsc_identify),
    CINT_FWRAPPER_ENTRY(falcon_pmd_ln_h_rstb_pkill_override),
    CINT_FWRAPPER_ENTRY(falcon_lane_soft_reset_release),
    CINT_FWRAPPER_ENTRY(falcon_lane_soft_reset_release_get),
    CINT_FWRAPPER_ENTRY(falcon_lane_hard_soft_reset_release),
    CINT_FWRAPPER_ENTRY(falcon_clause72_control),
    CINT_FWRAPPER_ENTRY(falcon_clause72_control_get),
    CINT_FWRAPPER_ENTRY(falcon_pmd_cl72_receiver_status),
    CINT_FWRAPPER_ENTRY(falcon_tsc_ucode_init),
    CINT_FWRAPPER_ENTRY(falcon_pram_firmware_enable),
    CINT_FWRAPPER_ENTRY(falcon_pmd_reset_seq),
    CINT_FWRAPPER_ENTRY(falcon_pll_reset_enable_set),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_pll_range),
    CINT_FWRAPPER_ENTRY(falcon_tsc_signal_detect),
    CINT_FWRAPPER_ENTRY(falcon_force_tx_set_rst),
    CINT_FWRAPPER_ENTRY(falcon_force_tx_get_rst),
    CINT_FWRAPPER_ENTRY(falcon_force_rx_set_rst),
    CINT_FWRAPPER_ENTRY(falcon_force_rx_get_rst),
    CINT_FWRAPPER_ENTRY(falcon_tsc_ladder_setting_to_mV),
    CINT_FWRAPPER_ENTRY(falcon_electrical_idle_set),
    CINT_FWRAPPER_ENTRY(falcon_tsc_version),
    CINT_FWRAPPER_ENTRY(falcon_tsc_meas_eye_scan_done),
    CINT_FWRAPPER_ENTRY(falcon_tsc_stop_uc_lane),
    CINT_FWRAPPER_ENTRY(falcon_tsc_stop_uc_lane_status),
    CINT_FWRAPPER_ENTRY(falcon_tsc_request_stop_rx_adaptation),
    CINT_FWRAPPER_ENTRY(falcon_tsc_start_ucode_crc_calc),
    CINT_FWRAPPER_ENTRY(falcon_tsc_check_ucode_crc),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdbl_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdbls_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdwl_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdwls_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrbl_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrbls_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrwl_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrwls_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdbc_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdbcs_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdwc_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rdwcs_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrbc_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrbcs_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrwc_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_wrwcs_uc_var),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_usr_ctrl_disable_startup),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_usr_ctrl_disable_startup_dfe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_usr_ctrl_disable_steady_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_usr_ctrl_disable_steady_state_dfe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_reg_dump),
    CINT_FWRAPPER_ENTRY(falcon_tsc_uc_core_var_dump),
    CINT_FWRAPPER_ENTRY(falcon_tsc_uc_lane_var_dump),
    CINT_FWRAPPER_ENTRY(falcon_tsc_event_log_stop),
    CINT_FWRAPPER_ENTRY(falcon_tsc_event_log_readmem),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_config),
    CINT_FWRAPPER_ENTRY(falcon_tsc_set_uc_core_config),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_uc_core_config),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_core_config),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_core_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_core_state_hdr),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_core_state_line),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_core_state_legend),
    CINT_FWRAPPER_ENTRY(falcon_tsc_force_die_temperature),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_die_temperature),
    CINT_FWRAPPER_ENTRY(falcon_tsc_ucode_mdio_load),
    CINT_FWRAPPER_ENTRY(falcon_tsc_ucode_load_verify),
    CINT_FWRAPPER_ENTRY(falcon_tsc_ucode_crc_verify),
    CINT_FWRAPPER_ENTRY(falcon_tsc_init_pram_for_uc_load),
    CINT_FWRAPPER_ENTRY(falcon_tsc_finish_pram_load),
    CINT_FWRAPPER_ENTRY(falcon_tsc_config_shared_tx_pattern),
    CINT_FWRAPPER_ENTRY(falcon_tsc_core_config_for_iddq),
    CINT_FWRAPPER_ENTRY(falcon_tsc_core_pwrdn),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_mdio_mwr_reg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_set_uc_lane_cfg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_uc_lane_cfg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_configure_pll),
    CINT_FWRAPPER_ENTRY(falcon_tsc_write_tx_afe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_tx_afe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_validate_txfir_cfg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_eye_scan),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_lowber_eye),
    CINT_FWRAPPER_ENTRY(falcon_tsc_meas_lowber_eye),
    CINT_FWRAPPER_ENTRY(falcon_tsc_meas_eye_scan_start),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_eye_scan_stripe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_eye_scan_stripe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_eye_scan_header),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_eye_scan_footer),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_eye_scan_status),
    CINT_FWRAPPER_ENTRY(falcon_tsc_start_ber_scan_test),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_ber_scan_data),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_ber_scan_data),
    CINT_FWRAPPER_ENTRY(falcon_tsc_eye_margin_proj),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_lane_config),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_lane_debug_status),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_lane_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_lane_state_hdr),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_lane_state_legend),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_lock_status),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_cl93n72_status),
    CINT_FWRAPPER_ENTRY(falcon_tsc_tx_disable),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rx_restart),
    CINT_FWRAPPER_ENTRY(falcon_tsc_stop_rx_adaptation),
    CINT_FWRAPPER_ENTRY(falcon_tsc_write_rx_afe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_rx_afe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_tx_shared_patt_gen_en),
    CINT_FWRAPPER_ENTRY(falcon_tsc_config_tx_prbs),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_tx_prbs_config),
    CINT_FWRAPPER_ENTRY(falcon_tsc_tx_prbs_en),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_tx_prbs_en),
    CINT_FWRAPPER_ENTRY(falcon_tsc_tx_prbs_err_inject),
    CINT_FWRAPPER_ENTRY(falcon_tsc_config_rx_prbs),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_rx_prbs_config),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rx_prbs_en),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_rx_prbs_en),
    CINT_FWRAPPER_ENTRY(falcon_tsc_prbs_chk_lock_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_prbs_err_count_ll),
    CINT_FWRAPPER_ENTRY(falcon_tsc_prbs_err_count_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_lane_config_for_iddq),
    CINT_FWRAPPER_ENTRY(falcon_tsc_lane_pwrdn),
    CINT_FWRAPPER_ENTRY(falcon_tsc_tx_pi_freq_override),
    CINT_FWRAPPER_ENTRY(falcon_tsc_uc_active_enable),
    CINT_FWRAPPER_ENTRY(falcon_tsc_uc_reset),
    CINT_FWRAPPER_ENTRY(falcon_tsc_loop_timing),
    CINT_FWRAPPER_ENTRY(falcon_tsc_dig_lpbk),
    CINT_FWRAPPER_ENTRY(falcon_tsc_rmt_lpbk),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_mwr_reg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_wr_reg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_rdt_reg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_set_usr_ctrl_disable_startup),
    CINT_FWRAPPER_ENTRY(falcon_tsc_set_usr_ctrl_disable_steady_state),
    CINT_FWRAPPER_ENTRY(falcon_tsc_set_usr_ctrl_disable_startup_dfe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_set_usr_ctrl_disable_steady_state_dfe),
    CINT_FWRAPPER_ENTRY(falcon_tsc_tx_pi_jitt_gen),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_uc_cmd_return_immediate),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_uc_cmd),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_uc_cmd_with_data_return_immediate),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_uc_cmd_with_data),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_uc_control_return_immediate),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_uc_control),
    CINT_FWRAPPER_ENTRY(falcon_tsc_pmd_uc_diag_cmd),
    CINT_FWRAPPER_ENTRY(falcon_tsc_read_event_log),
    CINT_FWRAPPER_ENTRY(falcon_tsc_event_log_display),
    CINT_FWRAPPER_ENTRY(falcon_tsc_get_vco),
    CINT_FWRAPPER_ENTRY(falcon_tsc_apply_txfir_cfg),
    CINT_FWRAPPER_ENTRY(falcon_tsc_display_diag_data),
    { NULL }
};

/* Functions pointers section */
static cint_function_pointer_t __cint_function_pointers[1];



static cint_function_pointer_t __cint_function_pointers[] = 
{
    { NULL }
};

/* Structs section */
static void*
__cint_maddr__falcon_tsc_usr_ctrl_dfe_func_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_usr_ctrl_dfe_func_st* s = (struct falcon_tsc_usr_ctrl_dfe_func_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->dfe_tap1_adaptation);break;
        case 1: rv = &(s->dfe_fx_taps_adaptation);break;
        case 2: rv = &(s->dfe_fl_taps_adaptation);break;
        case 3: rv = &(s->dfe_dcd_adaptation);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_usr_ctrl_func_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_usr_ctrl_func_st* s = (struct falcon_tsc_usr_ctrl_func_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pf_adaptation);break;
        case 1: rv = &(s->pf2_adaptation);break;
        case 2: rv = &(s->dc_adaptation);break;
        case 3: rv = &(s->vga_adaptation);break;
        case 4: rv = &(s->slicer_voffset_tuning);break;
        case 5: rv = &(s->slicer_hoffset_tuning);break;
        case 6: rv = &(s->phase_offset_adaptation);break;
        case 7: rv = &(s->eye_adaptation);break;
        case 8: rv = &(s->all_adaptation);break;
        case 9: rv = &(s->reserved);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_uc_core_config_field_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_uc_core_config_field_st* s = (struct falcon_tsc_uc_core_config_field_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->core_cfg_from_pcs);break;
        case 1: rv = &(s->vco_rate);break;
        case 2: rv = &(s->reserved);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_uc_core_config_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_uc_core_config_st* s = (struct falcon_tsc_uc_core_config_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->field);break;
        case 1: rv = &(s->word);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_usr_ctrl_disable_functions_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_usr_ctrl_disable_functions_st* s = (struct falcon_tsc_usr_ctrl_disable_functions_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->field);break;
        case 1: rv = &(s->word);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_usr_ctrl_disable_dfe_functions_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_usr_ctrl_disable_dfe_functions_st* s = (struct falcon_tsc_usr_ctrl_disable_dfe_functions_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->field);break;
        case 1: rv = &(s->byte);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_uc_lane_config_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_uc_lane_config_st* s = (struct falcon_tsc_uc_lane_config_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->field);break;
        case 1: rv = &(s->word);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_eyescan_options_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_eyescan_options_st* s = (struct falcon_tsc_eyescan_options_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->linerate_in_khz);break;
        case 1: rv = &(s->timeout_in_milliseconds);break;
        case 2: rv = &(s->horz_max);break;
        case 3: rv = &(s->horz_min);break;
        case 4: rv = &(s->hstep);break;
        case 5: rv = &(s->vert_max);break;
        case 6: rv = &(s->vert_min);break;
        case 7: rv = &(s->vstep);break;
        case 8: rv = &(s->mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_uc_lane_config_field_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_uc_lane_config_field_st* s = (struct falcon_tsc_uc_lane_config_field_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->lane_cfg_from_pcs);break;
        case 1: rv = &(s->an_enabled);break;
        case 2: rv = &(s->dfe_on);break;
        case 3: rv = &(s->dfe_lp_mode);break;
        case 4: rv = &(s->force_brdfe_on);break;
        case 5: rv = &(s->media_type);break;
        case 6: rv = &(s->unreliable_los);break;
        case 7: rv = &(s->scrambling_dis);break;
        case 8: rv = &(s->reserved);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_detailed_lane_status_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    struct falcon_tsc_detailed_lane_status_st* s = (struct falcon_tsc_detailed_lane_status_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ppm);break;
        case 1: rv = &(s->main_tap_est);break;
        case 2: rv = &(s->prbs_chk_errcnt);break;
        case 3: rv = &(s->dsc_sm);break;
        case 4: rv = &(s->heye_left);break;
        case 5: rv = &(s->heye_right);break;
        case 6: rv = &(s->veye_upper);break;
        case 7: rv = &(s->veye_lower);break;
        case 8: rv = &(s->link_time);break;
        case 9: rv = &(s->temp_idx);break;
        case 10: rv = &(s->ams_tx_drv_hv_disable);break;
        case 11: rv = &(s->ams_tx_ana_rescal);break;
        case 12: rv = &(s->amp_ctrl);break;
        case 13: rv = &(s->pre_tap);break;
        case 14: rv = &(s->main_tap);break;
        case 15: rv = &(s->post1_tap);break;
        case 16: rv = &(s->post2_tap);break;
        case 17: rv = &(s->post3_tap);break;
        case 18: rv = &(s->sigdet);break;
        case 19: rv = &(s->pmd_lock);break;
        case 20: rv = &(s->vga);break;
        case 21: rv = &(s->pf);break;
        case 22: rv = &(s->pf2);break;
        case 23: rv = &(s->data_thresh);break;
        case 24: rv = &(s->phase_thresh);break;
        case 25: rv = &(s->lms_thresh);break;
        case 26: rv = &(s->ddq_hoffset);break;
        case 27: rv = &(s->ppq_hoffset);break;
        case 28: rv = &(s->llq_hoffset);break;
        case 29: rv = &(s->dp_hoffset);break;
        case 30: rv = &(s->dl_hoffset);break;
        case 31: rv = &(s->dfe);break;
        case 32: rv = &(s->dc_offset);break;
        case 33: rv = &(s->thctrl_dp);break;
        case 34: rv = &(s->thctrl_dn);break;
        case 35: rv = &(s->thctrl_zp);break;
        case 36: rv = &(s->thctrl_zn);break;
        case 37: rv = &(s->thctrl_l);break;
        case 38: rv = &(s->prbs_chk_en);break;
        case 39: rv = &(s->prbs_chk_order);break;
        case 40: rv = &(s->prbs_chk_lock);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_osr_mode_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    falcon_tsc_osr_mode_st* s = (falcon_tsc_osr_mode_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx);break;
        case 1: rv = &(s->tx);break;
        case 2: rv = &(s->tx_rx);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__power_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    power_status_t* s = (power_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pll_pwrdn);break;
        case 1: rv = &(s->tx_s_pwrdn);break;
        case 2: rv = &(s->rx_s_pwrdn);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_rev_id0_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    falcon_rev_id0_t* s = (falcon_rev_id0_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->revid_model);break;
        case 1: rv = &(s->revid_process);break;
        case 2: rv = &(s->revid_bonding);break;
        case 3: rv = &(s->revid_rev_number);break;
        case 4: rv = &(s->revid_rev_letter);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_rev_id1_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    falcon_rev_id1_t* s = (falcon_rev_id1_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->revid_eee);break;
        case 1: rv = &(s->revid_llp);break;
        case 2: rv = &(s->revid_pir);break;
        case 3: rv = &(s->revid_cl72);break;
        case 4: rv = &(s->revid_micro);break;
        case 5: rv = &(s->revid_mdio);break;
        case 6: rv = &(s->revid_multiplicity);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_lane_state_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    falcon_tsc_lane_state_st* s = (falcon_tsc_lane_state_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ucv_config);break;
        case 1: rv = &(s->rx_ppm);break;
        case 2: rv = &(s->p1_lvl);break;
        case 3: rv = &(s->m1_lvl);break;
        case 4: rv = &(s->link_time);break;
        case 5: rv = &(s->osr_mode);break;
        case 6: rv = &(s->sig_det);break;
        case 7: rv = &(s->rx_lock);break;
        case 8: rv = &(s->clk90);break;
        case 9: rv = &(s->clkp1);break;
        case 10: rv = &(s->pf_main);break;
        case 11: rv = &(s->pf_hiz);break;
        case 12: rv = &(s->pf_bst);break;
        case 13: rv = &(s->pf2_ctrl);break;
        case 14: rv = &(s->vga);break;
        case 15: rv = &(s->dc_offset);break;
        case 16: rv = &(s->p1_lvl_ctrl);break;
        case 17: rv = &(s->dfe1);break;
        case 18: rv = &(s->dfe2);break;
        case 19: rv = &(s->dfe3);break;
        case 20: rv = &(s->dfe4);break;
        case 21: rv = &(s->dfe5);break;
        case 22: rv = &(s->dfe6);break;
        case 23: rv = &(s->dfe1_dcd);break;
        case 24: rv = &(s->dfe2_dcd);break;
        case 25: rv = &(s->pe);break;
        case 26: rv = &(s->ze);break;
        case 27: rv = &(s->me);break;
        case 28: rv = &(s->po);break;
        case 29: rv = &(s->zo);break;
        case 30: rv = &(s->mo);break;
        case 31: rv = &(s->tx_ppm);break;
        case 32: rv = &(s->txfir_pre);break;
        case 33: rv = &(s->txfir_main);break;
        case 34: rv = &(s->txfir_post1);break;
        case 35: rv = &(s->txfir_post2);break;
        case 36: rv = &(s->txfir_post3);break;
        case 37: rv = &(s->heye_left);break;
        case 38: rv = &(s->heye_right);break;
        case 39: rv = &(s->veye_upper);break;
        case 40: rv = &(s->veye_lower);break;
        case 41: rv = &(s->br_pd_en);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__falcon_tsc_core_state_st(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    falcon_tsc_core_state_st* s = (falcon_tsc_core_state_st*) p;
    switch(mnum)
    {
        case 0: rv = &(s->core_reset);break;
        case 1: rv = &(s->pll_pwrdn);break;
        case 2: rv = &(s->uc_active);break;
        case 3: rv = &(s->comclk_mhz);break;
        case 4: rv = &(s->ucode_version);break;
        case 5: rv = &(s->ucode_minor_version);break;
        case 6: rv = &(s->afe_hardware_version);break;
        case 7: rv = &(s->temp_idx);break;
        case 8: rv = &(s->avg_tmon);break;
        case 9: rv = &(s->rescal);break;
        case 10: rv = &(s->vco_rate_mhz);break;
        case 11: rv = &(s->analog_vco_range);break;
        case 12: rv = &(s->pll_div);break;
        case 13: rv = &(s->pll_lock);break;
        case 14: rv = &(s->die_temp);break;
        default: rv = NULL; break;
    }
    return rv;
}


static cint_parameter_desc_t __cint_struct_members__falcon_tsc_usr_ctrl_dfe_func_st[] = 
{
    {"uint8_t", "dfe_tap1_adaptation", 0, 0},
    {"uint8_t", "dfe_fx_taps_adaptation", 0, 0},
    {"uint8_t", "dfe_fl_taps_adaptation", 0, 0},
    {"uint8_t", "dfe_dcd_adaptation", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_usr_ctrl_func_st[] = 
{
    {"uint16_t", "pf_adaptation", 0, 0},
    {"uint16_t", "pf2_adaptation", 0, 0},
    {"uint16_t", "dc_adaptation", 0, 0},
    {"uint16_t", "vga_adaptation", 0, 0},
    {"uint16_t", "slicer_voffset_tuning", 0, 0},
    {"uint16_t", "slicer_hoffset_tuning", 0, 0},
    {"uint16_t", "phase_offset_adaptation", 0, 0},
    {"uint16_t", "eye_adaptation", 0, 0},
    {"uint16_t", "all_adaptation", 0, 0},
    {"uint16_t", "reserved", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_uc_core_config_field_st[] = 
{
    {"uint8_t", "core_cfg_from_pcs", 0, 0},
    {"uint8_t", "vco_rate", 0, 0},
    {"uint8_t", "reserved", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_uc_core_config_st[] = 
{
    {"falcon_tsc_uc_core_config_field_st", "field", 0, 0},
    {"uint16_t", "word", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_usr_ctrl_disable_functions_st[] = 
{
    {"falcon_tsc_usr_ctrl_func_st", "field", 0, 0},
    {"uint16_t", "word", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_usr_ctrl_disable_dfe_functions_st[] = 
{
    {"falcon_tsc_usr_ctrl_dfe_func_st", "field", 0, 0},
    {"uint8_t", "byte", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_uc_lane_config_st[] = 
{
    {"falcon_tsc_uc_lane_config_field_st", "field", 0, 0},
    {"uint16_t", "word", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_eyescan_options_st[] = 
{
    {"uint32_t", "linerate_in_khz", 0, 0},
    {"uint16_t", "timeout_in_milliseconds", 0, 0},
    {"int8_t", "horz_max", 0, 0},
    {"int8_t", "horz_min", 0, 0},
    {"int8_t", "hstep", 0, 0},
    {"int8_t", "vert_max", 0, 0},
    {"int8_t", "vert_min", 0, 0},
    {"int8_t", "vstep", 0, 0},
    {"int8_t", "mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_uc_lane_config_field_st[] = 
{
    {"uint8_t", "lane_cfg_from_pcs", 0, 0},
    {"uint8_t", "an_enabled", 0, 0},
    {"uint8_t", "dfe_on", 0, 0},
    {"uint8_t", "dfe_lp_mode", 0, 0},
    {"uint8_t", "force_brdfe_on", 0, 0},
    {"uint8_t", "media_type", 0, 0},
    {"uint8_t", "unreliable_los", 0, 0},
    {"uint8_t", "scrambling_dis", 0, 0},
    {"uint8_t", "reserved", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_detailed_lane_status_st[] = 
{
    {"USR_DOUBLE", "ppm", 0, 0},
    {"USR_DOUBLE", "main_tap_est", 0, 0},
    {"uint32_t", "prbs_chk_errcnt", 0, 0},
    {"uint16_t", "dsc_sm", 0, 0},
    {"uint16_t", "heye_left", 0, 0},
    {"uint16_t", "heye_right", 0, 0},
    {"uint16_t", "veye_upper", 0, 0},
    {"uint16_t", "veye_lower", 0, 0},
    {"uint16_t", "link_time", 0, 0},
    {"uint8_t", "temp_idx", 0, 0},
    {"uint8_t", "ams_tx_drv_hv_disable", 0, 0},
    {"uint8_t", "ams_tx_ana_rescal", 0, 0},
    {"uint8_t", "amp_ctrl", 0, 0},
    {"uint8_t", "pre_tap", 0, 0},
    {"uint8_t", "main_tap", 0, 0},
    {"uint8_t", "post1_tap", 0, 0},
    {"int8_t", "post2_tap", 0, 0},
    {"int8_t", "post3_tap", 0, 0},
    {"uint8_t", "sigdet", 0, 0},
    {"uint8_t", "pmd_lock", 0, 0},
    {"uint8_t", "vga", 0, 0},
    {"uint8_t", "pf", 0, 0},
    {"uint8_t", "pf2", 0, 0},
    {"int8_t", "data_thresh", 0, 0},
    {"int8_t", "phase_thresh", 0, 0},
    {"int8_t", "lms_thresh", 0, 0},
    {"uint8_t", "ddq_hoffset", 0, 0},
    {"uint8_t", "ppq_hoffset", 0, 0},
    {"uint8_t", "llq_hoffset", 0, 0},
    {"uint8_t", "dp_hoffset", 0, 0},
    {"uint8_t", "dl_hoffset", 0, 0},
    {"int8_t", "dfe", 0, 0},
    {"int8_t", "dc_offset", 0, 0},
    {"int8_t", "thctrl_dp", 0, 0},
    {"int8_t", "thctrl_dn", 0, 0},
    {"int8_t", "thctrl_zp", 0, 0},
    {"int8_t", "thctrl_zn", 0, 0},
    {"int8_t", "thctrl_l", 0, 0},
    {"uint8_t", "prbs_chk_en", 0, 0},
    {"uint8_t", "prbs_chk_order", 0, 0},
    {"uint8_t", "prbs_chk_lock", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_osr_mode_st[] = 
{
    {"uint8_t", "rx", 0, 0},
    {"uint8_t", "tx", 0, 0},
    {"uint8_t", "tx_rx", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__power_status_t[] = 
{
    {"int8_t", "pll_pwrdn", 0, 0},
    {"int8_t", "tx_s_pwrdn", 0, 0},
    {"int8_t", "rx_s_pwrdn", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_rev_id0_t[] = 
{
    {"int8_t", "revid_model", 0, 0},
    {"int8_t", "revid_process", 0, 0},
    {"int8_t", "revid_bonding", 0, 0},
    {"int8_t", "revid_rev_number", 0, 0},
    {"int8_t", "revid_rev_letter", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_rev_id1_t[] = 
{
    {"int8_t", "revid_eee", 0, 0},
    {"int8_t", "revid_llp", 0, 0},
    {"int8_t", "revid_pir", 0, 0},
    {"int8_t", "revid_cl72", 0, 0},
    {"int8_t", "revid_micro", 0, 0},
    {"int8_t", "revid_mdio", 0, 0},
    {"int8_t", "revid_multiplicity", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_lane_state_st[] = 
{
    {"uint16_t", "ucv_config", 0, 0},
    {"int16_t", "rx_ppm", 0, 0},
    {"int16_t", "p1_lvl", 0, 0},
    {"int16_t", "m1_lvl", 0, 0},
    {"uint16_t", "link_time", 0, 0},
    {"falcon_tsc_osr_mode_st", "osr_mode", 0, 0},
    {"uint8_t", "sig_det", 0, 0},
    {"uint8_t", "rx_lock", 0, 0},
    {"int8_t", "clk90", 0, 0},
    {"int8_t", "clkp1", 0, 0},
    {"int8_t", "pf_main", 0, 0},
    {"int8_t", "pf_hiz", 0, 0},
    {"int8_t", "pf_bst", 0, 0},
    {"int8_t", "pf2_ctrl", 0, 0},
    {"int8_t", "vga", 0, 0},
    {"int8_t", "dc_offset", 0, 0},
    {"int8_t", "p1_lvl_ctrl", 0, 0},
    {"int8_t", "dfe1", 0, 0},
    {"int8_t", "dfe2", 0, 0},
    {"int8_t", "dfe3", 0, 0},
    {"int8_t", "dfe4", 0, 0},
    {"int8_t", "dfe5", 0, 0},
    {"int8_t", "dfe6", 0, 0},
    {"int8_t", "dfe1_dcd", 0, 0},
    {"int8_t", "dfe2_dcd", 0, 0},
    {"int8_t", "pe", 0, 0},
    {"int8_t", "ze", 0, 0},
    {"int8_t", "me", 0, 0},
    {"int8_t", "po", 0, 0},
    {"int8_t", "zo", 0, 0},
    {"int8_t", "mo", 0, 0},
    {"int16_t", "tx_ppm", 0, 0},
    {"int8_t", "txfir_pre", 0, 0},
    {"int8_t", "txfir_main", 0, 0},
    {"int8_t", "txfir_post1", 0, 0},
    {"int8_t", "txfir_post2", 0, 0},
    {"int8_t", "txfir_post3", 0, 0},
    {"uint16_t", "heye_left", 0, 0},
    {"uint16_t", "heye_right", 0, 0},
    {"uint16_t", "veye_upper", 0, 0},
    {"uint16_t", "veye_lower", 0, 0},
    {"uint8_t", "br_pd_en", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__falcon_tsc_core_state_st[] = 
{
    {"uint8_t", "core_reset", 0, 0},
    {"uint8_t", "pll_pwrdn", 0, 0},
    {"uint8_t", "uc_active", 0, 0},
    {"uint16_t", "comclk_mhz", 0, 0},
    {"uint16_t", "ucode_version", 0, 0},
    {"uint8_t", "ucode_minor_version", 0, 0},
    {"uint8_t", "afe_hardware_version", 0, 0},
    {"uint8_t", "temp_idx", 0, 0},
    {"uint16_t", "avg_tmon", 0, 0},
    {"uint8_t", "rescal", 0, 0},
    {"uint16_t", "vco_rate_mhz", 0, 0},
    {"uint8_t", "analog_vco_range", 0, 0},
    {"uint8_t", "pll_div", 0, 0},
    {"uint8_t", "pll_lock", 0, 0},
    {"int16_t", "die_temp", 0, 0},
    { NULL }
};


static cint_struct_type_t __cint_structures[] =
{
    {
    "falcon_tsc_usr_ctrl_dfe_func_st",
    sizeof(struct falcon_tsc_usr_ctrl_dfe_func_st),
    __cint_struct_members__falcon_tsc_usr_ctrl_dfe_func_st,
    __cint_maddr__falcon_tsc_usr_ctrl_dfe_func_st
    },
    {
    "falcon_tsc_usr_ctrl_func_st",
    sizeof(struct falcon_tsc_usr_ctrl_func_st),
    __cint_struct_members__falcon_tsc_usr_ctrl_func_st,
    __cint_maddr__falcon_tsc_usr_ctrl_func_st
    },
    {
    "falcon_tsc_uc_core_config_field_st",
    sizeof(struct falcon_tsc_uc_core_config_field_st),
    __cint_struct_members__falcon_tsc_uc_core_config_field_st,
    __cint_maddr__falcon_tsc_uc_core_config_field_st
    },
    {
    "falcon_tsc_uc_core_config_st",
    sizeof(struct falcon_tsc_uc_core_config_st),
    __cint_struct_members__falcon_tsc_uc_core_config_st,
    __cint_maddr__falcon_tsc_uc_core_config_st
    },
    {
    "falcon_tsc_usr_ctrl_disable_functions_st",
    sizeof(struct falcon_tsc_usr_ctrl_disable_functions_st),
    __cint_struct_members__falcon_tsc_usr_ctrl_disable_functions_st,
    __cint_maddr__falcon_tsc_usr_ctrl_disable_functions_st
    },
    {
    "falcon_tsc_usr_ctrl_disable_dfe_functions_st",
    sizeof(struct falcon_tsc_usr_ctrl_disable_dfe_functions_st),
    __cint_struct_members__falcon_tsc_usr_ctrl_disable_dfe_functions_st,
    __cint_maddr__falcon_tsc_usr_ctrl_disable_dfe_functions_st
    },
    {
    "falcon_tsc_uc_lane_config_st",
    sizeof(struct falcon_tsc_uc_lane_config_st),
    __cint_struct_members__falcon_tsc_uc_lane_config_st,
    __cint_maddr__falcon_tsc_uc_lane_config_st
    },
    {
    "falcon_tsc_eyescan_options_st",
    sizeof(struct falcon_tsc_eyescan_options_st),
    __cint_struct_members__falcon_tsc_eyescan_options_st,
    __cint_maddr__falcon_tsc_eyescan_options_st
    },
    {
    "falcon_tsc_uc_lane_config_field_st",
    sizeof(struct falcon_tsc_uc_lane_config_field_st),
    __cint_struct_members__falcon_tsc_uc_lane_config_field_st,
    __cint_maddr__falcon_tsc_uc_lane_config_field_st
    },
    {
    "falcon_tsc_detailed_lane_status_st",
    sizeof(struct falcon_tsc_detailed_lane_status_st),
    __cint_struct_members__falcon_tsc_detailed_lane_status_st,
    __cint_maddr__falcon_tsc_detailed_lane_status_st
    },
    {
    "falcon_tsc_osr_mode_st",
    sizeof(falcon_tsc_osr_mode_st),
    __cint_struct_members__falcon_tsc_osr_mode_st,
    __cint_maddr__falcon_tsc_osr_mode_st
    },
    {
    "power_status_t",
    sizeof(power_status_t),
    __cint_struct_members__power_status_t,
    __cint_maddr__power_status_t
    },
    {
    "falcon_rev_id0_t",
    sizeof(falcon_rev_id0_t),
    __cint_struct_members__falcon_rev_id0_t,
    __cint_maddr__falcon_rev_id0_t
    },
    {
    "falcon_rev_id1_t",
    sizeof(falcon_rev_id1_t),
    __cint_struct_members__falcon_rev_id1_t,
    __cint_maddr__falcon_rev_id1_t
    },
    {
    "falcon_tsc_lane_state_st",
    sizeof(falcon_tsc_lane_state_st),
    __cint_struct_members__falcon_tsc_lane_state_st,
    __cint_maddr__falcon_tsc_lane_state_st
    },
    {
    "falcon_tsc_core_state_st",
    sizeof(falcon_tsc_core_state_st),
    __cint_struct_members__falcon_tsc_core_state_st,
    __cint_maddr__falcon_tsc_core_state_st
    },
    { NULL }
};


/* Enums section */

static cint_enum_type_t __cint_enums[] =
{
    { NULL }
};

/* Defines section */
static cint_constants_t __cint_constants[] =
{
    { "SRDS_DIAG_LANE", SRDS_DIAG_LANE },
    { "SRDS_DIAG_CORE", SRDS_DIAG_CORE },
    { "SRDS_DIAG_EVENT", SRDS_DIAG_EVENT },
    { "SRDS_DIAG_EYE", SRDS_DIAG_EYE },
    { "SRDS_DIAG_REG_CORE", SRDS_DIAG_REG_CORE },
    { "SRDS_DIAG_REG_LANE", SRDS_DIAG_REG_LANE },
    { "SRDS_DIAG_UC_CORE", SRDS_DIAG_UC_CORE },
    { "SRDS_DIAG_UC_LANE", SRDS_DIAG_UC_LANE },
    { "SRDS_DIAG_LANE_DEBUG", SRDS_DIAG_LANE_DEBUG },
    { "SRDS_DIAG_BER_VERT", SRDS_DIAG_BER_VERT },
    { "SRDS_DIAG_BER_HORZ", SRDS_DIAG_BER_HORZ },
    { NULL }
};


/* Typedefs section */
static cint_parameter_desc_t __cint_typedefs[] =
{
    { NULL }
};


cint_data_t falcon_phymod_tier1_cint_data =
{    
    NULL,
    __cint_functions,
    __cint_structures,
    __cint_enums,
    __cint_typedefs,
    __cint_constants,
    __cint_function_pointers,
};


#endif /* defined(FALCON_PHYMOD_TIER1_SUPPORT) */

#endif /* defined(INCLUDE_LIB_CINT) */
