;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SLT -4, 80
	CMP 77, <170
	CMP -207, <-120
	SUB @0, @2
	SPL -100, -600
	SPL -100, -600
	ADD -100, -600
	SUB @-127, 100
	JMZ @-107, 106
	JMP 0, <532
	SUB #72, @76
	SLT <-30, 9
	SUB @0, @2
	SUB @0, @2
	MOV #0, -0
	SPL -2, <-0
	ADD 210, 60
	SUB <10, @80
	SUB @21, 3
	SLT -127, 100
	SUB 300, 96
	SUB 300, 96
	JMP <3
	SPL 300, 96
	ADD 210, 60
	SUB 300, 96
	JMP @3
	DJN 0, <332
	DJN 0, <332
	CMP 300, 96
	SPL 0, <402
	MOV 210, 60
	SUB -7, <-120
	SUB -907, <-120
	MOV <12, @10
	SUB 151, -170
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	JMZ 0, -0
