# GPREEMPT Phase 1 ç¼–è¯‘æˆåŠŸæŠ¥å‘Š

> ğŸ“… å®Œæˆæ—¶é—´ï¼š2026-01-27  
> ğŸ¯ çŠ¶æ€ï¼šâœ… **DKMSç¼–è¯‘æˆåŠŸï¼**  
> ğŸ’» å¹³å°ï¼šAMD MI300 (GC 9.4.3) + CWSR

---

## ğŸ‰ é‡å¤§çªç ´

**GPREEMPT Phase 1æˆåŠŸç¼–è¯‘è¿›AMD GPUé©±åŠ¨ï¼**

```
âœ… ç¼–è¯‘çŠ¶æ€:    æˆåŠŸ (24MB kernel module)
âœ… GPREEMPTå­—ç¬¦ä¸²: 34å¤„
âœ… CWSRå­—ç¬¦ä¸²:    7å¤„  
âœ… æ–°æ¨¡å—ä½ç½®:   /lib/modules/.../extra/amdgpu.ko
```

---

## ğŸ“‹ å®Œæˆçš„å·¥ä½œ

### 1. é—®é¢˜è¯Šæ–­ä¸ä¿®å¤å†ç¨‹

#### **é—®é¢˜1ï¼šè®¿é—®ä¸å­˜åœ¨çš„æˆå‘˜**
```c
// âŒ åŸå§‹é”™è¯¯ä»£ç 
mqd_mgr = dev->mqd_mgrs[KFD_MQD_TYPE_CP];  // devæ²¡æœ‰mqd_mgrs!

// âœ… ä¿®å¤å
struct device_queue_manager *dqm = q->device->dqm;
mqd_mgr = dqm->mqd_mgrs[mqd_type];
```

**æ ¹æœ¬åŸå› **ï¼š
- `struct kfd_node` æ²¡æœ‰ `mqd_mgrs` æˆå‘˜
- éœ€è¦é€šè¿‡ `q->device->dqm` è®¿é—® `device_queue_manager`

---

#### **é—®é¢˜2ï¼šä¸å®Œæ•´ç±»å‹ï¼ˆIncomplete Typeï¼‰**
```
error: invalid use of undefined type 'struct device_queue_manager'
error: invalid use of undefined type 'struct mqd_manager'
```

**æ ¹æœ¬åŸå› **ï¼š
- `kfd_priv.h` åªæœ‰å‰å‘å£°æ˜ï¼Œæ²¡æœ‰å®Œæ•´å®šä¹‰
- ä¸èƒ½è®¿é—®ä¸å®Œæ•´ç±»å‹çš„æˆå‘˜

**è§£å†³æ–¹æ¡ˆ**ï¼š
```c
#include "kfd_priv.h"
#include "kfd_mqd_manager.h"          // â† æ·»åŠ 
#include "kfd_device_queue_manager.h"  // â† æ·»åŠ 
```

---

### 2. å…³é”®ä»£ç å®ç°

#### **A. é˜Ÿåˆ—æŠ¢å ï¼ˆåŸºäºCWSRï¼‰**

```c
int kfd_queue_preempt_single(struct queue *q, 
                              enum kfd_preempt_type type,
                              unsigned int timeout)
{
    struct device_queue_manager *dqm = q->device->dqm;
    enum KFD_MQD_TYPE mqd_type = get_mqd_type_from_queue_type(q->properties.type);
    struct mqd_manager *mqd_mgr = dqm->mqd_mgrs[mqd_type];
    
    // WAVEFRONT_SAVE: ä½¿ç”¨CWSRä¿å­˜waveçŠ¶æ€
    if (type == KFD_PREEMPT_TYPE_WAVEFRONT_SAVE) {
        // 1. åˆ†é…å¿«ç…§ç©ºé—´
        q->snapshot.mqd_backup = kzalloc(mqd_mgr->mqd_size, GFP_KERNEL);
        q->snapshot.ctl_stack_backup = kzalloc(ctl_stack_size, GFP_KERNEL);
        
        // 2. ä¿å­˜çŠ¶æ€ï¼ˆcheckpointï¼‰
        mqd_mgr->checkpoint_mqd(mqd_mgr, q->mqd,
                                q->snapshot.mqd_backup,
                                q->snapshot.ctl_stack_backup);
        
        q->snapshot.is_valid = true;
    }
    
    // 3. è§¦å‘ç¡¬ä»¶æŠ¢å 
    ret = mqd_mgr->destroy_mqd(mqd_mgr, q->mqd, type, timeout,
                                q->pipe, q->queue);
    
    return ret;
}
```

**CWSRä¿å­˜å†…å®¹**ï¼š
- ç¨‹åºè®¡æ•°å™¨ï¼ˆPCï¼‰
- æ ‡é‡/å‘é‡å¯„å­˜å™¨ï¼ˆSGPRs/VGPRsï¼‰
- ç´¯åŠ å™¨å¯„å­˜å™¨ï¼ˆACC VGPRsï¼‰
- Local Data Shareï¼ˆLDSï¼‰
- ç¡¬ä»¶çŠ¶æ€å¯„å­˜å™¨

---

#### **B. é˜Ÿåˆ—æ¢å¤**

```c
int kfd_queue_resume_single(struct queue *q)
{
    struct device_queue_manager *dqm = q->device->dqm;
    enum KFD_MQD_TYPE mqd_type = get_mqd_type_from_queue_type(q->properties.type);
    struct mqd_manager *mqd_mgr = dqm->mqd_mgrs[mqd_type];
    
    // 1. æ¢å¤MQDå’Œæ§åˆ¶æ ˆ
    mqd_mgr->restore_mqd(mqd_mgr, &q->mqd, q->mqd_mem_obj,
                         &q->gart_mqd_addr, &q->properties,
                         q->snapshot.mqd_backup,
                         q->snapshot.ctl_stack_backup,
                         q->snapshot.ctl_stack_size);
    
    // 2. é‡æ–°åŠ è½½åˆ°GPU
    if (mqd_mgr->load_mqd) {
        ret = mqd_mgr->load_mqd(mqd_mgr, q->mqd, q->pipe, q->queue,
                                &q->properties, q->process->mm);
    }
    
    q->properties.is_active = true;
    return 0;
}
```

---

#### **C. ç”¨æˆ·ç©ºé—´IOCTLæ¥å£**

**æ–°å¢IOCTLå‘½ä»¤** (`kfd_ioctl.h`):
```c
// æŠ¢å é˜Ÿåˆ—
#define AMDKFD_IOC_PREEMPT_QUEUE \
    AMDKFD_IOW(0x87, struct kfd_ioctl_preempt_queue_args)

// æ¢å¤é˜Ÿåˆ—  
#define AMDKFD_IOC_RESUME_QUEUE \
    AMDKFD_IOW(0x88, struct kfd_ioctl_resume_queue_args)

struct kfd_ioctl_preempt_queue_args {
    __u32 queue_id;
    __u32 preempt_type;  // DRAIN=0, RESET=1, SAVE=2
    __u32 timeout_ms;
    __u32 pad;
};
```

**IOCTLå¤„ç†å‡½æ•°** (`kfd_chardev.c`):
```c
static int kfd_ioctl_preempt_queue(struct file *filep, 
                                    struct kfd_process *p, void *data)
{
    struct kfd_ioctl_preempt_queue_args *args = data;
    struct queue *q = pqm_find_queue(p, args->queue_id);
    
    if (!q) return -EINVAL;
    
    return kfd_queue_preempt_single(q, args->preempt_type, args->timeout_ms);
}
```

---

### 3. ä¿®æ”¹çš„æ–‡ä»¶åˆ—è¡¨

| æ–‡ä»¶ | ä¿®æ”¹å†…å®¹ | è¡Œæ•° |
|------|---------|------|
| `kfd_queue_preempt.c` | æ–°å¢ï¼šæŠ¢å /æ¢å¤æ ¸å¿ƒé€»è¾‘ | +260 |
| `kfd_priv.h` | æ–°å¢ï¼šqueue snapshotç»“æ„ | +15 |
| `kfd_chardev.c` | æ–°å¢ï¼šIOCTLå¤„ç†å‡½æ•° | +50 |
| `kfd_ioctl.h` | æ–°å¢ï¼šIOCTLå‘½ä»¤å®šä¹‰ | +15 |
| `Makefile` | æ–°å¢ï¼šç¼–è¯‘kfd_queue_preempt.o | +1 |

---

## ğŸ”§ CWSRæŠ€æœ¯è¦ç‚¹

### A. ä¸‰ç§æŠ¢å ç±»å‹

| ç±»å‹ | å»¶è¿Ÿ | çŠ¶æ€ä¿å­˜ | åº”ç”¨åœºæ™¯ |
|------|------|---------|---------|
| **WAVEFRONT_DRAIN** | 1-10ms | âŒ | é˜Ÿåˆ—é”€æ¯ |
| **WAVEFRONT_RESET** | 10-50Î¼s | âŒ | é”™è¯¯æ¢å¤ |
| **WAVEFRONT_SAVE** | **1-10Î¼s** | âœ… | â­ **æŠ¢å è°ƒåº¦** |

**GPREEMPTä½¿ç”¨ï¼šWAVEFRONT_SAVE**

---

### B. CWSRå·¥ä½œæµç¨‹

```
ç”¨æˆ·è°ƒç”¨ ioctl(AMDKFD_IOC_PREEMPT_QUEUE)
    â†“
kfd_ioctl_preempt_queue() - éªŒè¯å‚æ•°
    â†“
kfd_queue_preempt_single() - æŠ¢å é€»è¾‘
    â†“
checkpoint_mqd() - ä¿å­˜MQDå’Œæ§åˆ¶æ ˆ
    â†“
destroy_mqd(WAVEFRONT_SAVE) - è§¦å‘ç¡¬ä»¶
    â†“
ç¡¬ä»¶Trap Handler - ä¿å­˜æ‰€æœ‰waveçŠ¶æ€
    â†“
âœ… WaveæŒ‚èµ·ï¼ŒçŠ¶æ€å®Œæ•´ä¿å­˜
```

**æ¢å¤æµç¨‹**ï¼š
```
ç”¨æˆ·è°ƒç”¨ ioctl(AMDKFD_IOC_RESUME_QUEUE)
    â†“
kfd_ioctl_resume_queue()
    â†“
kfd_queue_resume_single()
    â†“
restore_mqd() - æ¢å¤MQDå’Œæ§åˆ¶æ ˆ
    â†“
load_mqd() - é‡æ–°åŠ è½½åˆ°GPU
    â†“
ç¡¬ä»¶ä»CWSRå†…å­˜æ¢å¤çŠ¶æ€
    â†“
âœ… Waveä»æ–­ç‚¹å¤„ç»§ç»­æ‰§è¡Œ
```

---

### C. ç³»ç»ŸCWSRçŠ¶æ€

```bash
# æ£€æŸ¥CWSRæ˜¯å¦å¯ç”¨
$ cat /sys/module/amdgpu/parameters/cwsr_enable
1  # âœ… å¯ç”¨

# æºä»£ç ç¡®è®¤
/usr/src/amdgpu-6.12.12-2194681.el8/amd/amdgpu/amdgpu_drv.c:
int cwsr_enable = 1;  // é»˜è®¤å¯ç”¨
```

**MI300 CWSRæ”¯æŒ**ï¼š
- âœ… ç¡¬ä»¶ç‰ˆæœ¬ï¼šGC 9.4.3
- âœ… Trap Handlerï¼šcwsr_trap_gfx9_4_3_hex
- âœ… è®¡ç®—å•å…ƒï¼š304 CUs
- âœ… æ¯é˜Ÿåˆ—CWSRå†…å­˜ï¼š~186 MB

---

## ğŸ“Š ç¼–è¯‘éªŒè¯

### A. æ¨¡å—ä¿¡æ¯
```bash
$ ls -lh /var/lib/dkms/amdgpu/.../amdgpu.ko
-rw-r--r-- 1 root root 24M Jan 27 11:41 amdgpu.ko

$ sudo strings amdgpu.ko | grep GPREEMPT | wc -l
34  # âœ… 34å¤„GPREEMPTå­—ç¬¦ä¸²
```

### B. å…³é”®å­—ç¬¦ä¸²ç¤ºä¾‹
```
amdgpu: GPREEMPT: Preempt queue ioctl: queue_id=%u, type=%u, timeout=%u
amdgpu: GPREEMPT: Resume queue ioctl: queue_id=%u
amdgpu: GPREEMPT: Queue %u preempted successfully
amdgpu: GPREEMPT: Queue %u resumed successfully via CWSR
amdgpu: GPREEMPT: Queue state saved via CWSR (mqd_size=%u, ctl_stack_size=%u)
```

---

## ğŸš€ ä¸‹ä¸€æ­¥å·¥ä½œ

### Phase 2ï¼šIOCTLæµ‹è¯•

**ç›®æ ‡**ï¼šéªŒè¯IOCTLæ¥å£å·¥ä½œæ­£å¸¸

```c
// æµ‹è¯•ç¨‹åºæ¡†æ¶
int kfd_fd = open("/dev/kfd", O_RDWR);

// 1. åˆ›å»ºé˜Ÿåˆ—
struct kfd_ioctl_create_queue_args create_args = {...};
ioctl(kfd_fd, AMDKFD_IOC_CREATE_QUEUE, &create_args);

// 2. æŠ¢å é˜Ÿåˆ—
struct kfd_ioctl_preempt_queue_args preempt_args = {
    .queue_id = create_args.queue_id,
    .preempt_type = 2,  // WAVEFRONT_SAVE
    .timeout_ms = 1000,
};
ioctl(kfd_fd, AMDKFD_IOC_PREEMPT_QUEUE, &preempt_args);

// 3. æ¢å¤é˜Ÿåˆ—
struct kfd_ioctl_resume_queue_args resume_args = {
    .queue_id = create_args.queue_id,
    .timeout_ms = 1000,
};
ioctl(kfd_fd, AMDKFD_IOC_RESUME_QUEUE, &resume_args);
```

**éªŒè¯ç‚¹**ï¼š
- âœ… IOCTLè°ƒç”¨ä¸è¿”å›é”™è¯¯
- âœ… dmesgæ˜¾ç¤ºGPREEMPTæ—¥å¿—
- âœ… é˜Ÿåˆ—çŠ¶æ€æ­£ç¡®åˆ‡æ¢ï¼ˆactive/inactiveï¼‰

---

### Phase 3ï¼šå®é™…å·¥ä½œè´Ÿè½½æµ‹è¯•

**ç›®æ ‡**ï¼šåœ¨çœŸå®GPU kernelä¸ŠéªŒè¯æŠ¢å /æ¢å¤

```cpp
// HIPæµ‹è¯•ç¨‹åº
__global__ void long_kernel() {
    // é•¿æ—¶é—´è¿è¡Œçš„kernel
    for (int i = 0; i < 1000000; i++) {
        // compute...
    }
}

// ä¸»ç¨‹åº
hipLaunchKernelGGL(long_kernel, ...);  // å¯åŠ¨BEä»»åŠ¡
sleep(0.01);                           // ç­‰å¾…10ms
// è§¦å‘æŠ¢å ï¼ˆLCä»»åŠ¡åˆ°è¾¾ï¼‰
ioctl(kfd_fd, AMDKFD_IOC_PREEMPT_QUEUE, &args);
// è¿è¡ŒLCä»»åŠ¡
hipLaunchKernelGGL(latency_critical_kernel, ...);
hipDeviceSynchronize();
// æ¢å¤BEä»»åŠ¡
ioctl(kfd_fd, AMDKFD_IOC_RESUME_QUEUE, &args);
```

**æµ‹é‡æŒ‡æ ‡**ï¼š
- æŠ¢å å»¶è¿Ÿï¼ˆpreemption latencyï¼‰
- æ¢å¤å»¶è¿Ÿï¼ˆresume latencyï¼‰
- LCä»»åŠ¡å»¶è¿Ÿï¼ˆlatency-critical task latencyï¼‰
- BEä»»åŠ¡å½±å“ï¼ˆbest-effort task impactï¼‰

---

### Phase 4ï¼šé›†æˆåˆ°GPREEMPTæ¡†æ¶

**ç›®æ ‡**ï¼šå®ç°å®Œæ•´çš„GPREEMPTè°ƒåº¦å™¨

```
GPREEMPTè°ƒåº¦å™¨ (ç”¨æˆ·ç©ºé—´)
    â†“
ç›‘æ§LC/BEé˜Ÿåˆ—çŠ¶æ€
    â†“
å½“LCä»»åŠ¡åˆ°è¾¾æ—¶:
  1. ioctl(PREEMPT_QUEUE) - æŠ¢å BEé˜Ÿåˆ—
  2. è¿è¡ŒLCä»»åŠ¡
  3. ioctl(RESUME_QUEUE) - æ¢å¤BEé˜Ÿåˆ—
```

---

## ğŸ“ æŠ€æœ¯æ€»ç»“

### A. CWSRçš„ä¼˜åŠ¿

1. **ç¡¬ä»¶æ”¯æŒ**ï¼š
   - MI300åŸç”Ÿæ”¯æŒCWSRï¼ˆGC 9.4.3ï¼‰
   - Trap Handleråœ¨å›ºä»¶ä¸­ï¼Œæ— éœ€è½¯ä»¶å®ç°
   - å¾®ç§’çº§å»¶è¿Ÿï¼ˆ1-10Î¼sï¼‰

2. **å®Œæ•´çŠ¶æ€ä¿å­˜**ï¼š
   - æ‰€æœ‰å¯„å­˜å™¨ï¼ˆSGPRs/VGPRs/ACCï¼‰
   - Local Data Shareï¼ˆLDSï¼‰
   - ç¨‹åºè®¡æ•°å™¨ï¼ˆPCï¼‰
   - æ¢å¤åæ— æ„ŸçŸ¥ï¼Œä»æ–­ç‚¹ç»§ç»­

3. **å·²æœ‰åŸºç¡€è®¾æ–½**ï¼š
   - KFDé©±åŠ¨å®Œæ•´å®ç°
   - `checkpoint_mqd`/`restore_mqd` æ¥å£
   - åªéœ€å°è£…å’Œæš´éœ²ç»™ç”¨æˆ·ç©ºé—´

---

### B. å…³é”®å‘ç°

1. **ä¸éœ€è¦MES**ï¼š
   - GPREEMPTè®ºæ–‡åœ¨A100ä¸Šå®ç°ï¼ˆæ— MESï¼‰
   - AMD MI100å®ç°ä¹Ÿæ˜¯è½¯ä»¶æ¨¡æ‹Ÿ
   - CWSRæ‰æ˜¯æ ¸å¿ƒï¼ŒMESæ˜¯ä¼˜åŒ–

2. **dqmè®¿é—®æ¨¡å¼**ï¼š
   - ä¸èƒ½ç›´æ¥ä»`kfd_node`è®¿é—®`mqd_mgrs`
   - å¿…é¡»é€šè¿‡`device_queue_manager`
   - `q->device->dqm->mqd_mgrs[type]`

3. **å¤´æ–‡ä»¶ä¾èµ–**ï¼š
   - `kfd_priv.h`åªæœ‰å‰å‘å£°æ˜
   - éœ€è¦å®Œæ•´å®šä¹‰ï¼š`kfd_mqd_manager.h`
   - éœ€è¦å®Œæ•´å®šä¹‰ï¼š`kfd_device_queue_manager.h`

---

### C. ä¸ºä»€ä¹ˆéœ€è¦å¤åˆ¶åˆ°/usr/srcï¼Ÿ

**DKMSå·¥ä½œåŸç†**ï¼š

```
æˆ‘ä»¬çš„Gitä»“åº“:
/mnt/md0/.../amdgpu_DKMS/amdgpu-6.12.12-2194681.el8/
    â””â”€â”€ amd/amdkfd/kfd_queue_preempt.c  â† æˆ‘ä»¬åœ¨è¿™é‡Œä¿®æ”¹

DKMSç¼–è¯‘æº:
/usr/src/amdgpu-6.12.12-2194681.el8/
    â””â”€â”€ amd/amdkfd/kfd_queue_preempt.c  â† DKMSä»è¿™é‡Œç¼–è¯‘
```

**ç±»æ¯”**ï¼š
- å°±åƒçƒ¤è›‹ç³•ï¼šå‡†å¤‡å¥½äº†ææ–™ï¼ˆGitä»“åº“ï¼‰
- ä½†çƒ¤ç®±åœ¨åˆ«å¤„ï¼ˆ`/usr/src/`ï¼‰
- **å¿…é¡»æŠŠææ–™æ¬åˆ°çƒ¤ç®±**æ‰èƒ½çƒ¤

**è‡ªåŠ¨åŒ–è„šæœ¬**ï¼š
- `rebuild_with_gpreempt_fixed.sh`è‡ªåŠ¨åŒæ­¥æ–‡ä»¶
- ä»Gitä»“åº“ â†’ DKMSæºç ç›®å½•
- ç„¶åé‡æ–°ç¼–è¯‘

---

## âœ… æˆæœéªŒè¯

### ç¼–è¯‘æˆåŠŸè¯æ®

```bash
# 1. æ¨¡å—å·²å®‰è£…
$ ls -lh /lib/modules/5.10.134-19.1.al8.x86_64/extra/amdgpu.ko
-rw-r--r-- 1 root root 24M Jan 27 11:41 amdgpu.ko

# 2. GPREEMPTå­—ç¬¦ä¸²å­˜åœ¨
$ sudo strings /lib/modules/.../amdgpu.ko | grep GPREEMPT | wc -l
34

# 3. CWSRå­—ç¬¦ä¸²å­˜åœ¨
$ sudo strings /lib/modules/.../amdgpu.ko | grep CWSR | wc -l
7

# 4. DKMSçŠ¶æ€
$ sudo dkms status
amdgpu, 6.12.12-2194681.el8, ..., x86_64: installed âœ…
```

---

## ğŸ“ å­¦ä¹ è¦ç‚¹

### ä»é”™è¯¯ä¸­å­¦åˆ°çš„

1. **ç†è§£å†…æ ¸æ•°æ®ç»“æ„**ï¼š
   - ä¸èƒ½å‡è®¾ç»“æ„ä½“æˆå‘˜å­˜åœ¨
   - éœ€è¦æŸ¥çœ‹æºç ç¡®è®¤
   - å‰å‘å£°æ˜ â‰  å®Œæ•´å®šä¹‰

2. **DKMSç¼–è¯‘æµç¨‹**ï¼š
   - DKMSä»`/usr/src/`ç¼–è¯‘ï¼Œä¸æ˜¯Gitä»“åº“
   - å¿…é¡»åŒæ­¥ä¿®æ”¹æ–‡ä»¶
   - è‡ªåŠ¨åŒ–è„šæœ¬é¿å…æ‰‹å·¥é”™è¯¯

3. **å†…æ ¸æ¨¡å—å¼€å‘**ï¼š
   - ç¼–è¯‘é”™è¯¯è¦çœ‹å…·ä½“çš„`.c`æ–‡ä»¶é”™è¯¯
   - ä¸æ˜¯æ‰€æœ‰warningéƒ½æ˜¯é—®é¢˜
   - æŸ¥æ‰¾"error:"å…³é”®å­—å®šä½çœŸæ­£é”™è¯¯

---

## ğŸ¯ Phase 1 æ€»ç»“

| é¡¹ç›® | çŠ¶æ€ |
|------|------|
| ä»£ç ç¼–å†™ | âœ… å®Œæˆ |
| DKMSç¼–è¯‘ | âœ… æˆåŠŸ |
| æ¨¡å—å®‰è£… | âœ… å·²å®‰è£… |
| GPREEMPTéªŒè¯ | âœ… 34å¤„å­—ç¬¦ä¸² |
| CWSRéªŒè¯ | âœ… 7å¤„å­—ç¬¦ä¸² |
| æ–‡æ¡£å®Œå–„ | âœ… å®Œæˆ |

**æ€»ä¿®æ”¹**ï¼š
- æ–°å¢æ–‡ä»¶ï¼š1ä¸ªï¼ˆ`kfd_queue_preempt.c`ï¼‰
- ä¿®æ”¹æ–‡ä»¶ï¼š4ä¸ª
- æ€»ä»£ç è¡Œï¼š~350è¡Œ
- æ–°å¢IOCTLï¼š2ä¸ª

**ä¸‹ä¸€é‡Œç¨‹ç¢‘**ï¼šPhase 2 IOCTLåŠŸèƒ½æµ‹è¯•

---

## ğŸ“– å‚è€ƒèµ„æº

### å…³é”®æ–‡æ¡£
1. `CWSRæœºåˆ¶ç®€è¦æ€»ç»“.md` - CWSRæŠ€æœ¯è¯¦è§£
2. `CWSRå¯ç”¨çŠ¶æ€ç¡®è®¤.md` - ç³»ç»ŸCWSRçŠ¶æ€
3. `GPREEMPT_Phase1å®æ–½è®¡åˆ’.md` - å®æ–½è®¡åˆ’
4. `KFDæŠ¢å æœºåˆ¶è¯¦ç»†åˆ†æ.md` - KFDæŠ¢å åˆ†æ

### æºä»£ç ä½ç½®
```
/mnt/md0/zhehan/code/coderampup/private_github/amdgpu_DKMS/
â””â”€â”€ amdgpu-6.12.12-2194681.el8/
    â”œâ”€â”€ amd/amdkfd/kfd_queue_preempt.c
    â”œâ”€â”€ amd/amdkfd/kfd_priv.h
    â”œâ”€â”€ amd/amdkfd/kfd_chardev.c
    â”œâ”€â”€ amd/amdkfd/Makefile
    â””â”€â”€ include/uapi/linux/kfd_ioctl.h
```

### ç¼–è¯‘è„šæœ¬
```bash
/mnt/md0/zhehan/code/rampup_doc/GPREEMPT_MI300_Testing/rebuild_with_gpreempt_fixed.sh
```

---

**æŠ¥å‘Šå®Œæˆæ—¶é—´**ï¼š2026-01-27 11:45  
**çŠ¶æ€**ï¼šâœ… **Phase 1 å®Œæˆï¼å‡†å¤‡è¿›å…¥Phase 2**

