Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Oct  6 15:51:09 2023
| Host         : PARALED02 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  4           
TIMING-20  Warning   Non-clocked latch                 14          
LATCH-1    Advisory  Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: control[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: control[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   25          inf        0.000                      0                   25           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.903ns  (logic 5.697ns (40.979%)  route 8.206ns (59.021%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 r  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.691     7.749    salidas_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.358     8.107 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.062    10.169    display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.734    13.903 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.903    display[0]
    U7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.418ns  (logic 5.468ns (40.755%)  route 7.949ns (59.245%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 r  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.693     7.751    salidas_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.328     8.079 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.804     9.882    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.418 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.418    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.305ns  (logic 5.704ns (42.871%)  route 7.601ns (57.129%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 f  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.332     7.390    salidas_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.356     7.746 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.816     9.562    display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    13.305 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.305    display[4]
    U8                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.258ns  (logic 5.444ns (41.060%)  route 7.814ns (58.940%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 r  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.691     7.749    salidas_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.328     8.077 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.747    display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.258 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.258    display[6]
    W7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.134ns  (logic 5.690ns (43.324%)  route 7.444ns (56.676%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 r  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.327     7.385    salidas_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.354     7.739 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.403    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731    13.134 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.134    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.072ns  (logic 5.437ns (41.594%)  route 7.635ns (58.406%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 r  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.327     7.385    salidas_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.328     7.713 r  display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.568    display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.072 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.072    display[1]
    V5                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.951ns  (logic 5.453ns (42.103%)  route 7.498ns (57.897%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 r  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.332     7.390    salidas_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.328     7.718 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     9.431    display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.951 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.951    display[2]
    U5                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[0]
                            (input port)
  Destination:            salidas[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.956ns  (logic 4.412ns (36.899%)  route 7.545ns (63.101%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  control[0] (IN)
                         net (fo=0)                   0.000     0.000    control[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  control_IBUF[0]_inst/O
                         net (fo=8, routed)           4.438     5.888    control_IBUF[0]
    SLICE_X65Y41         LUT5 (Prop_lut5_I4_O)        0.152     6.040 r  salidas_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.107     9.146    salidas_IBUF[3]
    N2                   OBUF (Prop_obuf_I_O)         2.810    11.956 r  salidas_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.956    salidas[3]
    N2                                                                r  salidas[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[1]
                            (input port)
  Destination:            salidas[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 4.420ns (37.962%)  route 7.223ns (62.038%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  control[1] (IN)
                         net (fo=0)                   0.000     0.000    control[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  control_IBUF[1]_inst/O
                         net (fo=8, routed)           4.453     5.912    control_IBUF[1]
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.146     6.058 r  salidas_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           2.770     8.828    salidas_IBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         2.815    11.643 r  salidas_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.643    salidas[0]
    P3                                                                r  salidas[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control[0]
                            (input port)
  Destination:            salidas[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.472ns  (logic 4.176ns (36.406%)  route 7.295ns (63.594%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  control[0] (IN)
                         net (fo=0)                   0.000     0.000    control[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  control_IBUF[0]_inst/O
                         net (fo=8, routed)           4.410     5.860    control_IBUF[0]
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.984 r  salidas_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           2.885     8.869    salidas_IBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         2.603    11.472 r  salidas_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.472    salidas[2]
    N1                                                                r  salidas[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUS_B[1]
                            (input port)
  Destination:            div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.220ns (35.457%)  route 0.401ns (64.543%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  BUS_B[1] (IN)
                         net (fo=0)                   0.000     0.000    BUS_B[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BUS_B_IBUF[1]_inst/O
                         net (fo=5, routed)           0.401     0.621    BUS_B_IBUF[1]
    SLICE_X64Y42         LDCE                                         r  div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_A[2]
                            (input port)
  Destination:            multiplic_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.223ns (34.909%)  route 0.416ns (65.091%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  BUS_A[2] (IN)
                         net (fo=0)                   0.000     0.000    BUS_A[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  BUS_A_IBUF[2]_inst/O
                         net (fo=4, routed)           0.416     0.640    BUS_A_IBUF[2]
    SLICE_X65Y42         LDCE                                         r  multiplic_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_A[1]
                            (input port)
  Destination:            multiplic_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.221ns (34.133%)  route 0.426ns (65.867%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  BUS_A[1] (IN)
                         net (fo=0)                   0.000     0.000    BUS_A[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BUS_A_IBUF[1]_inst/O
                         net (fo=5, routed)           0.426     0.647    BUS_A_IBUF[1]
    SLICE_X65Y42         LDCE                                         r  multiplic_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_B[2]
                            (input port)
  Destination:            div_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.226ns (34.809%)  route 0.423ns (65.191%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  BUS_B[2] (IN)
                         net (fo=0)                   0.000     0.000    BUS_B[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BUS_B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.423     0.649    BUS_B_IBUF[2]
    SLICE_X64Y42         LDCE                                         r  div_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_B[3]
                            (input port)
  Destination:            div_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.232ns (33.922%)  route 0.452ns (66.078%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  BUS_B[3] (IN)
                         net (fo=0)                   0.000     0.000    BUS_B[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BUS_B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.452     0.683    BUS_B_IBUF[3]
    SLICE_X64Y42         LDCE                                         r  div_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_B[0]
                            (input port)
  Destination:            sal_xor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.268ns (37.858%)  route 0.439ns (62.142%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  BUS_B[0] (IN)
                         net (fo=0)                   0.000     0.000    BUS_B[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  BUS_B_IBUF[0]_inst/O
                         net (fo=5, routed)           0.439     0.662    BUS_B_IBUF[0]
    SLICE_X65Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.707 r  sal_xor_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.707    sal_xor_reg[0]_i_1_n_0
    SLICE_X65Y41         LDCE                                         r  sal_xor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_A[0]
                            (input port)
  Destination:            multiplic_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.237ns (30.850%)  route 0.530ns (69.150%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  BUS_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BUS_A[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  BUS_A_IBUF[0]_inst/O
                         net (fo=6, routed)           0.530     0.767    BUS_A_IBUF[0]
    SLICE_X65Y42         LDCE                                         r  multiplic_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_B[1]
                            (input port)
  Destination:            suma_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.265ns (34.475%)  route 0.504ns (65.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  BUS_B[1] (IN)
                         net (fo=0)                   0.000     0.000    BUS_B[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BUS_B_IBUF[1]_inst/O
                         net (fo=5, routed)           0.394     0.614    BUS_B_IBUF[1]
    SLICE_X65Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.659 r  suma_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     0.770    plusOp[2]
    SLICE_X64Y41         LDCE                                         r  suma_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_B[0]
                            (input port)
  Destination:            suma_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.269ns (32.469%)  route 0.559ns (67.531%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  BUS_B[0] (IN)
                         net (fo=0)                   0.000     0.000    BUS_B[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  BUS_B_IBUF[0]_inst/O
                         net (fo=5, routed)           0.439     0.662    BUS_B_IBUF[0]
    SLICE_X65Y41         LUT2 (Prop_lut2_I1_O)        0.046     0.708 r  suma_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     0.827    plusOp[0]
    SLICE_X64Y41         LDCE                                         r  suma_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS_B[3]
                            (input port)
  Destination:            sal_xor_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.277ns (31.874%)  route 0.592ns (68.126%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  BUS_B[3] (IN)
                         net (fo=0)                   0.000     0.000    BUS_B[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BUS_B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.482     0.714    BUS_B_IBUF[3]
    SLICE_X65Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.759 r  sal_xor_reg[3]_i_1/O
                         net (fo=1, routed)           0.110     0.868    sal_xor_reg[3]_i_1_n_0
    SLICE_X65Y41         LDCE                                         r  sal_xor_reg[3]/D
  -------------------------------------------------------------------    -------------------





