{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690373338046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690373338046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 20:08:57 2023 " "Processing started: Wed Jul 26 20:08:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690373338046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373338046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fmc_fpga -c fmc_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fmc_fpga -c fmc_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373338046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690373338366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690373338366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_drive_20b " "Found entity 1: spi_drive_20b" {  } { { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690373344173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344173 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fmc_fpga.v(99) " "Verilog HDL Module Instantiation warning at fmc_fpga.v(99): ignored dangling comma in List of Port Connections" {  } { { "fmc_fpga.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 99 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1690373344175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmc_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fmc_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmc_fpga " "Found entity 1: fmc_fpga" {  } { { "fmc_fpga.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690373344176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fmc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmc_control " "Found entity 1: fmc_control" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690373344189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ads8363_read.v(45) " "Verilog HDL information at ads8363_read.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "ads8363_read.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ads8363_read.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690373344191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads8363_read.v 1 1 " "Found 1 design units, including 1 entities, in source file ads8363_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads8363_read " "Found entity 1: ads8363_read" {  } { { "ads8363_read.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ads8363_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690373344191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ip_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ip_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_core/ip_pll.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690373344193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fmc_fpga " "Elaborating entity \"fmc_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690373344230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll ip_pll:PLL_CLK " "Elaborating entity \"ip_pll\" for hierarchy \"ip_pll:PLL_CLK\"" {  } { { "fmc_fpga.v" "PLL_CLK" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373344248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip_pll:PLL_CLK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip_pll:PLL_CLK\|altpll:altpll_component\"" {  } { { "ip_core/ip_pll.v" "altpll_component" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373344336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_pll:PLL_CLK\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip_pll:PLL_CLK\|altpll:altpll_component\"" {  } { { "ip_core/ip_pll.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373344340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_pll:PLL_CLK\|altpll:altpll_component " "Instantiated megafunction \"ip_pll:PLL_CLK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690373344341 ""}  } { { "ip_core/ip_pll.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690373344341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_altpll " "Found entity 1: ip_pll_altpll" {  } { { "db/ip_pll_altpll.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/db/ip_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690373344385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_altpll ip_pll:PLL_CLK\|altpll:altpll_component\|ip_pll_altpll:auto_generated " "Elaborating entity \"ip_pll_altpll\" for hierarchy \"ip_pll:PLL_CLK\|altpll:altpll_component\|ip_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373344386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmc_control fmc_control:fmc_control1 " "Elaborating entity \"fmc_control\" for hierarchy \"fmc_control:fmc_control1\"" {  } { { "fmc_fpga.v" "fmc_control1" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373344394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fmc_wr_en fmc_control.v(79) " "Verilog HDL or VHDL warning at fmc_control.v(79): object \"fmc_wr_en\" assigned a value but never read" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_0_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_0_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_1_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_1_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_2_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_2_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_3_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_3_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_4_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_4_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_5_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_5_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_6_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_6_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_7_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_7_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344404 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_8_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_8_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_9_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_9_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_10_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_10_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_11_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_11_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_12_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_12_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_13_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_13_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_14_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_14_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_15_reg fmc_control.v(91) " "Verilog HDL Always Construct warning at fmc_control.v(91): inferring latch(es) for variable \"read_data_15_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_15_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_15_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_14_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_14_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344405 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_13_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_13_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_12_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_12_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_11_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_11_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344406 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_10_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_10_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_9_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_9_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344407 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_8_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_8_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_7_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_7_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_6_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_6_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344408 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_5_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_5_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_4_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_4_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344409 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_3_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_3_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_2_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_1_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[0\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[0\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[1\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[1\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[2\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[2\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[3\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[3\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[4\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[4\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[5\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[5\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344410 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[6\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[6\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[7\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[7\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[8\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[8\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[9\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[9\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[10\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[10\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[11\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[11\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[12\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[12\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[13\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[13\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[14\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[14\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_0_reg\[15\] fmc_control.v(91) " "Inferred latch for \"read_data_0_reg\[15\]\" at fmc_control.v(91)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] fmc_control.v(89) " "Inferred latch for \"addr\[0\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] fmc_control.v(89) " "Inferred latch for \"addr\[1\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] fmc_control.v(89) " "Inferred latch for \"addr\[2\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] fmc_control.v(89) " "Inferred latch for \"addr\[3\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] fmc_control.v(89) " "Inferred latch for \"addr\[4\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] fmc_control.v(89) " "Inferred latch for \"addr\[5\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] fmc_control.v(89) " "Inferred latch for \"addr\[6\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] fmc_control.v(89) " "Inferred latch for \"addr\[7\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] fmc_control.v(89) " "Inferred latch for \"addr\[8\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] fmc_control.v(89) " "Inferred latch for \"addr\[9\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] fmc_control.v(89) " "Inferred latch for \"addr\[10\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] fmc_control.v(89) " "Inferred latch for \"addr\[11\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] fmc_control.v(89) " "Inferred latch for \"addr\[12\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] fmc_control.v(89) " "Inferred latch for \"addr\[13\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] fmc_control.v(89) " "Inferred latch for \"addr\[14\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] fmc_control.v(89) " "Inferred latch for \"addr\[15\]\" at fmc_control.v(89)" {  } { { "fmc_control.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_control.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373344411 "|fmc_fpga|fmc_control:fmc_control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads8363_read ads8363_read:u_ads8363_read " "Elaborating entity \"ads8363_read\" for hierarchy \"ads8363_read:u_ads8363_read\"" {  } { { "fmc_fpga.v" "u_ads8363_read" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373344412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ads8363_read.v(28) " "Verilog HDL assignment warning at ads8363_read.v(28): truncated value with size 32 to match size of target (4)" {  } { { "ads8363_read.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ads8363_read.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690373344421 "|fmc_fpga|ads8363_read:u_ads8363_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_drive_20b spi_drive_20b:u_spi_drive " "Elaborating entity \"spi_drive_20b\" for hierarchy \"spi_drive_20b:u_spi_drive\"" {  } { { "fmc_fpga.v" "u_spi_drive" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373344421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "miso_a_temp spi_drive.v(48) " "Verilog HDL or VHDL warning at spi_drive.v(48): object \"miso_a_temp\" assigned a value but never read" {  } { { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690373344428 "|fmc_fpga|spi_drive_20b:u_spi_drive"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "miso_b_temp spi_drive.v(49) " "Verilog HDL or VHDL warning at spi_drive.v(49): object \"miso_b_temp\" assigned a value but never read" {  } { { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690373344428 "|fmc_fpga|spi_drive_20b:u_spi_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_drive.v(62) " "Verilog HDL assignment warning at spi_drive.v(62): truncated value with size 32 to match size of target (1)" {  } { { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690373344428 "|fmc_fpga|spi_drive_20b:u_spi_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 spi_drive.v(220) " "Verilog HDL assignment warning at spi_drive.v(220): truncated value with size 11 to match size of target (5)" {  } { { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690373344428 "|fmc_fpga|spi_drive_20b:u_spi_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 spi_drive.v(228) " "Verilog HDL assignment warning at spi_drive.v(228): truncated value with size 11 to match size of target (5)" {  } { { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690373344428 "|fmc_fpga|spi_drive_20b:u_spi_drive"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1690373344813 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 15 -1 0 } } { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 46 -1 0 } } { "spi_drive.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/spi_drive.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1690373344822 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1690373344822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690373344916 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690373345232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.map.smsg " "Generated suppressed messages file G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373345297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690373345413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690373345413 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ip_pll:PLL_CLK\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"ip_pll:PLL_CLK\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/ip_pll_altpll.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/db/ip_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "l:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip_core/ip_pll.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/ip_core/ip_pll.v" 112 0 0 } } { "fmc_fpga.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 54 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1690373345549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_WR_NWE " "No output dependent on input pin \"FPGA_WR_NWE\"" {  } { { "fmc_fpga.v" "" { Text "G:/ad_file/servo2022hardware/test/test_fmc_final/fmc_fpga3/fmc_fpga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690373345567 "|fmc_fpga|FPGA_WR_NWE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690373345567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690373345567 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690373345567 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1690373345567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690373345567 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1690373345567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690373345567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690373345588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 20:09:05 2023 " "Processing ended: Wed Jul 26 20:09:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690373345588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690373345588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690373345588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690373345588 ""}
