{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606688122931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606688122931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 15:15:22 2020 " "Processing started: Sun Nov 29 15:15:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606688122931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606688122931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606688122931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1606688123478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/glyph_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/glyph_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyph_rom " "Found entity 1: glyph_rom" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../vga/vga_control.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen " "Found entity 1: bitgen" {  } { { "../vga/bitgen.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/bitgen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "../vga/address_generator.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/address_generator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga/vga.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/mobile_controller/mobile_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/mobile_controller/mobile_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 mobile_receiver " "Found entity 1: mobile_receiver" {  } { { "../mobile_controller/mobile_receiver.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/mobile_controller/mobile_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab3/bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab3/bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "../lab3/bram.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab3/bram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2D_memory " "Found entity 1: regfile_2D_memory" {  } { { "../lab2/regfile_2D_memory.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/regfile_2D_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../lab2/mux_2_to_1.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux_2_to_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../lab2/mux.v " "Entity \"mux\" obtained from \"../lab2/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../lab2/mux.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1606688131804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../lab2/mux.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab1/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab1/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../lab1/hex2seg.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/hex2seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt/documents/school/fall 2020/ece 3710-001/lab/ece3710project/lab1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab1/alu.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/alu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Flags flags lab4.v(17) " "Verilog HDL Declaration information at lab4.v(17): object \"Flags\" differs only in case from object \"flags\" in the same scope" {  } { { "lab4.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1606688131820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/program_counter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "IRreg.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/IRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_IRreg " "Found entity 1: tb_IRreg" {  } { { "tb_IRreg.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/tb_IRreg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_tb " "Found entity 1: lab4_tb" {  } { { "lab4_tb.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flags_register.v(7) " "Verilog HDL information at flags_register.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "flags_register.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/flags_register.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1606688131835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags_register.v 1 1 " "Found 1 design units, including 1 entities, in source file flags_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 flags_register " "Found entity 1: flags_register" {  } { { "flags_register.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/flags_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clk_divider " "Found entity 1: tb_clk_divider" {  } { { "tb_clk_divider.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/tb_clk_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1606688131835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1606688131882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_2D_memory regfile_2D_memory:registers " "Elaborating entity \"regfile_2D_memory\" for hierarchy \"regfile_2D_memory:registers\"" {  } { { "lab4.v" "registers" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688131914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxSrc " "Elaborating entity \"mux\" for hierarchy \"mux:muxSrc\"" {  } { { "lab4.v" "muxSrc" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688131945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:immMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:immMux\"" {  } { { "lab4.v" "immMux" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688131976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:logicBox " "Elaborating entity \"alu\" for hierarchy \"alu:logicBox\"" {  } { { "lab4.v" "logicBox" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688131992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:memory " "Elaborating entity \"bram\" for hierarchy \"bram:memory\"" {  } { { "lab4.v" "memory" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688132007 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 65535 bram.v(23) " "Verilog HDL warning at bram.v(23): number of words (7) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../lab3/bram.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab3/bram.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1606688132242 "|lab4|bram:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:prog_count " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:prog_count\"" {  } { { "lab4.v" "prog_count" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRreg IRreg:Instr_Reg " "Elaborating entity \"IRreg\" for hierarchy \"IRreg:Instr_Reg\"" {  } { { "lab4.v" "Instr_Reg" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:state_machine " "Elaborating entity \"fsm\" for hierarchy \"fsm:state_machine\"" {  } { { "lab4.v" "state_machine" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_Ren fsm.v(10) " "Verilog HDL or VHDL warning at fsm.v(10): object \"delay_Ren\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(91) " "Verilog HDL Always Construct warning at fsm.v(91): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(92) " "Verilog HDL Always Construct warning at fsm.v(92): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(93) " "Verilog HDL Always Construct warning at fsm.v(93): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(94) " "Verilog HDL Always Construct warning at fsm.v(94): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(95) " "Verilog HDL Always Construct warning at fsm.v(95): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(96) " "Verilog HDL Always Construct warning at fsm.v(96): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(97) " "Verilog HDL Always Construct warning at fsm.v(97): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(98) " "Verilog HDL Always Construct warning at fsm.v(98): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(99) " "Verilog HDL Always Construct warning at fsm.v(99): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(100) " "Verilog HDL Always Construct warning at fsm.v(100): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(102) " "Verilog HDL Always Construct warning at fsm.v(102): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(150) " "Verilog HDL Always Construct warning at fsm.v(150): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(178) " "Verilog HDL Always Construct warning at fsm.v(178): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(202) " "Verilog HDL Always Construct warning at fsm.v(202): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(204) " "Verilog HDL Always Construct warning at fsm.v(204): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(207) " "Verilog HDL Always Construct warning at fsm.v(207): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(210) " "Verilog HDL Always Construct warning at fsm.v(210): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(213) " "Verilog HDL Always Construct warning at fsm.v(213): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(216) " "Verilog HDL Always Construct warning at fsm.v(216): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(219) " "Verilog HDL Always Construct warning at fsm.v(219): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(222) " "Verilog HDL Always Construct warning at fsm.v(222): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(225) " "Verilog HDL Always Construct warning at fsm.v(225): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(228) " "Verilog HDL Always Construct warning at fsm.v(228): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(231) " "Verilog HDL Always Construct warning at fsm.v(231): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(234) " "Verilog HDL Always Construct warning at fsm.v(234): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(237) " "Verilog HDL Always Construct warning at fsm.v(237): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(240) " "Verilog HDL Always Construct warning at fsm.v(240): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(243) " "Verilog HDL Always Construct warning at fsm.v(243): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(265) " "Verilog HDL Always Construct warning at fsm.v(265): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(267) " "Verilog HDL Always Construct warning at fsm.v(267): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(270) " "Verilog HDL Always Construct warning at fsm.v(270): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(273) " "Verilog HDL Always Construct warning at fsm.v(273): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(276) " "Verilog HDL Always Construct warning at fsm.v(276): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(279) " "Verilog HDL Always Construct warning at fsm.v(279): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(282) " "Verilog HDL Always Construct warning at fsm.v(282): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(285) " "Verilog HDL Always Construct warning at fsm.v(285): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(288) " "Verilog HDL Always Construct warning at fsm.v(288): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(291) " "Verilog HDL Always Construct warning at fsm.v(291): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(294) " "Verilog HDL Always Construct warning at fsm.v(294): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(297) " "Verilog HDL Always Construct warning at fsm.v(297): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(300) " "Verilog HDL Always Construct warning at fsm.v(300): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(303) " "Verilog HDL Always Construct warning at fsm.v(303): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(306) " "Verilog HDL Always Construct warning at fsm.v(306): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(335) " "Verilog HDL Always Construct warning at fsm.v(335): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(367) " "Verilog HDL Always Construct warning at fsm.v(367): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1606688211254 "|lab4|fsm:state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_register flags_register:flags " "Elaborating entity \"flags_register\" for hierarchy \"flags_register:flags\"" {  } { { "lab4.v" "flags" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mobile_receiver mobile_receiver:phoneoneon " "Elaborating entity \"mobile_receiver\" for hierarchy \"mobile_receiver:phoneoneon\"" {  } { { "lab4.v" "phoneoneon" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:screener " "Elaborating entity \"vga\" for hierarchy \"vga:screener\"" {  } { { "lab4.v" "screener" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:screener\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:screener\|vga_control:control\"" {  } { { "../vga/vga.v" "control" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator vga:screener\|address_generator:addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"vga:screener\|address_generator:addr_gen\"" {  } { { "../vga/vga.v" "addr_gen" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glyph_rom vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs " "Elaborating entity \"glyph_rom\" for hierarchy \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\"" {  } { { "../vga/address_generator.v" "glyphs" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/address_generator.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1606688211348 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:\\Users\\bblea\\source\\repos\\ECE3710Project\\vga\\glyph.txt glyph_rom.v(18) " "Verilog HDL File I/O error at glyph_rom.v(18): can't open Verilog Design File \"C:\\Users\\bblea\\source\\repos\\ECE3710Project\\vga\\glyph.txt\"" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v" 18 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1606688211348 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs " "Can't elaborate user hierarchy \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\"" {  } { { "../vga/address_generator.v" "glyphs" { Text "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/address_generator.v" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1606688211348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1606688211395 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 48 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 48 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606688211426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 29 15:16:51 2020 " "Processing ended: Sun Nov 29 15:16:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606688211426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606688211426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606688211426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606688211426 ""}
