//clk_gen.v
module clk_gen(
    output reg clk
);
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end
endmodule
