
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195612                       # Simulator instruction rate (inst/s)
host_mem_usage                              201521592                       # Number of bytes of host memory used
host_op_rate                                   222183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 52146.02                       # Real time elapsed on the host
host_tick_rate                               20535809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 10200394801                       # Number of instructions simulated
sim_ops                                   11585961721                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  147                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  172                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3245469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6490640                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    80.858378                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      249209174                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    308204518                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      4815990                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    428604927                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     16409335                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     16415174                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         5839                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      506373230                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       21166186                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        924226779                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       910043902                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      4814776                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         477864070                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    201338518                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     21704922                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    124729203                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3198763887                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3563552050                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2549923203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.397513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.457806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1507031908     59.10%     59.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    392662428     15.40%     74.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    238746324      9.36%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     55101927      2.16%     86.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     33721203      1.32%     87.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     18975563      0.74%     88.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     28796902      1.13%     89.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     73548430      2.88%     92.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    201338518      7.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2549923203                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     19376058                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3048829816                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            755794593                       # Number of loads committed
system.switch_cpus0.commit.membars           24116170                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2166496631     60.80%     60.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    125425077      3.52%     64.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv      2411521      0.07%     64.38% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     40103894      1.13%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     26528294      0.74%     66.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     10917359      0.31%     66.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     36174632      1.02%     67.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     43532880      1.22%     68.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      6091477      0.17%     68.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     42514897      1.19%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      2411542      0.07%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    755794593     21.21%     91.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    305149253      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3563552050                       # Class of committed instruction
system.switch_cpus0.commit.refs            1060943846                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        319412319                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3198763887                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3563552050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.802814                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802814                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1807753421                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    242388506                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3740816679                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       158171701                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        473008164                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       4850417                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         4230                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    124226945                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          506373230                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        271913201                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2288852332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       928430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3441866602                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        9703262                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.197185                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    274306531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    286784695                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.340285                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568010652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.492424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.822926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1814565389     70.66%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       172380586      6.71%     77.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        52207635      2.03%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        58417550      2.27%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        60435085      2.35%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        21406246      0.83%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        30171931      1.17%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        16700262      0.65%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       341725968     13.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568010652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5374246                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       486964979                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.424985                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1115687238                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         308582165                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      206717493                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    777916256                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     21781962                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts      2573301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    310713963                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3688177097                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    807105073                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      8376302                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3659376958                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents      10369249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     93118430                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       4850417                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    107168431                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1620352                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     29952104                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        47332                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     29990708                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     22121662                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      5564703                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        47332                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1510575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      3863671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3558096139                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3622266998                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.682867                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2429708090                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.410534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3623982980                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      4088361857                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2635549353                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.245619                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.245619                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2199907395     59.98%     59.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    125434596      3.42%     63.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      2411521      0.07%     63.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     42513774      1.16%     64.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     26529211      0.72%     65.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     11948934      0.33%     65.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     37367879      1.02%     66.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     43532899      1.19%     67.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      7292376      0.20%     68.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     51067628      1.39%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     69.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2411542      0.07%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          147      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    808550719     22.04%     91.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    308784544      8.42%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3667753261                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           65799743                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017940                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       12678904     19.27%     19.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          103      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      4751901      7.22%     26.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      3135972      4.77%     31.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            5      0.00%     31.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1111758      1.69%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     32.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      28623364     43.50%     76.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     15497736     23.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    3343139169                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   9205313092                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   3276541044                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   3361135667                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3666395134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3667753261                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     21781963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    124625023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        86322                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        77041                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    229000186                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568010652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.428247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.017547                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1271693441     49.52%     49.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    495993707     19.31%     68.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    227857525      8.87%     77.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    169267881      6.59%     84.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    132420697      5.16%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     61635211      2.40%     91.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    128657811      5.01%     96.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     45439880      1.77%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     35044499      1.36%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568010652                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.428247                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     390413739                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    764090146                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    345725954                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    451713717                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     72386200                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     24009193                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    777916256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    310713963                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4316331180                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     250167641                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      467187677                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3971298418                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     262375069                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       208495074                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      33191483                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        66452                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6556266316                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3711882831                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   4158480587                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        543032056                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      18213738                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       4850417                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    366937583                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       187182151                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   4110572123                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    977507841                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     29689351                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        751083131                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     21781966                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    518540885                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6036864027                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         7394650380                       # The number of ROB writes
system.switch_cpus0.timesIdled                     11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       428353486                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      277676771                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    90.357789                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      235641143                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    260786753                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      2655952                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    448473240                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     19186325                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     19448506                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses       262181                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      595764104                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       52976584                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          290                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads       1014264924                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       994244684                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      2567570                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         574996603                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    210367100                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     25262398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    134721468                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3079387056                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3566516502                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2550485931                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.398367                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.469622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1587851362     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    298693290     11.71%     73.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    193261101      7.58%     81.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     63921396      2.51%     84.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     88629857      3.48%     87.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     31572355      1.24%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     39107471      1.53%     90.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     37081999      1.45%     91.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    210367100      8.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2550485931                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     50619992                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2992740305                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            669127697                       # Number of loads committed
system.switch_cpus1.commit.membars           28068857                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2057524685     57.69%     57.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    106604168      2.99%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     46678655      1.31%     61.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     30876472      0.87%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     12707237      0.36%     63.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     42103906      1.18%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     50668725      1.42%     65.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      7090206      0.20%     66.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     43958903      1.23%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2806803      0.08%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc       175426      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    669127697     18.76%     86.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    496193619     13.91%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3566516502                       # Class of committed instruction
system.switch_cpus1.commit.refs            1165321316                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        417451021                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3079387056                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3566516502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.833936                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.833936                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1591616248                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred        88400                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    234911735                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3727061903                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       329540328                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        561116687                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       2618593                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts       323897                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     83118900                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          595764104                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        496243233                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2067099504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       614490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3254399259                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        5413950                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.231994                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    498204199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    307804052                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.267284                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568010757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.462728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.682736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1808720735     70.43%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        92884767      3.62%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2       108404514      4.22%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        66110612      2.57%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4       109169267      4.25%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        50526119      1.97%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        31821560      1.24%     88.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        34947988      1.36%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       265425195     10.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568010757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3031641                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       584932275                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.433345                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1231616428                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         501042145                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       16705767                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    690584549                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     25352619                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        21804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    504915618                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3701213259                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    730574283                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4154660                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3680847181                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        998772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     12652363                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2618593                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     13663836                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1819                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     74347734                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        80194                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     42016081                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21456831                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      8721966                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        80194                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1429282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1602359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3551520994                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3637020687                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600205                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2131642194                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.416279                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3637721940                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      4004096608                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2365566961                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.199133                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.199133                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2091164339     56.75%     56.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    106634915      2.89%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     49506567      1.34%     60.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     30877538      0.84%     61.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     13379110      0.36%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     43465899      1.18%     63.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     50668738      1.37%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      8486607      0.23%     64.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     54359778      1.48%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2806803      0.08%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       175429      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    730762783     19.83%     86.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    502713335     13.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3685001841                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           88628481                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024051                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7076351      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult       5575961      6.29%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          121      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      5192075      5.86%     20.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      3271587      3.69%     23.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            4      0.00%     23.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1386366      1.56%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      32902099     37.12%     62.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     33223917     37.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3255721889                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   9017648996                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3186894249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3255069813                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3675860639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3685001841                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     25352620                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    134696640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        17349                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        90222                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    271700806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568010757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.434964                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.982375                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1295759841     50.46%     50.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    395089905     15.39%     65.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    278034543     10.83%     76.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    188255156      7.33%     84.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    161956964      6.31%     90.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     93259120      3.63%     93.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     73855465      2.88%     96.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     42576968      1.66%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     39222795      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568010757                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.434963                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     517908433                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1009011273                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    450126438                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    580919877                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     34425732                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     21136114                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    690584549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    504915618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5192323961                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     291174111                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       39643279                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3873133923                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      28508316                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       371047244                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     118649179                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        54723                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6912488514                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3710878269                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   4056157686                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        602122553                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents     217431535                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       2618593                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    423032897                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       183023662                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3990447498                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1129546188                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     34544393                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        438509584                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     25352790                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    643392935                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          6041354565                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7420005161                       # The number of ROB writes
system.switch_cpus1.timesIdled                      9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       533043658                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      336015128                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         8326                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     20630672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1055                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     41261343                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1071                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3175690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1617194                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1627974                       # Transaction distribution
system.membus.trans_dist::ReadExReq             69781                       # Transaction distribution
system.membus.trans_dist::ReadExResp            69781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3175691                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4869354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4866757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9736111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9736111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    311288064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    311133056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    622421120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               622421120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3245472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3245472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3245472                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11195478286                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11191317105                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30745581625                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    100534656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    107233408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         207774208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    103513984                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      103513984                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       785427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       837761                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1623236                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       808703                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            808703                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     93882105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data    100137590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            194025432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            5737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      96664286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            96664286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      96664286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     93882105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data    100137590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           290689719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1617406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1570453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1674650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000231529608                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        90897                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        90897                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5916547                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1527921                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1623236                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    808703                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3246472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1617406                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           209925                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           195788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           183522                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           198348                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           184911                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           183387                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           198429                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           205728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           209076                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           212652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          207884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          205177                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          216122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          213831                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          217375                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          203044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           106422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           101906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            97206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           104392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            95114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            91806                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           102280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           105194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           107042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           103478                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           93632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           94006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          100599                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           97452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          113904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          102946                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 75805140282                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               16225995000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           136652621532                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23359.17                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42109.17                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1865799                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 738546                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                57.49                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.66                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3246472                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1617406                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1566664                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1573284                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  55671                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  49040                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    288                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    249                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 75408                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 76362                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 90444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 90846                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 91399                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 91371                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 91356                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 91348                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 91323                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 91316                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 91379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 91507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 92068                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 93961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 93249                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 91031                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 90938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 90918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1130                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2258230                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.809084                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.947401                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    83.624047                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       167107      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1998591     88.50%     95.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        32168      1.42%     97.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        12635      0.56%     97.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13646      0.60%     98.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14036      0.62%     99.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        19826      0.88%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          178      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           43      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2258230                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        90897                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     35.701783                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.939159                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.282317                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           109      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          833      0.92%      1.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2974      3.27%      4.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         6755      7.43%     11.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        10288     11.32%     23.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        12878     14.17%     37.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        13363     14.70%     51.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        12133     13.35%     65.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         9866     10.85%     76.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         7539      8.29%     84.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         5327      5.86%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         3532      3.89%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2249      2.47%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1373      1.51%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          772      0.85%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          444      0.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          228      0.25%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          117      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           60      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           27      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           16      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        90897                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        90897                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.793536                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.769128                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.925781                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           14523     15.98%     15.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             766      0.84%     16.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           69846     76.84%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             911      1.00%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4609      5.07%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              72      0.08%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             160      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        90897                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             207692736                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  81472                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              103512256                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              207774208                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           103513984                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      193.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       96.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   194.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    96.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.27                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860603263                       # Total gap between requests
system.mem_ctrls0.avgGap                    440332.02                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    100508992                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    107177600                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    103512256                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 2749.190472438724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 93858139.674191549420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2988.250513520352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 100085474.449337154627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 96662672.546140670776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1570854                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1675522                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1617406                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1859184                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  61843683490                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2265386                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  74804813472                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24839129061851                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     40417.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     39369.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     45307.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     44645.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  15357386.50                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   53.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8154265560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4334091135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        12032049540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4244167980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    404066307060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     70944132480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      588307682235                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       549.378354                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 180714995912                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 854387371812                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7969518060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4235891715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        11138671320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4198550400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    397713695820                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     76293674880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      586082670675                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       547.300576                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 194658787594                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 840443580130                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    100442240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    107198080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         207646208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    103486848                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      103486848                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       784705                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       837485                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1622236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       808491                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            808491                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     93795805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data    100104599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            193905902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            5498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      96638946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            96638946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      96638946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     93795805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data    100104599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           290544848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1616982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1569007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1674138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000223757482                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        90910                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        90910                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5913232                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1527532                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1622236                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    808491                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3244472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1616982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           208397                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           194402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           183350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           198803                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           185185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           183638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           200200                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           205757                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           209054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           212322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          208950                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          204354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          216566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          214669                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          213625                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          203965                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           105724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           100660                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            95494                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           105574                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            95178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            92930                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           101920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           104738                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           108952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           103112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           93304                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           94062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          102208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98624                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          110109                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          104362                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 75546877703                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               16216185000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           136357571453                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23293.67                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42043.67                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1865527                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 738657                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                57.52                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.68                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3244472                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1616982                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1565890                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1572378                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  55499                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  48981                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    253                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    224                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 75216                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 76170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 90462                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 90802                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 91428                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 91399                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 91364                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 91335                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 91309                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 91302                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 91359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 91537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 92082                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 93935                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 93231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 91036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 90955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 90925                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1077                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2256002                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   137.877438                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.975039                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    83.822461                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       167073      7.41%      7.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1995936     88.47%     95.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        32524      1.44%     97.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        12548      0.56%     97.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        13650      0.61%     98.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14122      0.63%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19947      0.88%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          150      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           52      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2256002                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        90910                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     35.674898                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    33.897679                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.326908                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           132      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          840      0.92%      1.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         3062      3.37%      4.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         6642      7.31%     11.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        10438     11.48%     23.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        12844     14.13%     37.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        13328     14.66%     52.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        12139     13.35%     65.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         9891     10.88%     76.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         7449      8.19%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         5313      5.84%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3530      3.88%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2234      2.46%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1380      1.52%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          771      0.85%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          421      0.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          240      0.26%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          118      0.13%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           62      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           37      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           20      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        90910                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        90910                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.786283                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.761777                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.927142                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           14779     16.26%     16.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             728      0.80%     17.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           69743     76.72%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             876      0.96%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4547      5.00%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              69      0.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             164      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        90910                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             207567168                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  79040                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              103484864                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              207646208                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           103486848                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      193.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       96.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   193.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    96.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.27                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070859608301                       # Total gap between requests
system.mem_ctrls1.avgGap                    440551.16                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    100416448                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    107144832                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    103484864                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 93771719.469340533018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3346.840575142794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 100054874.764078706503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 96637093.121744930744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1569410                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1674970                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1616982                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2504310                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  61588537680                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2095482                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  74764433981                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24841166981209                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     69564.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     39243.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     37419.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     44636.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  15362673.78                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   53.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8152937520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4333381470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        12020225700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4252906260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    403636560120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     71306007840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      588234687390                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       549.310190                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 181657403343                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 853444964381                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7954931040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4228146120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        11136486480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4187577960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    397825587390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     76199374560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      586064772030                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       547.283861                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 194408290870                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 840694076854                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    271913147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2272117511                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204364                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    271913147                       # number of overall hits
system.cpu0.icache.overall_hits::total     2272117511                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           927                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total          927                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4928523                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4928523                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4928523                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4928523                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    271913200                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2272118438                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    271913200                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2272118438                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst        92991                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5316.637540                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst        92991                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5316.637540                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu0.icache.writebacks::total              294                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4361403                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4361403                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4361403                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4361403                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 99122.795455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99122.795455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 99122.795455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99122.795455                       # average overall mshr miss latency
system.cpu0.icache.replacements                   294                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    271913147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2272117511                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          927                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4928523                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4928523                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    271913200                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2272118438                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst        92991                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5316.637540                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4361403                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4361403                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 99122.795455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99122.795455                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.096278                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2272118429                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              918                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2475074.541394                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   600.976069                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    22.120208                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.963103                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.035449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998552                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      88612620000                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     88612620000                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    633389750                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    956766333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1590156083                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    633389750                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    956766333                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1590156083                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6152122                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     55082806                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      61234928                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6152122                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     55082806                       # number of overall misses
system.cpu0.dcache.overall_misses::total     61234928                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1756971752835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1756971752835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1756971752835                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1756971752835                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    639541872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1011849139                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1651391011                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    639541872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1011849139                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1651391011                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009620                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.054438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009620                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.054438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037081                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 31896.918121                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28692.313525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 31896.918121                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28692.313525                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        67325                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets    109748568                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3569                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets        1619293                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.863827                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.775608                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5715811                       # number of writebacks
system.cpu0.dcache.writebacks::total          5715811                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     45563223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     45563223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     45563223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     45563223                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9519583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9519583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9519583                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9519583                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 224997206380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 224997206380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 224997206380                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 224997206380                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.009408                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005765                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.009408                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005765                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23635.195615                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23635.195615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23635.195615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23635.195615                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15671623                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    453503587                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    673326346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1126829933                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5814049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     54939026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     60753075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1750817156598                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1750817156598                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    728265372                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1187583008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.075438                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.051157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 31868.369064                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28818.576781                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     45437551                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     45437551                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9501475                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9501475                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 224743812579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 224743812579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013047                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008001                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 23653.570901                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23653.570901                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    179886163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    283439987                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     463326150                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338073                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       143780                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       481853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   6154596237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6154596237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    283583767                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    463808003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001876                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000507                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001039                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42805.649165                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12772.767290                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       125672                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       125672                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        18108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        18108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    253393801                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    253393801                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13993.472554                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13993.472554                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     13495618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     21704732                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     35200350                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          250                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          323                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      6606114                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6606114                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     21704982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     35200673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 26424.456000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20452.365325                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data          147                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1057095                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1057095                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10263.058252                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10263.058252                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     13495691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     21704775                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     35200466                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     21704775                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     35200466                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1676228789                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15671879                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           106.957742                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   135.145996                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   120.853316                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.527914                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.472083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      55113020679                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     55113020679                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1922448247                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    496243163                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2418691410                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1922448247                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    496243163                       # number of overall hits
system.cpu1.icache.overall_hits::total     2418691410                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           70                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           932                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          862                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           70                       # number of overall misses
system.cpu1.icache.overall_misses::total          932                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6377181                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6377181                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6377181                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6377181                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1922449109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    496243233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2418692342                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1922449109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    496243233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2418692342                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 91102.585714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6842.468884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 91102.585714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6842.468884                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu1.icache.writebacks::total              292                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5008587                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5008587                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5008587                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5008587                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92751.611111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92751.611111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92751.611111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92751.611111                       # average overall mshr miss latency
system.cpu1.icache.replacements                   292                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1922448247                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    496243163                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2418691410                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           70                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6377181                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6377181                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    496243233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2418692342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 91102.585714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6842.468884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5008587                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5008587                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92751.611111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92751.611111                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2418692326                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              916                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2640493.805677                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   595.988772                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    27.938371                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.955110                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.044773                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      94329002254                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     94329002254                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    690207921                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1026505208                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1716713129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    690207921                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1026505208                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1716713129                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7003021                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     39427250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      46430271                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7003021                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     39427250                       # number of overall misses
system.cpu1.dcache.overall_misses::total     46430271                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1217062410639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1217062410639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1217062410639                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1217062410639                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    697210942                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1065932458                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1763143400                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    697210942                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1065932458                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1763143400                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010044                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.036989                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026334                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010044                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.036989                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026334                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30868.559452                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26212.692376                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30868.559452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26212.692376                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        54040                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3520                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1834                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             39                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.465649                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.256410                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10189661                       # number of writebacks
system.cpu1.dcache.writebacks::total         10189661                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     28316487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     28316487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     28316487                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     28316487                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11110763                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11110763                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     11110763                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     11110763                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 261035453517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 261035453517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 261035453517                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 261035453517                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.010424                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006302                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.010424                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006302                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23493.926881                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23493.926881                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23493.926881                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23493.926881                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18113748                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    395853069                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    555756345                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      951609414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6556260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     39244720                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     45800980                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1203112108644                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1203112108644                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    595001065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    997410394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.065957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.045920                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 30656.661804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26268.261261                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     28193204                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     28193204                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     11051516                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     11051516                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 258331081749                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 258331081749                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.018574                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23375.171492                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23375.171492                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    294354852                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    470748863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     765103715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       446761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       182530                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       629291                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  13950301995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13950301995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    470931393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    765733006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000388                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 76427.447515                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22168.284617                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       123283                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       123283                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        59247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59247                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2704371768                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2704371768                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000126                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45645.716543                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45645.716543                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     15390145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     25262185                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     40652330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           95                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          297                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          392                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      7408422                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7408422                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     25262482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     40652722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 24944.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18899.035714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1317720                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1317720                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10458.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10458.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     15390240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     25262226                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     40652466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     25262226                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     40652466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1816131929                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18114004                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           100.261208                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   137.744968                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   118.254351                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.538066                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.461931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      59040468820                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     59040468820                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      7949552                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      9435643                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17385197                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      7949552                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      9435643                       # number of overall hits
system.l2.overall_hits::total                17385197                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1570132                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1675246                       # number of demand (read+write) misses
system.l2.demand_misses::total                3245472                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1570132                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1675246                       # number of overall misses
system.l2.overall_misses::total               3245472                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4290513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 142128050301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4928523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 161777282955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     303914552292                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4290513                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 142128050301                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4928523                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 161777282955                       # number of overall miss cycles
system.l2.overall_miss_latency::total    303914552292                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9519684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data     11110889                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20630669                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9519684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data     11110889                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20630669                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.164935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.150775                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157313                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.164935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.150775                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157313                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 104646.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 90519.809991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst        92991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 96569.269800                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93642.635737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 104646.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 90519.809991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst        92991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 96569.269800                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93642.635737                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1617194                       # number of writebacks
system.l2.writebacks::total                   1617194                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1570132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1675246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3245472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1570132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1675246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3245472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3939733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 128704131521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4474007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 147453718759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 276166264020                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3939733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 128704131521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4474007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 147453718759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 276166264020                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.164935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.150775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157313                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.164935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.150775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157313                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 96091.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 81970.262068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84415.226415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 88019.143910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85092.788975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 96091.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 81970.262068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84415.226415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 88019.143910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85092.788975                       # average overall mshr miss latency
system.l2.replacements                        3245790                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9406114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9406114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9406114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9406114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          449                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           449                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        85492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        35236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                120728                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        45768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        24013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69781                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   4364990034                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   2314532646                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6679522680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data       131260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        59249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            190509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.348682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.405290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 95372.094782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 96386.650814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95721.223256                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        45768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        24013                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3973709138                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2109283611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6082992749                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.348682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.405290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86822.870521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 87839.237538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87172.622189                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               94                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4290513                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4928523                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9219036                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             96                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.976190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 104646.658537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst        92991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98074.851064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           94                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3939733                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4474007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8413740                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.976190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 96091.048780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 84415.226415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89507.872340                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7864060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      9400407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17264467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1524364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1651233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3175597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 137763060267                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 159462750309                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 297225810576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9388424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data     11051640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20440064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.162366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.149411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.155361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 90374.123416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96571.925530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93596.829376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1524364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1651233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3175597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 124730422383                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 145344435148                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 270074857531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.162366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.149411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.155361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 81824.565775                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 88021.760193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85046.955748                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    53989256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3278558                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.467379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.228812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1107.371544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1481.418957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.288386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 14450.526870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.370131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 15721.795300                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.033794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.045209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.440995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.479791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 663418334                       # Number of tag accesses
system.l2.tags.data_accesses                663418334                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          20440161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11023308                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           98                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12853054                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           190509                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          190509                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            98                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20440064                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28559056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     33332665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              61892013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1638955264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2205740544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3844720640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3245792                       # Total snoops (count)
system.tol2bus.snoopTraffic                 207001088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23876463                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000394                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019887                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23867064     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9383      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23876463                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32895541647                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       23173095016                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            113422                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19859805174                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             92156                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
