Analysis & Synthesis report for MIPS
Wed Dec 08 15:38:01 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_o3o1:auto_generated
 16. Source assignments for bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_o3o1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS
 18. Parameter Settings for User Entity Instance: somadorGenerico:somador
 19. Parameter Settings for User Entity Instance: registradorGenerico:PC1
 20. Parameter Settings for User Entity Instance: bancoRegistradores:bancoReg
 21. Parameter Settings for User Entity Instance: RAMMIPS:RAM
 22. Parameter Settings for User Entity Instance: ROMMIPS:ROM
 23. Parameter Settings for User Entity Instance: estendeSinalGenerico:estendeSinal
 24. Parameter Settings for User Entity Instance: Controle:Controle
 25. Parameter Settings for User Entity Instance: ulaControle:ulaControle
 26. Parameter Settings for User Entity Instance: deslocadorGenerico:Deslocador
 27. Parameter Settings for User Entity Instance: somadorGenerico:somadorINST
 28. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxNextINST
 29. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxSigREG
 30. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxTipoJ
 31. Parameter Settings for User Entity Instance: deslocadorGenericoJ:DeslocJ
 32. Parameter Settings for User Entity Instance: concatenadorJ:ConcatJ
 33. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxULARAM
 34. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxRTRD
 35. Parameter Settings for Inferred Entity Instance: bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0
 36. Parameter Settings for Inferred Entity Instance: bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX5"
 39. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX4"
 40. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX3"
 41. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX2"
 42. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX1"
 43. Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX0"
 44. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit:ULA31"
 45. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA30"
 46. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA29"
 47. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA28"
 48. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA27"
 49. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA26"
 50. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA25"
 51. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA24"
 52. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA23"
 53. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA22"
 54. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA21"
 55. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA20"
 56. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA19"
 57. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA18"
 58. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA17"
 59. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA16"
 60. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA15"
 61. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA14"
 62. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA13"
 63. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA12"
 64. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA11"
 65. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA10"
 66. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA9"
 67. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA8"
 68. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA7"
 69. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA6"
 70. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA5"
 71. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA4"
 72. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA3"
 73. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA2"
 74. Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA1"
 75. Port Connectivity Checks: "registradorGenerico:PC1"
 76. Port Connectivity Checks: "somadorGenerico:somador"
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 08 15:38:01 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; MIPS                                        ;
; Top-level Entity Name           ; MIPS                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2621                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; MIPS               ; MIPS               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processors 11-12       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                             ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+
; ROMMIPS.vhd                                      ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd                                      ;         ;
; bancoRegistradores.vhd                           ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/bancoRegistradores.vhd                           ;         ;
; somadorGenerico.vhd                              ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/somadorGenerico.vhd                              ;         ;
; estendeSinalGenerico.vhd                         ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/estendeSinalGenerico.vhd                         ;         ;
; RAMMIPS.vhd                                      ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd                                      ;         ;
; muxGenerico2x1.vhd                               ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1.vhd                               ;         ;
; registradorGenerico.vhd                          ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/registradorGenerico.vhd                          ;         ;
; deslocadorGenerico.vhd                           ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/deslocadorGenerico.vhd                           ;         ;
; edgeDetector.vhd                                 ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/edgeDetector.vhd                                 ;         ;
; MIPS.vhd                                         ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd                                         ;         ;
; deslocadorGenericoJ.vhd                          ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/deslocadorGenericoJ.vhd                          ;         ;
; concatenadorJ.vhd                                ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/concatenadorJ.vhd                                ;         ;
; muxGenerico4x1.vhd                               ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1.vhd                               ;         ;
; ULA_completa.vhd                                 ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd                                 ;         ;
; ULAbit0_30.vhd                                   ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd                                   ;         ;
; ULAbit.vhd                                       ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/ULAbit.vhd                                       ;         ;
; muxGenerico2x1BIT.vhd                            ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1BIT.vhd                            ;         ;
; somadorGenericoBIT.vhd                           ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/somadorGenericoBIT.vhd                           ;         ;
; conversorHex7Seg.vhd                             ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/conversorHex7Seg.vhd                             ;         ;
; IFID.vhd                                         ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/IFID.vhd                                         ;         ;
; IDEX.vhd                                         ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/IDEX.vhd                                         ;         ;
; EXMEM.vhd                                        ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/EXMEM.vhd                                        ;         ;
; MEMWB.vhd                                        ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/MEMWB.vhd                                        ;         ;
; Controle.vhd                                     ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/Controle.vhd                                     ;         ;
; ulaControle.vhd                                  ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/ulaControle.vhd                                  ;         ;
; muxGenerico4x1BIT.vhd                            ; yes             ; User VHDL File                                        ; E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1BIT.vhd                            ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal201.inc                                   ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/aglobal201.inc                ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; e:/designcomputadoressetup/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_o3o1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/designcomputadoressetup/desComp/MIPS/db/altsyncram_o3o1.tdf                           ;         ;
; db/mips.ram0_bancoregistradores_57a36dfc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/designcomputadoressetup/desComp/MIPS/db/mips.ram0_bancoregistradores_57a36dfc.hdl.mif ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1762                            ;
;                                             ;                                 ;
; Combinational ALUT usage for logic          ; 1292                            ;
;     -- 7 input functions                    ; 35                              ;
;     -- 6 input functions                    ; 835                             ;
;     -- 5 input functions                    ; 78                              ;
;     -- 4 input functions                    ; 90                              ;
;     -- <=3 input functions                  ; 254                             ;
;                                             ;                                 ;
; Dedicated logic registers                   ; 2621                            ;
;                                             ;                                 ;
; I/O pins                                    ; 67                              ;
; Total MLAB memory bits                      ; 0                               ;
; Total block memory bits                     ; 2048                            ;
;                                             ;                                 ;
; Total DSP Blocks                            ; 0                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; edgeDetector:detectorSub0|saida ;
; Maximum fan-out                             ; 2683                            ;
; Total fan-out                               ; 15090                           ;
; Average fan-out                             ; 3.67                            ;
+---------------------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+---------------------+--------------+
; |MIPS                                     ; 1292 (2)            ; 2621 (0)                  ; 2048              ; 0          ; 67   ; 0            ; |MIPS                                                                                         ; MIPS                ; work         ;
;    |Controle:Controle|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|Controle:Controle                                                                       ; Controle            ; work         ;
;    |EXMEM:EXMEM1|                         ; 0 (0)               ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS|EXMEM:EXMEM1                                                                            ; EXMEM               ; work         ;
;    |IDEX:IDEX1|                           ; 0 (0)               ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS|IDEX:IDEX1                                                                              ; IDEX                ; work         ;
;    |IFID:IFID1|                           ; 0 (0)               ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|IFID:IFID1                                                                              ; IFID                ; work         ;
;    |MEMWB:MEMWB1|                         ; 0 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|MEMWB:MEMWB1                                                                            ; MEMWB               ; work         ;
;    |RAMMIPS:RAM|                          ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |MIPS|RAMMIPS:RAM                                                                             ; RAMMIPS             ; work         ;
;    |ROMMIPS:ROM|                          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ROMMIPS:ROM                                                                             ; ROMMIPS             ; work         ;
;    |ULA_completa:ULA1|                    ; 137 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1                                                                       ; ULA_completa        ; work         ;
;       |ULAbit0_30:ULA0|                   ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA0                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA0|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA0|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA10|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA10                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA10|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA10|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA10|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA11|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA11                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA11|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA11|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA11|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA12|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA12                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA12|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA12|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA13|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA13                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA13|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA13|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA13|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA14|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA14                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA14|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA14|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA15|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA15                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA15|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA15|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA16|                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA16                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA16|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA16|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA16|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA17|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA17                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA17|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA17|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA18|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA18                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA18|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA18|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA18|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA19|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA19                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA19|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA19|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA1|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA1                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA1|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA1|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA20|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA20                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA20|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA20|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA21|                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA21                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA21|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA21|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA21|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA22|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA22                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA22|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA22|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA23|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA23                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA23|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA23|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA23|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA24|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA24                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA24|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA24|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA25|                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA25                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA25|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA25|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA26|                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA26                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA26|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA26|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA26|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA27|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA27                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA27|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA27|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA28|                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA28                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA28|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA28|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA28|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA29|                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA29                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA29|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA29|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA2|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA2                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA2|muxGenerico2x1BIT:MuxEntradaB                         ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA2|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA30|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA30                                                      ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA30|muxGenerico2x1BIT:MuxEntradaB                        ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA30|muxGenerico4x1BIT:MuxSaida                           ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA30|somadorGenericoBIT:somador                           ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA3|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA3                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA3|muxGenerico2x1BIT:MuxEntradaB                         ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA3|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA3|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA4|                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA4                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA4|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA4|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA5|                   ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA5                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA5|muxGenerico2x1BIT:MuxEntradaB                         ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA5|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA5|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA6|                   ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA6                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA6|muxGenerico2x1BIT:MuxEntradaB                         ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA6|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA6|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA7|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA7                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA7|muxGenerico2x1BIT:MuxEntradaB                         ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA7|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;       |ULAbit0_30:ULA8|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA8                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico2x1BIT:MuxEntradaB|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA8|muxGenerico2x1BIT:MuxEntradaB                         ; muxGenerico2x1BIT   ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA8|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA8|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit0_30:ULA9|                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA9                                                       ; ULAbit0_30          ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA9|muxGenerico4x1BIT:MuxSaida                            ; muxGenerico4x1BIT   ; work         ;
;          |somadorGenericoBIT:somador|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA9|somadorGenericoBIT:somador                            ; somadorGenericoBIT  ; work         ;
;       |ULAbit:ULA31|                      ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit:ULA31                                                          ; ULAbit              ; work         ;
;          |muxGenerico4x1BIT:MuxSaida|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA_completa:ULA1|ULAbit:ULA31|muxGenerico4x1BIT:MuxSaida                               ; muxGenerico4x1BIT   ; work         ;
;    |bancoRegistradores:bancoReg|          ; 102 (102)           ; 211 (211)                 ; 2048              ; 0          ; 0    ; 0            ; |MIPS|bancoRegistradores:bancoReg                                                             ; bancoRegistradores  ; work         ;
;       |altsyncram:registrador_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MIPS|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0                                ; altsyncram          ; work         ;
;          |altsyncram_o3o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MIPS|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_o3o1:auto_generated ; altsyncram_o3o1     ; work         ;
;       |altsyncram:registrador_rtl_1|      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MIPS|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1                                ; altsyncram          ; work         ;
;          |altsyncram_o3o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MIPS|bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_o3o1:auto_generated ; altsyncram_o3o1     ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX0|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|conversorHex7Seg:DISPLAY_HEX0                                                           ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX1|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|conversorHex7Seg:DISPLAY_HEX1                                                           ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX2|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|conversorHex7Seg:DISPLAY_HEX2                                                           ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX3|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|conversorHex7Seg:DISPLAY_HEX3                                                           ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX4|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|conversorHex7Seg:DISPLAY_HEX4                                                           ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:DISPLAY_HEX5|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|conversorHex7Seg:DISPLAY_HEX5                                                           ; conversorHex7Seg    ; work         ;
;    |edgeDetector:detectorSub0|            ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|edgeDetector:detectorSub0                                                               ; edgeDetector        ; work         ;
;    |edgeDetector:detectorSub1|            ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|edgeDetector:detectorSub1                                                               ; edgeDetector        ; work         ;
;    |muxGenerico2x1:MuxRTRD|               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MuxRTRD                                                                  ; muxGenerico2x1      ; work         ;
;    |muxGenerico2x1:MuxSigREG|             ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MuxSigREG                                                                ; muxGenerico2x1      ; work         ;
;    |muxGenerico2x1:MuxTipoJ|              ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MuxTipoJ                                                                 ; muxGenerico2x1      ; work         ;
;    |muxGenerico2x1:MuxULARAM|             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MuxULARAM                                                                ; muxGenerico2x1      ; work         ;
;    |muxGenerico4x1:MuxDebug|              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico4x1:MuxDebug                                                                 ; muxGenerico4x1      ; work         ;
;    |registradorGenerico:PC1|              ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|registradorGenerico:PC1                                                                 ; registradorGenerico ; work         ;
;    |somadorGenerico:somadorINST|          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|somadorGenerico:somadorINST                                                             ; somadorGenerico     ; work         ;
;    |somadorGenerico:somador|              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|somadorGenerico:somador                                                                 ; somadorGenerico     ; work         ;
;    |ulaControle:ulaControle|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ulaControle:ulaControle                                                                 ; ulaControle         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                              ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+
; bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_o3o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif ;
; bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_o3o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+--------------------------------------------------------------+---------------------------------------------+
; Register name                                                ; Reason for Removal                          ;
+--------------------------------------------------------------+---------------------------------------------+
; IDEX:IDEX1|rt_OUT[4]                                         ; Merged with IDEX:IDEX1|rs_OUT[31]           ;
; IDEX:IDEX1|rs_OUT[15..30]                                    ; Merged with IDEX:IDEX1|rs_OUT[31]           ;
; IDEX:IDEX1|rt_OUT[3]                                         ; Merged with IDEX:IDEX1|rs_OUT[14]           ;
; IDEX:IDEX1|rt_OUT[2]                                         ; Merged with IDEX:IDEX1|rs_OUT[13]           ;
; IDEX:IDEX1|rt_OUT[1]                                         ; Merged with IDEX:IDEX1|rs_OUT[12]           ;
; IDEX:IDEX1|rt_OUT[0]                                         ; Merged with IDEX:IDEX1|rs_OUT[11]           ;
; IDEX:IDEX1|M_OUT[1]                                          ; Merged with IDEX:IDEX1|WB_OUT[0]            ;
; EXMEM:EXMEM1|M_OUT[1]                                        ; Merged with EXMEM:EXMEM1|WB_OUT[0]          ;
; IDEX:IDEX1|PC_OUT[1]                                         ; Merged with IDEX:IDEX1|PC_OUT[0]            ;
; registradorGenerico:PC1|DOUT[1]                              ; Merged with registradorGenerico:PC1|DOUT[0] ;
; IFID:IFID1|PC_OUT[1]                                         ; Merged with IFID:IFID1|PC_OUT[0]            ;
; EXMEM:EXMEM1|PCADD_OUT[1]                                    ; Merged with EXMEM:EXMEM1|PCADD_OUT[0]       ;
; IFID:IFID1|INSTR_OUT[26]                                     ; Merged with IFID:IFID1|INSTR_OUT[31]        ;
; IFID:IFID1|INSTR_OUT[18,20,22,23,25]                         ; Merged with IFID:IFID1|INSTR_OUT[30]        ;
; IFID:IFID1|INSTR_OUT[4,6..13,15]                             ; Merged with IFID:IFID1|INSTR_OUT[28]        ;
; IFID:IFID1|INSTR_OUT[5,14,17]                                ; Merged with IFID:IFID1|INSTR_OUT[24]        ;
; IDEX:IDEX1|EX_OUT[3]                                         ; Merged with IDEX:IDEX1|rs_OUT[31]           ;
; IDEX:IDEX1|rs_OUT[4,6..13]                                   ; Merged with IDEX:IDEX1|rs_OUT[31]           ;
; IDEX:IDEX1|rd_OUT[1]                                         ; Merged with IDEX:IDEX1|rs_OUT[14]           ;
; IDEX:IDEX1|rs_OUT[5]                                         ; Merged with IDEX:IDEX1|rs_OUT[14]           ;
; IDEX:IDEX1|EX_OUT[5]                                         ; Merged with IDEX:IDEX1|rd_OUT[4]            ;
; IDEX:IDEX1|rd_OUT[2]                                         ; Merged with IDEX:IDEX1|rd_OUT[4]            ;
; IDEX:IDEX1|EX_OUT[1]                                         ; Merged with IDEX:IDEX1|EX_OUT[6]            ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[6,10]   ; Stuck at GND due to stuck port data_in      ;
; IFID:IFID1|INSTR_OUT[30]                                     ; Stuck at GND due to stuck port data_in      ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[4,6,10] ; Stuck at GND due to stuck port data_in      ;
; IDEX:IDEX1|rd_OUT[4]                                         ; Stuck at GND due to stuck port data_in      ;
; EXMEM:EXMEM1|rtrd_OUT[4]                                     ; Merged with EXMEM:EXMEM1|rtrd_OUT[2]        ;
; MEMWB:MEMWB1|rtrd_OUT[4]                                     ; Merged with MEMWB:MEMWB1|rtrd_OUT[2]        ;
; Total Number of Removed Registers = 70                       ;                                             ;
+--------------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; IFID:IFID1|INSTR_OUT[30] ; Stuck at GND              ; IDEX:IDEX1|rd_OUT[4]                   ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2621  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 367   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2112  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[72] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[72] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[70] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[70] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[68] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[68] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[66] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[66] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[64] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[64] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[62] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[62] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[60] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[60] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[58] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[58] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[56] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[56] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[54] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[54] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[52] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[52] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[50] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[50] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[48] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[48] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[46] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[46] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[44] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[44] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[42] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[42] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[40] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[40] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[38] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[38] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[36] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[36] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[34] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[34] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[32] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[32] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[30] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[30] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[28] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[28] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[26] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[26] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[24] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[24] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[22] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[22] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[20] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[20] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[18] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[18] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[16] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[16] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[12] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[12] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[14] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[14] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[74] ; 1       ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[74] ; 1       ;
; Total number of inverted registers = 64                  ;         ;
+----------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                               ;
+----------------------------------------------------------+-----------------------------------------------+
; Register Name                                            ; RAM Name                                      ;
+----------------------------------------------------------+-----------------------------------------------+
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[0]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[1]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[2]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[3]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[4]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[5]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[6]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[7]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[8]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[9]  ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[10] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[11] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[12] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[13] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[14] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[15] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[16] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[17] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[18] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[19] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[20] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[21] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[22] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[23] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[24] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[25] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[26] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[27] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[28] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[29] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[30] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[31] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[32] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[33] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[34] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[35] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[36] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[37] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[38] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[39] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[40] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[41] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[42] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[43] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[44] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[45] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[46] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[47] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[48] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[49] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[50] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[51] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[52] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[53] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[54] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[55] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[56] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[57] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[58] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[59] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[60] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[61] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[62] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[63] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[64] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[65] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[66] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[67] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[68] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[69] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[70] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[71] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[72] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[73] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_0_bypass[74] ; bancoRegistradores:bancoReg|registrador_rtl_0 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[0]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[1]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[2]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[3]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[4]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[5]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[6]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[7]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[8]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[9]  ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[10] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[11] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[12] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[13] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[14] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[15] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[16] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[17] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[18] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[19] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[20] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[21] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[22] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[23] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[24] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[25] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[26] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[27] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[28] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[29] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[30] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[31] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[32] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[33] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[34] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[35] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[36] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[37] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[38] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[39] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[40] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[41] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[42] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[43] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[44] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[45] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[46] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[47] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[48] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[49] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[50] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[51] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[52] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[53] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[54] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[55] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[56] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[57] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[58] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[59] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[60] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[61] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[62] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[63] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[64] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[65] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[66] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[67] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[68] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[69] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[70] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[71] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[72] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[73] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
; bancoRegistradores:bancoReg|registrador_rtl_1_bypass[74] ; bancoRegistradores:bancoReg|registrador_rtl_1 ;
+----------------------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS|registradorGenerico:PC1|DOUT[22]                                        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MIPS|registradorGenerico:PC1|DOUT[17]                                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |MIPS|ULA_completa:ULA1|ULAbit0_30:ULA22|muxGenerico4x1BIT:MuxSaida|saida_MUX ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|muxGenerico4x1:MuxDebug|saida_MUX[18]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0|altsyncram_o3o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1|altsyncram_o3o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
; ADDR_WIDTH     ; 32    ; Signed Integer                              ;
; OPCODE_WIDTH   ; 6     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:somador ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoRegistradores:bancoReg ;
+---------------------+-------+--------------------------------------------+
; Parameter Name      ; Value ; Type                                       ;
+---------------------+-------+--------------------------------------------+
; larguradados        ; 32    ; Signed Integer                             ;
; larguraendbancoregs ; 5     ; Signed Integer                             ;
+---------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMIPS:RAM ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; datawidth       ; 32    ; Signed Integer                 ;
; addrwidth       ; 32    ; Signed Integer                 ;
; memoryaddrwidth ; 6     ; Signed Integer                 ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROMMIPS:ROM ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; datawidth       ; 32    ; Signed Integer                 ;
; addrwidth       ; 32    ; Signed Integer                 ;
; memoryaddrwidth ; 6     ; Signed Integer                 ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: estendeSinalGenerico:estendeSinal ;
+--------------------+-------+---------------------------------------------------+
; Parameter Name     ; Value ; Type                                              ;
+--------------------+-------+---------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                    ;
; larguradadosaida   ; 32    ; Signed Integer                                    ;
+--------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controle:Controle ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; data_width     ; 6     ; Signed Integer                        ;
; signal_width   ; 14    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ulaControle:ulaControle ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_width     ; 6     ; Signed Integer                              ;
; signal_width   ; 3     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deslocadorGenerico:Deslocador ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; larguradadoentrada ; 32    ; Signed Integer                                ;
; larguradadosaida   ; 32    ; Signed Integer                                ;
; deslocamento       ; 2     ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:somadorINST ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxNextINST ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxSigREG ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxTipoJ ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deslocadorGenericoJ:DeslocJ ;
+--------------------+-------+---------------------------------------------+
; Parameter Name     ; Value ; Type                                        ;
+--------------------+-------+---------------------------------------------+
; larguradadoentrada ; 26    ; Signed Integer                              ;
; larguradadosaida   ; 28    ; Signed Integer                              ;
+--------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: concatenadorJ:ConcatJ ;
+---------------------+-------+--------------------------------------+
; Parameter Name      ; Value ; Type                                 ;
+---------------------+-------+--------------------------------------+
; larguradadoopcode   ; 4     ; Signed Integer                       ;
; larguradadoimediato ; 28    ; Signed Integer                       ;
; larguradadosaida    ; 32    ; Signed Integer                       ;
+---------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxULARAM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxRTRD ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                            ; Type              ;
+------------------------------------+--------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped           ;
; WIDTH_A                            ; 32                                               ; Untyped           ;
; WIDTHAD_A                          ; 5                                                ; Untyped           ;
; NUMWORDS_A                         ; 32                                               ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped           ;
; WIDTH_B                            ; 32                                               ; Untyped           ;
; WIDTHAD_B                          ; 5                                                ; Untyped           ;
; NUMWORDS_B                         ; 32                                               ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped           ;
; BYTE_SIZE                          ; 8                                                ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped           ;
; INIT_FILE                          ; db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_o3o1                                  ; Untyped           ;
+------------------------------------+--------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1 ;
+------------------------------------+--------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                            ; Type              ;
+------------------------------------+--------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped           ;
; WIDTH_A                            ; 32                                               ; Untyped           ;
; WIDTHAD_A                          ; 5                                                ; Untyped           ;
; NUMWORDS_A                         ; 32                                               ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped           ;
; WIDTH_B                            ; 32                                               ; Untyped           ;
; WIDTHAD_B                          ; 5                                                ; Untyped           ;
; NUMWORDS_B                         ; 32                                               ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped           ;
; BYTE_SIZE                          ; 8                                                ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped           ;
; INIT_FILE                          ; db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_o3o1                                  ; Untyped           ;
+------------------------------------+--------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 32                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 32                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 32                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 32                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX5" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX4" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX3" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX2" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX1" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DISPLAY_HEX0" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                ;
; negativo ; Input ; Info     ; Stuck at GND                ;
; overflow ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit:ULA31" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; less ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA30" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA29" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA28" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA27" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA26" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA25" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA24" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA23" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA22" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA21" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA20" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA19" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA18" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA17" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA16" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA15" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA14" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA13" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA12" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA11" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA10" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; less ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA9" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA8" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA7" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA6" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA5" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA4" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA3" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ULA_completa:ULA1|ULAbit0_30:ULA1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; less ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:PC1" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; enable ; Input ; Info     ; Stuck at VCC            ;
+--------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "somadorGenerico:somador" ;
+-----------------+-------+----------+----------------+
; Port            ; Type  ; Severity ; Details        ;
+-----------------+-------+----------+----------------+
; entradab[31..3] ; Input ; Info     ; Stuck at GND   ;
; entradab[1..0]  ; Input ; Info     ; Stuck at GND   ;
; entradab[2]     ; Input ; Info     ; Stuck at VCC   ;
+-----------------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2621                        ;
;     CLR               ; 367                         ;
;     ENA               ; 2112                        ;
;     plain             ; 142                         ;
; arriav_lcell_comb     ; 1292                        ;
;     arith             ; 60                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 30                          ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 1197                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 90                          ;
;         5 data inputs ; 78                          ;
;         6 data inputs ; 835                         ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 3.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 08 15:37:48 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rommips.vhd
    Info (12022): Found design unit 1: ROMMIPS-assincrona File: E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd Line: 15
    Info (12023): Found entity 1: ROMMIPS File: E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: E:/designcomputadoressetup/desComp/MIPS/bancoRegistradores.vhd Line: 30
    Info (12023): Found entity 1: bancoRegistradores File: E:/designcomputadoressetup/desComp/MIPS/bancoRegistradores.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: E:/designcomputadoressetup/desComp/MIPS/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: E:/designcomputadoressetup/desComp/MIPS/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd
    Info (12022): Found design unit 1: estendeSinalGenerico-comportamento File: E:/designcomputadoressetup/desComp/MIPS/estendeSinalGenerico.vhd Line: 19
    Info (12023): Found entity 1: estendeSinalGenerico File: E:/designcomputadoressetup/desComp/MIPS/estendeSinalGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rammips.vhd
    Info (12022): Found design unit 1: RAMMIPS-assincrona File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 19
    Info (12023): Found entity 1: RAMMIPS File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decodificador.vhd
    Info (12022): Found design unit 1: Decodificador-arquitetura File: E:/designcomputadoressetup/desComp/MIPS/Decodificador.vhd Line: 20
    Info (12023): Found entity 1: Decodificador File: E:/designcomputadoressetup/desComp/MIPS/Decodificador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: E:/designcomputadoressetup/desComp/MIPS/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: E:/designcomputadoressetup/desComp/MIPS/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd
    Info (12022): Found design unit 1: deslocadorGenerico-comportamento File: E:/designcomputadoressetup/desComp/MIPS/deslocadorGenerico.vhd Line: 18
    Info (12023): Found entity 1: deslocadorGenerico File: E:/designcomputadoressetup/desComp/MIPS/deslocadorGenerico.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file edgedetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: E:/designcomputadoressetup/desComp/MIPS/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: E:/designcomputadoressetup/desComp/MIPS/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: E:/designcomputadoressetup/desComp/MIPS/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: MIPS-arch_name File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 27
    Info (12023): Found entity 1: MIPS File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file deslocadorgenericoj.vhd
    Info (12022): Found design unit 1: deslocadorGenericoJ-comportamento File: E:/designcomputadoressetup/desComp/MIPS/deslocadorGenericoJ.vhd Line: 17
    Info (12023): Found entity 1: deslocadorGenericoJ File: E:/designcomputadoressetup/desComp/MIPS/deslocadorGenericoJ.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file concatenadorj.vhd
    Info (12022): Found design unit 1: concatenadorJ-comportamento File: E:/designcomputadoressetup/desComp/MIPS/concatenadorJ.vhd Line: 19
    Info (12023): Found entity 1: concatenadorJ File: E:/designcomputadoressetup/desComp/MIPS/concatenadorJ.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-comportamento File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1.vhd Line: 12
    Info (12023): Found entity 1: muxGenerico4x1 File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula_completa.vhd
    Info (12022): Found design unit 1: ULA_completa-comportamento File: E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd Line: 16
    Info (12023): Found entity 1: ULA_completa File: E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ulabit0_30.vhd
    Info (12022): Found design unit 1: ULAbit0_30-comportamento File: E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd Line: 19
    Info (12023): Found entity 1: ULAbit0_30 File: E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ulabit.vhd
    Info (12022): Found design unit 1: ULAbit-comportamento File: E:/designcomputadoressetup/desComp/MIPS/ULAbit.vhd Line: 19
    Info (12023): Found entity 1: ULAbit File: E:/designcomputadoressetup/desComp/MIPS/ULAbit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1bit.vhd
    Info (12022): Found design unit 1: muxGenerico2x1BIT-comportamento File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1BIT.vhd Line: 13
    Info (12023): Found entity 1: muxGenerico2x1BIT File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1BIT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenericobit.vhd
    Info (12022): Found design unit 1: somadorGenericoBIT-comportamento File: E:/designcomputadoressetup/desComp/MIPS/somadorGenericoBIT.vhd Line: 13
    Info (12023): Found entity 1: somadorGenericoBIT File: E:/designcomputadoressetup/desComp/MIPS/somadorGenericoBIT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: E:/designcomputadoressetup/desComp/MIPS/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: E:/designcomputadoressetup/desComp/MIPS/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ifid.vhd
    Info (12022): Found design unit 1: IFID-comportamento File: E:/designcomputadoressetup/desComp/MIPS/IFID.vhd Line: 13
    Info (12023): Found entity 1: IFID File: E:/designcomputadoressetup/desComp/MIPS/IFID.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file idex.vhd
    Info (12022): Found design unit 1: IDEX-comportamento File: E:/designcomputadoressetup/desComp/MIPS/IDEX.vhd Line: 27
    Info (12023): Found entity 1: IDEX File: E:/designcomputadoressetup/desComp/MIPS/IDEX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file exmem.vhd
    Info (12022): Found design unit 1: EXMEM-comportamento File: E:/designcomputadoressetup/desComp/MIPS/EXMEM.vhd Line: 27
    Info (12023): Found entity 1: EXMEM File: E:/designcomputadoressetup/desComp/MIPS/EXMEM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memwb.vhd
    Info (12022): Found design unit 1: MEMWB-comportamento File: E:/designcomputadoressetup/desComp/MIPS/MEMWB.vhd Line: 21
    Info (12023): Found entity 1: MEMWB File: E:/designcomputadoressetup/desComp/MIPS/MEMWB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: Controle-arquitetura File: E:/designcomputadoressetup/desComp/MIPS/Controle.vhd Line: 19
    Info (12023): Found entity 1: Controle File: E:/designcomputadoressetup/desComp/MIPS/Controle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ulacontrole.vhd
    Info (12022): Found design unit 1: ulaControle-arquitetura File: E:/designcomputadoressetup/desComp/MIPS/ulaControle.vhd Line: 20
    Info (12023): Found entity 1: ulaControle File: E:/designcomputadoressetup/desComp/MIPS/ulaControle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico4x1bit.vhd
    Info (12022): Found design unit 1: muxGenerico4x1BIT-comportamento File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1BIT.vhd Line: 12
    Info (12023): Found entity 1: muxGenerico4x1BIT File: E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1BIT.vhd Line: 4
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12129): Elaborating entity "edgeDetector" using architecture "A:bordasubida" for hierarchy "edgeDetector:detectorSub0" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 109
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:somador" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 115
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC1" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 119
Info (12128): Elaborating entity "ULA_completa" for hierarchy "ULA_completa:ULA1" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 123
Info (12128): Elaborating entity "ULAbit0_30" for hierarchy "ULA_completa:ULA1|ULAbit0_30:ULA0" File: E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd Line: 32
Info (12128): Elaborating entity "muxGenerico2x1BIT" for hierarchy "ULA_completa:ULA1|ULAbit0_30:ULA0|muxGenerico2x1BIT:MuxEntradaB" File: E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd Line: 34
Info (12128): Elaborating entity "somadorGenericoBIT" for hierarchy "ULA_completa:ULA1|ULAbit0_30:ULA0|somadorGenericoBIT:somador" File: E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd Line: 37
Info (12128): Elaborating entity "muxGenerico4x1BIT" for hierarchy "ULA_completa:ULA1|ULAbit0_30:ULA0|muxGenerico4x1BIT:MuxSaida" File: E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd Line: 40
Info (12128): Elaborating entity "ULAbit" for hierarchy "ULA_completa:ULA1|ULAbit:ULA31" File: E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd Line: 342
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "bancoRegistradores:bancoReg" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 127
Info (12128): Elaborating entity "RAMMIPS" for hierarchy "RAMMIPS:RAM" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 138
Info (12128): Elaborating entity "ROMMIPS" for hierarchy "ROMMIPS:ROM" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 147
Warning (10541): VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd Line: 18
Info (12128): Elaborating entity "estendeSinalGenerico" for hierarchy "estendeSinalGenerico:estendeSinal" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 153
Info (12128): Elaborating entity "Controle" for hierarchy "Controle:Controle" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 157
Info (12128): Elaborating entity "ulaControle" for hierarchy "ulaControle:ulaControle" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 161
Warning (10036): Verilog HDL or VHDL warning at ulaControle.vhd(24): object "e" assigned a value but never read File: E:/designcomputadoressetup/desComp/MIPS/ulaControle.vhd Line: 24
Info (12128): Elaborating entity "deslocadorGenerico" for hierarchy "deslocadorGenerico:Deslocador" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 165
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MuxNextINST" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 173
Info (12128): Elaborating entity "deslocadorGenericoJ" for hierarchy "deslocadorGenericoJ:DeslocJ" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 187
Info (12128): Elaborating entity "concatenadorJ" for hierarchy "concatenadorJ:ConcatJ" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 190
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MuxRTRD" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 198
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "muxGenerico4x1:MuxDebug" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 202
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:DISPLAY_HEX0" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 205
Info (12128): Elaborating entity "IFID" for hierarchy "IFID:IFID1" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 254
Info (12128): Elaborating entity "IDEX" for hierarchy "IDEX:IDEX1" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 263
Info (12128): Elaborating entity "EXMEM" for hierarchy "EXMEM:EXMEM1" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 286
Info (12128): Elaborating entity "MEMWB" for hierarchy "MEMWB:MEMWB1" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 305
Warning (276020): Inferred RAM node "bancoRegistradores:bancoReg|registrador_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bancoRegistradores:bancoReg|registrador_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "ROMMIPS:ROM|memROM" is uninferred due to inappropriate RAM size File: E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd Line: 18
    Info (276007): RAM logic "RAMMIPS:RAM|memRAM" is uninferred due to asynchronous read logic File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 22
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[12]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[11]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[10]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[9]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[8]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[7]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[6]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[5]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[4]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[3]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[2]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[1]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[0]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[13]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[14]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[15]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[16]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[17]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[18]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[19]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[20]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[21]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[22]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[23]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[24]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[25]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[26]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[27]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[28]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[29]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[30]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
    Warning (13049): Converted tri-state buffer "RAMMIPS:RAM|Dado_out[31]" feeding internal logic into a wire File: E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd Line: 13
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "E:/designcomputadoressetup/desComp/MIPS/RAMcontent.mif" -- truncated remaining initial content value to fit RAM
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bancoRegistradores:bancoReg|registrador_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bancoRegistradores:bancoReg|registrador_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif
Info (12130): Elaborated megafunction instantiation "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0"
Info (12133): Instantiated megafunction "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o3o1.tdf
    Info (12023): Found entity 1: altsyncram_o3o1 File: E:/designcomputadoressetup/desComp/MIPS/db/altsyncram_o3o1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1"
Info (12133): Instantiated megafunction "bancoRegistradores:bancoReg|altsyncram:registrador_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 14
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd Line: 22
Info (21057): Implemented 3871 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 3740 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Wed Dec 08 15:38:01 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:22


