verilog xil_defaultlib --include "../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/30ef" --include "../../../../Practica1.gen/sources_1/bd/DesignP1/ipshared/ec67/hdl" \
"../../../bd/DesignP1/ip/DesignP1_lmb_bram_0/sim/DesignP1_lmb_bram_0.v" \
"../../../bd/DesignP1/ip/DesignP1_clk_wiz_1_0/DesignP1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/DesignP1/ip/DesignP1_clk_wiz_1_0/DesignP1_clk_wiz_1_0.v" \
"../../../bd/DesignP1/ip/DesignP1_xbar_0/sim/DesignP1_xbar_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
