
HomeArt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cf8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000076c  08006e88  08006e88  00016e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075f4  080075f4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080075f4  080075f4  000175f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075fc  080075fc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075fc  080075fc  000175fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007600  08007600  00017600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007604  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000ca0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000d10  20000d10  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013528  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002829  00000000  00000000  000335c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000eb8  00000000  00000000  00035df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e00  00000000  00000000  00036cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023990  00000000  00000000  00037ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001232b  00000000  00000000  0005b440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d89fb  00000000  00000000  0006d76b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00146166  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004158  00000000  00000000  001461bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e70 	.word	0x08006e70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006e70 	.word	0x08006e70

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <ESP_clearBuffer>:
char *Terminate = "</body></html>";


/*****************************************************************************************************************************************/

void ESP_clearBuffer(void){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0

	memset(buffer_app, 0, 60);
 800057c:	223c      	movs	r2, #60	; 0x3c
 800057e:	2100      	movs	r1, #0
 8000580:	4803      	ldr	r0, [pc, #12]	; (8000590 <ESP_clearBuffer+0x18>)
 8000582:	f006 f83f 	bl	8006604 <memset>
	buffer_index = 0;
 8000586:	4b03      	ldr	r3, [pc, #12]	; (8000594 <ESP_clearBuffer+0x1c>)
 8000588:	2200      	movs	r2, #0
 800058a:	801a      	strh	r2, [r3, #0]
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	200008f0 	.word	0x200008f0
 8000594:	200009da 	.word	0x200009da

08000598 <ESP_Init>:


void ESP_Init(char *SSID, char *PASSWD){
 8000598:	b580      	push	{r7, lr}
 800059a:	b09a      	sub	sp, #104	; 0x68
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]

	ESP_clearBuffer();
 80005a2:	f7ff ffe9 	bl	8000578 <ESP_clearBuffer>
	char data[80];

	ringInit();
 80005a6:	f000 fc5f 	bl	8000e68 <ringInit>

	HAL_Delay(1000);
 80005aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ae:	f002 fcc5 	bl	8002f3c <HAL_Delay>

	/********** AT **********/

	UART_send("AT\r\n", WiFi_UART);
 80005b2:	4974      	ldr	r1, [pc, #464]	; (8000784 <ESP_Init+0x1ec>)
 80005b4:	4874      	ldr	r0, [pc, #464]	; (8000788 <ESP_Init+0x1f0>)
 80005b6:	f000 fe15 	bl	80011e4 <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 80005ba:	bf00      	nop
 80005bc:	4971      	ldr	r1, [pc, #452]	; (8000784 <ESP_Init+0x1ec>)
 80005be:	4873      	ldr	r0, [pc, #460]	; (800078c <ESP_Init+0x1f4>)
 80005c0:	f000 fea6 	bl	8001310 <UART_waitFor>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d0f8      	beq.n	80005bc <ESP_Init+0x24>
	UART_send("AT  ---->  OK\n", PC_UART);
 80005ca:	4971      	ldr	r1, [pc, #452]	; (8000790 <ESP_Init+0x1f8>)
 80005cc:	4871      	ldr	r0, [pc, #452]	; (8000794 <ESP_Init+0x1fc>)
 80005ce:	f000 fe09 	bl	80011e4 <UART_send>


	HAL_Delay(2000);
 80005d2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80005d6:	f002 fcb1 	bl	8002f3c <HAL_Delay>


	/********** AT+RST **********/
	UART_send("AT+RST\r\n", WiFi_UART);
 80005da:	496a      	ldr	r1, [pc, #424]	; (8000784 <ESP_Init+0x1ec>)
 80005dc:	486e      	ldr	r0, [pc, #440]	; (8000798 <ESP_Init+0x200>)
 80005de:	f000 fe01 	bl	80011e4 <UART_send>
	UART_send("\nReseteando ", PC_UART);
 80005e2:	496b      	ldr	r1, [pc, #428]	; (8000790 <ESP_Init+0x1f8>)
 80005e4:	486d      	ldr	r0, [pc, #436]	; (800079c <ESP_Init+0x204>)
 80005e6:	f000 fdfd 	bl	80011e4 <UART_send>

	for (int i=0; i<3; i++)
 80005ea:	2300      	movs	r3, #0
 80005ec:	667b      	str	r3, [r7, #100]	; 0x64
 80005ee:	e00a      	b.n	8000606 <ESP_Init+0x6e>
	{
		UART_send(" . ", PC_UART);
 80005f0:	4967      	ldr	r1, [pc, #412]	; (8000790 <ESP_Init+0x1f8>)
 80005f2:	486b      	ldr	r0, [pc, #428]	; (80007a0 <ESP_Init+0x208>)
 80005f4:	f000 fdf6 	bl	80011e4 <UART_send>
		HAL_Delay(1500);
 80005f8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80005fc:	f002 fc9e 	bl	8002f3c <HAL_Delay>
	for (int i=0; i<3; i++)
 8000600:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000602:	3301      	adds	r3, #1
 8000604:	667b      	str	r3, [r7, #100]	; 0x64
 8000606:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000608:	2b02      	cmp	r3, #2
 800060a:	ddf1      	ble.n	80005f0 <ESP_Init+0x58>
	}


	/********** AT **********/
	UART_send("AT\r\n", WiFi_UART);
 800060c:	495d      	ldr	r1, [pc, #372]	; (8000784 <ESP_Init+0x1ec>)
 800060e:	485e      	ldr	r0, [pc, #376]	; (8000788 <ESP_Init+0x1f0>)
 8000610:	f000 fde8 	bl	80011e4 <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 8000614:	bf00      	nop
 8000616:	495b      	ldr	r1, [pc, #364]	; (8000784 <ESP_Init+0x1ec>)
 8000618:	485c      	ldr	r0, [pc, #368]	; (800078c <ESP_Init+0x1f4>)
 800061a:	f000 fe79 	bl	8001310 <UART_waitFor>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d0f8      	beq.n	8000616 <ESP_Init+0x7e>
	UART_send("\n\nAT  ---->  OK\n\n", PC_UART);
 8000624:	495a      	ldr	r1, [pc, #360]	; (8000790 <ESP_Init+0x1f8>)
 8000626:	485f      	ldr	r0, [pc, #380]	; (80007a4 <ESP_Init+0x20c>)
 8000628:	f000 fddc 	bl	80011e4 <UART_send>


	HAL_Delay(2000);
 800062c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000630:	f002 fc84 	bl	8002f3c <HAL_Delay>


	/********** AT+CWMODE=3 **********/
	UART_send("AT+CWMODE=3\r\n", WiFi_UART);
 8000634:	4953      	ldr	r1, [pc, #332]	; (8000784 <ESP_Init+0x1ec>)
 8000636:	485c      	ldr	r0, [pc, #368]	; (80007a8 <ESP_Init+0x210>)
 8000638:	f000 fdd4 	bl	80011e4 <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 800063c:	bf00      	nop
 800063e:	4951      	ldr	r1, [pc, #324]	; (8000784 <ESP_Init+0x1ec>)
 8000640:	4852      	ldr	r0, [pc, #328]	; (800078c <ESP_Init+0x1f4>)
 8000642:	f000 fe65 	bl	8001310 <UART_waitFor>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d0f8      	beq.n	800063e <ESP_Init+0xa6>
	UART_send("CW MODE  ---->  3\n\n", PC_UART);
 800064c:	4950      	ldr	r1, [pc, #320]	; (8000790 <ESP_Init+0x1f8>)
 800064e:	4857      	ldr	r0, [pc, #348]	; (80007ac <ESP_Init+0x214>)
 8000650:	f000 fdc8 	bl	80011e4 <UART_send>


	/********** AT+CWJAP="SSID","PASSWD" **********/
	UART_send("Conectando con la RED proporcionada ", PC_UART);
 8000654:	494e      	ldr	r1, [pc, #312]	; (8000790 <ESP_Init+0x1f8>)
 8000656:	4856      	ldr	r0, [pc, #344]	; (80007b0 <ESP_Init+0x218>)
 8000658:	f000 fdc4 	bl	80011e4 <UART_send>

	for (int i=0; i<3; i++)
 800065c:	2300      	movs	r3, #0
 800065e:	663b      	str	r3, [r7, #96]	; 0x60
 8000660:	e00a      	b.n	8000678 <ESP_Init+0xe0>
	{
		UART_send(" . ", PC_UART);
 8000662:	494b      	ldr	r1, [pc, #300]	; (8000790 <ESP_Init+0x1f8>)
 8000664:	484e      	ldr	r0, [pc, #312]	; (80007a0 <ESP_Init+0x208>)
 8000666:	f000 fdbd 	bl	80011e4 <UART_send>
		HAL_Delay(1500);
 800066a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800066e:	f002 fc65 	bl	8002f3c <HAL_Delay>
	for (int i=0; i<3; i++)
 8000672:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000674:	3301      	adds	r3, #1
 8000676:	663b      	str	r3, [r7, #96]	; 0x60
 8000678:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800067a:	2b02      	cmp	r3, #2
 800067c:	ddf1      	ble.n	8000662 <ESP_Init+0xca>
	}

	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 800067e:	f107 000c 	add.w	r0, r7, #12
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	494b      	ldr	r1, [pc, #300]	; (80007b4 <ESP_Init+0x21c>)
 8000688:	f005 ffc4 	bl	8006614 <siprintf>
	UART_send(data, WiFi_UART);
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	493c      	ldr	r1, [pc, #240]	; (8000784 <ESP_Init+0x1ec>)
 8000692:	4618      	mov	r0, r3
 8000694:	f000 fda6 	bl	80011e4 <UART_send>
	while (!(UART_waitFor("WIFI GOT IP\r\n\r\nOK\r\n", WiFi_UART)));
 8000698:	bf00      	nop
 800069a:	493a      	ldr	r1, [pc, #232]	; (8000784 <ESP_Init+0x1ec>)
 800069c:	4846      	ldr	r0, [pc, #280]	; (80007b8 <ESP_Init+0x220>)
 800069e:	f000 fe37 	bl	8001310 <UART_waitFor>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d0f8      	beq.n	800069a <ESP_Init+0x102>
	sprintf (data, "\n\nConectado a  \"%s\"\n\n", SSID);
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	687a      	ldr	r2, [r7, #4]
 80006ae:	4943      	ldr	r1, [pc, #268]	; (80007bc <ESP_Init+0x224>)
 80006b0:	4618      	mov	r0, r3
 80006b2:	f005 ffaf 	bl	8006614 <siprintf>
	UART_send(data,PC_UART);
 80006b6:	f107 030c 	add.w	r3, r7, #12
 80006ba:	4935      	ldr	r1, [pc, #212]	; (8000790 <ESP_Init+0x1f8>)
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fd91 	bl	80011e4 <UART_send>
	//UART_send("AT+CIPSTA?\r\n", WiFi_UART);
	//sprintf (data, "AT+CIPSTA?\r\n");


	/********** AT+CIFSR **********/
	UART_send("AT+CIFSR\r\n", WiFi_UART);
 80006c2:	4930      	ldr	r1, [pc, #192]	; (8000784 <ESP_Init+0x1ec>)
 80006c4:	483e      	ldr	r0, [pc, #248]	; (80007c0 <ESP_Init+0x228>)
 80006c6:	f000 fd8d 	bl	80011e4 <UART_send>
	while (!(UART_waitFor("CIFSR:STAIP,\"", WiFi_UART)));
 80006ca:	bf00      	nop
 80006cc:	492d      	ldr	r1, [pc, #180]	; (8000784 <ESP_Init+0x1ec>)
 80006ce:	483d      	ldr	r0, [pc, #244]	; (80007c4 <ESP_Init+0x22c>)
 80006d0:	f000 fe1e 	bl	8001310 <UART_waitFor>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d0f8      	beq.n	80006cc <ESP_Init+0x134>
	while (!(UART_copyUpto("\"",buffer, WiFi_UART)));
 80006da:	bf00      	nop
 80006dc:	4a29      	ldr	r2, [pc, #164]	; (8000784 <ESP_Init+0x1ec>)
 80006de:	493a      	ldr	r1, [pc, #232]	; (80007c8 <ESP_Init+0x230>)
 80006e0:	483a      	ldr	r0, [pc, #232]	; (80007cc <ESP_Init+0x234>)
 80006e2:	f000 fd97 	bl	8001214 <UART_copyUpto>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d0f7      	beq.n	80006dc <ESP_Init+0x144>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 80006ec:	bf00      	nop
 80006ee:	4925      	ldr	r1, [pc, #148]	; (8000784 <ESP_Init+0x1ec>)
 80006f0:	4826      	ldr	r0, [pc, #152]	; (800078c <ESP_Init+0x1f4>)
 80006f2:	f000 fe0d 	bl	8001310 <UART_waitFor>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d0f8      	beq.n	80006ee <ESP_Init+0x156>
	int len = strlen (buffer);
 80006fc:	4832      	ldr	r0, [pc, #200]	; (80007c8 <ESP_Init+0x230>)
 80006fe:	f7ff fd67 	bl	80001d0 <strlen>
 8000702:	4603      	mov	r3, r0
 8000704:	65fb      	str	r3, [r7, #92]	; 0x5c
	buffer[len-1] = '\0';
 8000706:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000708:	3b01      	subs	r3, #1
 800070a:	4a2f      	ldr	r2, [pc, #188]	; (80007c8 <ESP_Init+0x230>)
 800070c:	2100      	movs	r1, #0
 800070e:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP :  %s\n\n", buffer);
 8000710:	f107 030c 	add.w	r3, r7, #12
 8000714:	4a2c      	ldr	r2, [pc, #176]	; (80007c8 <ESP_Init+0x230>)
 8000716:	492e      	ldr	r1, [pc, #184]	; (80007d0 <ESP_Init+0x238>)
 8000718:	4618      	mov	r0, r3
 800071a:	f005 ff7b 	bl	8006614 <siprintf>
	UART_send(data, PC_UART);
 800071e:	f107 030c 	add.w	r3, r7, #12
 8000722:	491b      	ldr	r1, [pc, #108]	; (8000790 <ESP_Init+0x1f8>)
 8000724:	4618      	mov	r0, r3
 8000726:	f000 fd5d 	bl	80011e4 <UART_send>


	/********** AT+CIPMUX=1 **********/
	UART_send("AT+CIPMUX=1\r\n", WiFi_UART);
 800072a:	4916      	ldr	r1, [pc, #88]	; (8000784 <ESP_Init+0x1ec>)
 800072c:	4829      	ldr	r0, [pc, #164]	; (80007d4 <ESP_Init+0x23c>)
 800072e:	f000 fd59 	bl	80011e4 <UART_send>
	while (!(UART_waitFor("AT+CIPMUX=1\r\r\n\r\nOK\r\n", WiFi_UART)));
 8000732:	bf00      	nop
 8000734:	4913      	ldr	r1, [pc, #76]	; (8000784 <ESP_Init+0x1ec>)
 8000736:	4828      	ldr	r0, [pc, #160]	; (80007d8 <ESP_Init+0x240>)
 8000738:	f000 fdea 	bl	8001310 <UART_waitFor>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d0f8      	beq.n	8000734 <ESP_Init+0x19c>
	UART_send("CIPMUX  ---->  OK\n\n", PC_UART);
 8000742:	4913      	ldr	r1, [pc, #76]	; (8000790 <ESP_Init+0x1f8>)
 8000744:	4825      	ldr	r0, [pc, #148]	; (80007dc <ESP_Init+0x244>)
 8000746:	f000 fd4d 	bl	80011e4 <UART_send>
	//while (!(UART_waitFor("OK\r\n", WiFi_UART)));
	//UART_send("CIPSTART  ---->  OK\n\n", PC_UART);


	/********** AT+CIPSERVER=1,80 **********/
	UART_send("AT+CIPSERVER=1,80\r\n", WiFi_UART);
 800074a:	490e      	ldr	r1, [pc, #56]	; (8000784 <ESP_Init+0x1ec>)
 800074c:	4824      	ldr	r0, [pc, #144]	; (80007e0 <ESP_Init+0x248>)
 800074e:	f000 fd49 	bl	80011e4 <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 8000752:	bf00      	nop
 8000754:	490b      	ldr	r1, [pc, #44]	; (8000784 <ESP_Init+0x1ec>)
 8000756:	480d      	ldr	r0, [pc, #52]	; (800078c <ESP_Init+0x1f4>)
 8000758:	f000 fdda 	bl	8001310 <UART_waitFor>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d0f8      	beq.n	8000754 <ESP_Init+0x1bc>
	UART_send("CIPSERVER  ---->  OK\n\n", PC_UART);
 8000762:	490b      	ldr	r1, [pc, #44]	; (8000790 <ESP_Init+0x1f8>)
 8000764:	481f      	ldr	r0, [pc, #124]	; (80007e4 <ESP_Init+0x24c>)
 8000766:	f000 fd3d 	bl	80011e4 <UART_send>


	/********** FIN **********/
	UART_send("Conectado a la IP\n\n", PC_UART);
 800076a:	4909      	ldr	r1, [pc, #36]	; (8000790 <ESP_Init+0x1f8>)
 800076c:	481e      	ldr	r0, [pc, #120]	; (80007e8 <ESP_Init+0x250>)
 800076e:	f000 fd39 	bl	80011e4 <UART_send>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1); // CONNECTED
 8000772:	2201      	movs	r2, #1
 8000774:	2101      	movs	r1, #1
 8000776:	481d      	ldr	r0, [pc, #116]	; (80007ec <ESP_Init+0x254>)
 8000778:	f003 fb28 	bl	8003dcc <HAL_GPIO_WritePin>
}
 800077c:	bf00      	nop
 800077e:	3768      	adds	r7, #104	; 0x68
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000cb8 	.word	0x20000cb8
 8000788:	0800729c 	.word	0x0800729c
 800078c:	080072a4 	.word	0x080072a4
 8000790:	20000c2c 	.word	0x20000c2c
 8000794:	080072ac 	.word	0x080072ac
 8000798:	080072bc 	.word	0x080072bc
 800079c:	080072c8 	.word	0x080072c8
 80007a0:	080072d8 	.word	0x080072d8
 80007a4:	080072dc 	.word	0x080072dc
 80007a8:	080072f0 	.word	0x080072f0
 80007ac:	08007300 	.word	0x08007300
 80007b0:	08007314 	.word	0x08007314
 80007b4:	0800733c 	.word	0x0800733c
 80007b8:	08007354 	.word	0x08007354
 80007bc:	08007368 	.word	0x08007368
 80007c0:	08007380 	.word	0x08007380
 80007c4:	0800738c 	.word	0x0800738c
 80007c8:	20000930 	.word	0x20000930
 80007cc:	0800739c 	.word	0x0800739c
 80007d0:	080073a0 	.word	0x080073a0
 80007d4:	080073ac 	.word	0x080073ac
 80007d8:	080073bc 	.word	0x080073bc
 80007dc:	080073d4 	.word	0x080073d4
 80007e0:	080073e8 	.word	0x080073e8
 80007e4:	080073fc 	.word	0x080073fc
 80007e8:	08007414 	.word	0x08007414
 80007ec:	40020800 	.word	0x40020800

080007f0 <ESP_messageHandler>:
	}
	return -1;
}


void ESP_messageHandler(void){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0

	//__HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);

	memset(textrc, 0, 100);
 80007f4:	2264      	movs	r2, #100	; 0x64
 80007f6:	2100      	movs	r1, #0
 80007f8:	48a5      	ldr	r0, [pc, #660]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80007fa:	f005 ff03 	bl	8006604 <memset>

	HAL_UART_Receive(&huart2, (uint8_t *)textrc, 100, 100); //(uint8_t *)
 80007fe:	2364      	movs	r3, #100	; 0x64
 8000800:	2264      	movs	r2, #100	; 0x64
 8000802:	49a3      	ldr	r1, [pc, #652]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000804:	48a3      	ldr	r0, [pc, #652]	; (8000a94 <ESP_messageHandler+0x2a4>)
 8000806:	f004 ffa8 	bl	800575a <HAL_UART_Receive>

	HAL_UART_Transmit(&huart6, (uint8_t *)textrc, 100, HAL_MAX_DELAY);
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	2264      	movs	r2, #100	; 0x64
 8000810:	499f      	ldr	r1, [pc, #636]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000812:	48a1      	ldr	r0, [pc, #644]	; (8000a98 <ESP_messageHandler+0x2a8>)
 8000814:	f004 ff0f 	bl	8005636 <HAL_UART_Transmit>
	UART_send("\n", PC_UART);
 8000818:	499f      	ldr	r1, [pc, #636]	; (8000a98 <ESP_messageHandler+0x2a8>)
 800081a:	48a0      	ldr	r0, [pc, #640]	; (8000a9c <ESP_messageHandler+0x2ac>)
 800081c:	f000 fce2 	bl	80011e4 <UART_send>

	fragment[0] = textrc[25]; // Asignación de Fragmento
 8000820:	4b9b      	ldr	r3, [pc, #620]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000822:	7e5a      	ldrb	r2, [r3, #25]
 8000824:	4b9e      	ldr	r3, [pc, #632]	; (8000aa0 <ESP_messageHandler+0x2b0>)
 8000826:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart6, (uint8_t *)fragment, 1, HAL_MAX_DELAY);
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	2201      	movs	r2, #1
 800082e:	499c      	ldr	r1, [pc, #624]	; (8000aa0 <ESP_messageHandler+0x2b0>)
 8000830:	4899      	ldr	r0, [pc, #612]	; (8000a98 <ESP_messageHandler+0x2a8>)
 8000832:	f004 ff00 	bl	8005636 <HAL_UART_Transmit>
	UART_send("\n", PC_UART);
 8000836:	4998      	ldr	r1, [pc, #608]	; (8000a98 <ESP_messageHandler+0x2a8>)
 8000838:	4898      	ldr	r0, [pc, #608]	; (8000a9c <ESP_messageHandler+0x2ac>)
 800083a:	f000 fcd3 	bl	80011e4 <UART_send>


	// SEGURIDAD
	if (fragment[0] == 's'){
 800083e:	4b98      	ldr	r3, [pc, #608]	; (8000aa0 <ESP_messageHandler+0x2b0>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b73      	cmp	r3, #115	; 0x73
 8000844:	d10b      	bne.n	800085e <ESP_messageHandler+0x6e>
		UART_send("SEGURIDAD \n", PC_UART);
 8000846:	4994      	ldr	r1, [pc, #592]	; (8000a98 <ESP_messageHandler+0x2a8>)
 8000848:	4896      	ldr	r0, [pc, #600]	; (8000aa4 <ESP_messageHandler+0x2b4>)
 800084a:	f000 fccb 	bl	80011e4 <UART_send>
		vSeg[0] = textrc[28]; // Alarma Interior
 800084e:	4b90      	ldr	r3, [pc, #576]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000850:	7f1a      	ldrb	r2, [r3, #28]
 8000852:	4b95      	ldr	r3, [pc, #596]	; (8000aa8 <ESP_messageHandler+0x2b8>)
 8000854:	701a      	strb	r2, [r3, #0]
		vSeg[1] = textrc[31]; // Alarma Exterior
 8000856:	4b8e      	ldr	r3, [pc, #568]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000858:	7fda      	ldrb	r2, [r3, #31]
 800085a:	4b93      	ldr	r3, [pc, #588]	; (8000aa8 <ESP_messageHandler+0x2b8>)
 800085c:	705a      	strb	r2, [r3, #1]
	}

	// ILUMINACIÓN
	if (fragment[0] == 'i'){
 800085e:	4b90      	ldr	r3, [pc, #576]	; (8000aa0 <ESP_messageHandler+0x2b0>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b69      	cmp	r3, #105	; 0x69
 8000864:	f040 8228 	bne.w	8000cb8 <ESP_messageHandler+0x4c8>
		UART_send("ILUMINACION \n", PC_UART);
 8000868:	498b      	ldr	r1, [pc, #556]	; (8000a98 <ESP_messageHandler+0x2a8>)
 800086a:	4890      	ldr	r0, [pc, #576]	; (8000aac <ESP_messageHandler+0x2bc>)
 800086c:	f000 fcba 	bl	80011e4 <UART_send>
		vIlum[0] = textrc[28]; 	// Luz Sala
 8000870:	4b87      	ldr	r3, [pc, #540]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000872:	7f1a      	ldrb	r2, [r3, #28]
 8000874:	4b8e      	ldr	r3, [pc, #568]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000876:	701a      	strb	r2, [r3, #0]
		vIlum[1] = textrc[31]; 	// Luz Comedor
 8000878:	4b85      	ldr	r3, [pc, #532]	; (8000a90 <ESP_messageHandler+0x2a0>)
 800087a:	7fda      	ldrb	r2, [r3, #31]
 800087c:	4b8c      	ldr	r3, [pc, #560]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 800087e:	705a      	strb	r2, [r3, #1]
		vIlum[2] = textrc[34]; 	// Luz Ambiente
 8000880:	4b83      	ldr	r3, [pc, #524]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000882:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8000886:	4b8a      	ldr	r3, [pc, #552]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000888:	709a      	strb	r2, [r3, #2]
		vIlum[3] = textrc[37]; 	// Luz Recibidor
 800088a:	4b81      	ldr	r3, [pc, #516]	; (8000a90 <ESP_messageHandler+0x2a0>)
 800088c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8000890:	4b87      	ldr	r3, [pc, #540]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000892:	70da      	strb	r2, [r3, #3]
		vIlum[4] = textrc[40]; 	// Luz Cocina
 8000894:	4b7e      	ldr	r3, [pc, #504]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000896:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800089a:	4b85      	ldr	r3, [pc, #532]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 800089c:	711a      	strb	r2, [r3, #4]
		vIlum[5] = textrc[43]; 	// Luz Fregadero
 800089e:	4b7c      	ldr	r3, [pc, #496]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008a0:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80008a4:	4b82      	ldr	r3, [pc, #520]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008a6:	715a      	strb	r2, [r3, #5]
		vIlum[6] = textrc[46]; 	// Luz Baño
 80008a8:	4b79      	ldr	r3, [pc, #484]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008aa:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 80008ae:	4b80      	ldr	r3, [pc, #512]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008b0:	719a      	strb	r2, [r3, #6]
		vIlum[7] = textrc[49]; 	// Luz Espejo
 80008b2:	4b77      	ldr	r3, [pc, #476]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008b4:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80008b8:	4b7d      	ldr	r3, [pc, #500]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008ba:	71da      	strb	r2, [r3, #7]
		vIlum[8] = textrc[52]; 	// Luz Dormitorio
 80008bc:	4b74      	ldr	r3, [pc, #464]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008be:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80008c2:	4b7b      	ldr	r3, [pc, #492]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008c4:	721a      	strb	r2, [r3, #8]
		vIlum[9] = textrc[55]; 	// Luz Mesita Izq
 80008c6:	4b72      	ldr	r3, [pc, #456]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008c8:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80008cc:	4b78      	ldr	r3, [pc, #480]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008ce:	725a      	strb	r2, [r3, #9]
		vIlum[10] = textrc[58]; // Luz Mesita Dch
 80008d0:	4b6f      	ldr	r3, [pc, #444]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008d2:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
 80008d6:	4b76      	ldr	r3, [pc, #472]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008d8:	729a      	strb	r2, [r3, #10]
		vIlum[11] = textrc[61]; // Luz Oficina
 80008da:	4b6d      	ldr	r3, [pc, #436]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008dc:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80008e0:	4b73      	ldr	r3, [pc, #460]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008e2:	72da      	strb	r2, [r3, #11]
		vIlum[12] = textrc[64]; // Luz Gaming
 80008e4:	4b6a      	ldr	r3, [pc, #424]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008e6:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80008ea:	4b71      	ldr	r3, [pc, #452]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008ec:	731a      	strb	r2, [r3, #12]
		vIlum[13] = textrc[67]; // Luz Rx100
 80008ee:	4b68      	ldr	r3, [pc, #416]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008f0:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 80008f4:	4b6e      	ldr	r3, [pc, #440]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80008f6:	735a      	strb	r2, [r3, #13]
		vIlum[14] = textrc[68]; // Luz Rx10
 80008f8:	4b65      	ldr	r3, [pc, #404]	; (8000a90 <ESP_messageHandler+0x2a0>)
 80008fa:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80008fe:	4b6c      	ldr	r3, [pc, #432]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000900:	739a      	strb	r2, [r3, #14]
		vIlum[15] = textrc[69]; // Luz Rx1
 8000902:	4b63      	ldr	r3, [pc, #396]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000904:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8000908:	4b69      	ldr	r3, [pc, #420]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 800090a:	73da      	strb	r2, [r3, #15]
		vIlum[16] = textrc[72]; // Luz Gx100
 800090c:	4b60      	ldr	r3, [pc, #384]	; (8000a90 <ESP_messageHandler+0x2a0>)
 800090e:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8000912:	4b67      	ldr	r3, [pc, #412]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000914:	741a      	strb	r2, [r3, #16]
		vIlum[17] = textrc[73]; // Luz Gx10
 8000916:	4b5e      	ldr	r3, [pc, #376]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000918:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 800091c:	4b64      	ldr	r3, [pc, #400]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 800091e:	745a      	strb	r2, [r3, #17]
		vIlum[18] = textrc[74]; // Luz Gx1
 8000920:	4b5b      	ldr	r3, [pc, #364]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000922:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8000926:	4b62      	ldr	r3, [pc, #392]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000928:	749a      	strb	r2, [r3, #18]
		vIlum[19] = textrc[77]; // Luz Bx100
 800092a:	4b59      	ldr	r3, [pc, #356]	; (8000a90 <ESP_messageHandler+0x2a0>)
 800092c:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
 8000930:	4b5f      	ldr	r3, [pc, #380]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000932:	74da      	strb	r2, [r3, #19]
		vIlum[20] = textrc[78]; // Luz Bx10
 8000934:	4b56      	ldr	r3, [pc, #344]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000936:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
 800093a:	4b5d      	ldr	r3, [pc, #372]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 800093c:	751a      	strb	r2, [r3, #20]
		vIlum[21] = textrc[79]; // Luz Bx1
 800093e:	4b54      	ldr	r3, [pc, #336]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000940:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 8000944:	4b5a      	ldr	r3, [pc, #360]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000946:	755a      	strb	r2, [r3, #21]
		vIlum[22] = textrc[82]; // Luz Garaje
 8000948:	4b51      	ldr	r3, [pc, #324]	; (8000a90 <ESP_messageHandler+0x2a0>)
 800094a:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 800094e:	4b58      	ldr	r3, [pc, #352]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000950:	759a      	strb	r2, [r3, #22]
		vIlum[23] = textrc[85]; // Luz Jardín
 8000952:	4b4f      	ldr	r3, [pc, #316]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000954:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8000958:	4b55      	ldr	r3, [pc, #340]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 800095a:	75da      	strb	r2, [r3, #23]
		vIlum[24] = textrc[88]; // Luz Porche
 800095c:	4b4c      	ldr	r3, [pc, #304]	; (8000a90 <ESP_messageHandler+0x2a0>)
 800095e:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8000962:	4b53      	ldr	r3, [pc, #332]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000964:	761a      	strb	r2, [r3, #24]
		vIlum[25] = textrc[91]; // Luz Tendedero
 8000966:	4b4a      	ldr	r3, [pc, #296]	; (8000a90 <ESP_messageHandler+0x2a0>)
 8000968:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
 800096c:	4b50      	ldr	r3, [pc, #320]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 800096e:	765a      	strb	r2, [r3, #25]


		if(vIlum[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);
 8000970:	4b4f      	ldr	r3, [pc, #316]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b30      	cmp	r3, #48	; 0x30
 8000976:	d105      	bne.n	8000984 <ESP_messageHandler+0x194>
 8000978:	2200      	movs	r2, #0
 800097a:	2180      	movs	r1, #128	; 0x80
 800097c:	484d      	ldr	r0, [pc, #308]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 800097e:	f003 fa25 	bl	8003dcc <HAL_GPIO_WritePin>
 8000982:	e008      	b.n	8000996 <ESP_messageHandler+0x1a6>
		else if(vIlum[0] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);
 8000984:	4b4a      	ldr	r3, [pc, #296]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b31      	cmp	r3, #49	; 0x31
 800098a:	d104      	bne.n	8000996 <ESP_messageHandler+0x1a6>
 800098c:	2201      	movs	r2, #1
 800098e:	2180      	movs	r1, #128	; 0x80
 8000990:	4848      	ldr	r0, [pc, #288]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 8000992:	f003 fa1b 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);
 8000996:	4b46      	ldr	r3, [pc, #280]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000998:	785b      	ldrb	r3, [r3, #1]
 800099a:	2b30      	cmp	r3, #48	; 0x30
 800099c:	d105      	bne.n	80009aa <ESP_messageHandler+0x1ba>
 800099e:	2200      	movs	r2, #0
 80009a0:	2140      	movs	r1, #64	; 0x40
 80009a2:	4844      	ldr	r0, [pc, #272]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 80009a4:	f003 fa12 	bl	8003dcc <HAL_GPIO_WritePin>
 80009a8:	e008      	b.n	80009bc <ESP_messageHandler+0x1cc>
		else if(vIlum[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);
 80009aa:	4b41      	ldr	r3, [pc, #260]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	2b31      	cmp	r3, #49	; 0x31
 80009b0:	d104      	bne.n	80009bc <ESP_messageHandler+0x1cc>
 80009b2:	2201      	movs	r2, #1
 80009b4:	2140      	movs	r1, #64	; 0x40
 80009b6:	483f      	ldr	r0, [pc, #252]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 80009b8:	f003 fa08 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[2] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 80009bc:	4b3c      	ldr	r3, [pc, #240]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80009be:	789b      	ldrb	r3, [r3, #2]
 80009c0:	2b30      	cmp	r3, #48	; 0x30
 80009c2:	d105      	bne.n	80009d0 <ESP_messageHandler+0x1e0>
 80009c4:	2200      	movs	r2, #0
 80009c6:	2120      	movs	r1, #32
 80009c8:	483a      	ldr	r0, [pc, #232]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 80009ca:	f003 f9ff 	bl	8003dcc <HAL_GPIO_WritePin>
 80009ce:	e008      	b.n	80009e2 <ESP_messageHandler+0x1f2>
		else if(vIlum[2] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 80009d0:	4b37      	ldr	r3, [pc, #220]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80009d2:	789b      	ldrb	r3, [r3, #2]
 80009d4:	2b31      	cmp	r3, #49	; 0x31
 80009d6:	d104      	bne.n	80009e2 <ESP_messageHandler+0x1f2>
 80009d8:	2201      	movs	r2, #1
 80009da:	2120      	movs	r1, #32
 80009dc:	4835      	ldr	r0, [pc, #212]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 80009de:	f003 f9f5 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[3] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 80009e2:	4b33      	ldr	r3, [pc, #204]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80009e4:	78db      	ldrb	r3, [r3, #3]
 80009e6:	2b30      	cmp	r3, #48	; 0x30
 80009e8:	d105      	bne.n	80009f6 <ESP_messageHandler+0x206>
 80009ea:	2200      	movs	r2, #0
 80009ec:	2110      	movs	r1, #16
 80009ee:	4831      	ldr	r0, [pc, #196]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 80009f0:	f003 f9ec 	bl	8003dcc <HAL_GPIO_WritePin>
 80009f4:	e008      	b.n	8000a08 <ESP_messageHandler+0x218>
		else if(vIlum[3] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 80009f6:	4b2e      	ldr	r3, [pc, #184]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 80009f8:	78db      	ldrb	r3, [r3, #3]
 80009fa:	2b31      	cmp	r3, #49	; 0x31
 80009fc:	d104      	bne.n	8000a08 <ESP_messageHandler+0x218>
 80009fe:	2201      	movs	r2, #1
 8000a00:	2110      	movs	r1, #16
 8000a02:	482c      	ldr	r0, [pc, #176]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 8000a04:	f003 f9e2 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[4] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8000a08:	4b29      	ldr	r3, [pc, #164]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000a0a:	791b      	ldrb	r3, [r3, #4]
 8000a0c:	2b30      	cmp	r3, #48	; 0x30
 8000a0e:	d105      	bne.n	8000a1c <ESP_messageHandler+0x22c>
 8000a10:	2200      	movs	r2, #0
 8000a12:	2108      	movs	r1, #8
 8000a14:	4827      	ldr	r0, [pc, #156]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 8000a16:	f003 f9d9 	bl	8003dcc <HAL_GPIO_WritePin>
 8000a1a:	e008      	b.n	8000a2e <ESP_messageHandler+0x23e>
		else if(vIlum[4] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8000a1c:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000a1e:	791b      	ldrb	r3, [r3, #4]
 8000a20:	2b31      	cmp	r3, #49	; 0x31
 8000a22:	d104      	bne.n	8000a2e <ESP_messageHandler+0x23e>
 8000a24:	2201      	movs	r2, #1
 8000a26:	2108      	movs	r1, #8
 8000a28:	4822      	ldr	r0, [pc, #136]	; (8000ab4 <ESP_messageHandler+0x2c4>)
 8000a2a:	f003 f9cf 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[5] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, RESET);
 8000a2e:	4b20      	ldr	r3, [pc, #128]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000a30:	795b      	ldrb	r3, [r3, #5]
 8000a32:	2b30      	cmp	r3, #48	; 0x30
 8000a34:	d105      	bne.n	8000a42 <ESP_messageHandler+0x252>
 8000a36:	2200      	movs	r2, #0
 8000a38:	2180      	movs	r1, #128	; 0x80
 8000a3a:	481f      	ldr	r0, [pc, #124]	; (8000ab8 <ESP_messageHandler+0x2c8>)
 8000a3c:	f003 f9c6 	bl	8003dcc <HAL_GPIO_WritePin>
 8000a40:	e008      	b.n	8000a54 <ESP_messageHandler+0x264>
		else if(vIlum[5] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, SET);
 8000a42:	4b1b      	ldr	r3, [pc, #108]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000a44:	795b      	ldrb	r3, [r3, #5]
 8000a46:	2b31      	cmp	r3, #49	; 0x31
 8000a48:	d104      	bne.n	8000a54 <ESP_messageHandler+0x264>
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	2180      	movs	r1, #128	; 0x80
 8000a4e:	481a      	ldr	r0, [pc, #104]	; (8000ab8 <ESP_messageHandler+0x2c8>)
 8000a50:	f003 f9bc 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[6] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, RESET);
 8000a54:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000a56:	799b      	ldrb	r3, [r3, #6]
 8000a58:	2b30      	cmp	r3, #48	; 0x30
 8000a5a:	d105      	bne.n	8000a68 <ESP_messageHandler+0x278>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2140      	movs	r1, #64	; 0x40
 8000a60:	4815      	ldr	r0, [pc, #84]	; (8000ab8 <ESP_messageHandler+0x2c8>)
 8000a62:	f003 f9b3 	bl	8003dcc <HAL_GPIO_WritePin>
 8000a66:	e008      	b.n	8000a7a <ESP_messageHandler+0x28a>
		else if(vIlum[6] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, SET);
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000a6a:	799b      	ldrb	r3, [r3, #6]
 8000a6c:	2b31      	cmp	r3, #49	; 0x31
 8000a6e:	d104      	bne.n	8000a7a <ESP_messageHandler+0x28a>
 8000a70:	2201      	movs	r2, #1
 8000a72:	2140      	movs	r1, #64	; 0x40
 8000a74:	4810      	ldr	r0, [pc, #64]	; (8000ab8 <ESP_messageHandler+0x2c8>)
 8000a76:	f003 f9a9 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[7] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, RESET);
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <ESP_messageHandler+0x2c0>)
 8000a7c:	79db      	ldrb	r3, [r3, #7]
 8000a7e:	2b30      	cmp	r3, #48	; 0x30
 8000a80:	d11c      	bne.n	8000abc <ESP_messageHandler+0x2cc>
 8000a82:	2200      	movs	r2, #0
 8000a84:	2120      	movs	r1, #32
 8000a86:	480c      	ldr	r0, [pc, #48]	; (8000ab8 <ESP_messageHandler+0x2c8>)
 8000a88:	f003 f9a0 	bl	8003dcc <HAL_GPIO_WritePin>
 8000a8c:	e01f      	b.n	8000ace <ESP_messageHandler+0x2de>
 8000a8e:	bf00      	nop
 8000a90:	20000968 	.word	0x20000968
 8000a94:	20000cb8 	.word	0x20000cb8
 8000a98:	20000c2c 	.word	0x20000c2c
 8000a9c:	08007490 	.word	0x08007490
 8000aa0:	20000960 	.word	0x20000960
 8000aa4:	08007494 	.word	0x08007494
 8000aa8:	200009d8 	.word	0x200009d8
 8000aac:	080074a0 	.word	0x080074a0
 8000ab0:	20000944 	.word	0x20000944
 8000ab4:	40020400 	.word	0x40020400
 8000ab8:	40020c00 	.word	0x40020c00
		else if(vIlum[7] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, SET);
 8000abc:	4b72      	ldr	r3, [pc, #456]	; (8000c88 <ESP_messageHandler+0x498>)
 8000abe:	79db      	ldrb	r3, [r3, #7]
 8000ac0:	2b31      	cmp	r3, #49	; 0x31
 8000ac2:	d104      	bne.n	8000ace <ESP_messageHandler+0x2de>
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	2120      	movs	r1, #32
 8000ac8:	4870      	ldr	r0, [pc, #448]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000aca:	f003 f97f 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[8] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET);
 8000ace:	4b6e      	ldr	r3, [pc, #440]	; (8000c88 <ESP_messageHandler+0x498>)
 8000ad0:	7a1b      	ldrb	r3, [r3, #8]
 8000ad2:	2b30      	cmp	r3, #48	; 0x30
 8000ad4:	d105      	bne.n	8000ae2 <ESP_messageHandler+0x2f2>
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2110      	movs	r1, #16
 8000ada:	486c      	ldr	r0, [pc, #432]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000adc:	f003 f976 	bl	8003dcc <HAL_GPIO_WritePin>
 8000ae0:	e008      	b.n	8000af4 <ESP_messageHandler+0x304>
		else if(vIlum[8] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 8000ae2:	4b69      	ldr	r3, [pc, #420]	; (8000c88 <ESP_messageHandler+0x498>)
 8000ae4:	7a1b      	ldrb	r3, [r3, #8]
 8000ae6:	2b31      	cmp	r3, #49	; 0x31
 8000ae8:	d104      	bne.n	8000af4 <ESP_messageHandler+0x304>
 8000aea:	2201      	movs	r2, #1
 8000aec:	2110      	movs	r1, #16
 8000aee:	4867      	ldr	r0, [pc, #412]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000af0:	f003 f96c 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[9] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, RESET);
 8000af4:	4b64      	ldr	r3, [pc, #400]	; (8000c88 <ESP_messageHandler+0x498>)
 8000af6:	7a5b      	ldrb	r3, [r3, #9]
 8000af8:	2b30      	cmp	r3, #48	; 0x30
 8000afa:	d105      	bne.n	8000b08 <ESP_messageHandler+0x318>
 8000afc:	2200      	movs	r2, #0
 8000afe:	2108      	movs	r1, #8
 8000b00:	4862      	ldr	r0, [pc, #392]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000b02:	f003 f963 	bl	8003dcc <HAL_GPIO_WritePin>
 8000b06:	e008      	b.n	8000b1a <ESP_messageHandler+0x32a>
		else if(vIlum[9] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, SET);
 8000b08:	4b5f      	ldr	r3, [pc, #380]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b0a:	7a5b      	ldrb	r3, [r3, #9]
 8000b0c:	2b31      	cmp	r3, #49	; 0x31
 8000b0e:	d104      	bne.n	8000b1a <ESP_messageHandler+0x32a>
 8000b10:	2201      	movs	r2, #1
 8000b12:	2108      	movs	r1, #8
 8000b14:	485d      	ldr	r0, [pc, #372]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000b16:	f003 f959 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[10] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET);
 8000b1a:	4b5b      	ldr	r3, [pc, #364]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b1c:	7a9b      	ldrb	r3, [r3, #10]
 8000b1e:	2b30      	cmp	r3, #48	; 0x30
 8000b20:	d105      	bne.n	8000b2e <ESP_messageHandler+0x33e>
 8000b22:	2200      	movs	r2, #0
 8000b24:	2104      	movs	r1, #4
 8000b26:	4859      	ldr	r0, [pc, #356]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000b28:	f003 f950 	bl	8003dcc <HAL_GPIO_WritePin>
 8000b2c:	e008      	b.n	8000b40 <ESP_messageHandler+0x350>
		else if(vIlum[10] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8000b2e:	4b56      	ldr	r3, [pc, #344]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b30:	7a9b      	ldrb	r3, [r3, #10]
 8000b32:	2b31      	cmp	r3, #49	; 0x31
 8000b34:	d104      	bne.n	8000b40 <ESP_messageHandler+0x350>
 8000b36:	2201      	movs	r2, #1
 8000b38:	2104      	movs	r1, #4
 8000b3a:	4854      	ldr	r0, [pc, #336]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000b3c:	f003 f946 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[11] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET);
 8000b40:	4b51      	ldr	r3, [pc, #324]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b42:	7adb      	ldrb	r3, [r3, #11]
 8000b44:	2b30      	cmp	r3, #48	; 0x30
 8000b46:	d105      	bne.n	8000b54 <ESP_messageHandler+0x364>
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2102      	movs	r1, #2
 8000b4c:	484f      	ldr	r0, [pc, #316]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000b4e:	f003 f93d 	bl	8003dcc <HAL_GPIO_WritePin>
 8000b52:	e008      	b.n	8000b66 <ESP_messageHandler+0x376>
		else if(vIlum[11] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, SET);
 8000b54:	4b4c      	ldr	r3, [pc, #304]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b56:	7adb      	ldrb	r3, [r3, #11]
 8000b58:	2b31      	cmp	r3, #49	; 0x31
 8000b5a:	d104      	bne.n	8000b66 <ESP_messageHandler+0x376>
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2102      	movs	r1, #2
 8000b60:	484a      	ldr	r0, [pc, #296]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000b62:	f003 f933 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[12] == '0'){
 8000b66:	4b48      	ldr	r3, [pc, #288]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b68:	7b1b      	ldrb	r3, [r3, #12]
 8000b6a:	2b30      	cmp	r3, #48	; 0x30
 8000b6c:	d10c      	bne.n	8000b88 <ESP_messageHandler+0x398>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000b6e:	4b48      	ldr	r3, [pc, #288]	; (8000c90 <ESP_messageHandler+0x4a0>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2200      	movs	r2, #0
 8000b74:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000b76:	4b46      	ldr	r3, [pc, #280]	; (8000c90 <ESP_messageHandler+0x4a0>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000b7e:	4b44      	ldr	r3, [pc, #272]	; (8000c90 <ESP_messageHandler+0x4a0>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2200      	movs	r2, #0
 8000b84:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b86:	e036      	b.n	8000bf6 <ESP_messageHandler+0x406>
		}
		else if(vIlum[12] == '1'){
 8000b88:	4b3f      	ldr	r3, [pc, #252]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b8a:	7b1b      	ldrb	r3, [r3, #12]
 8000b8c:	2b31      	cmp	r3, #49	; 0x31
 8000b8e:	d132      	bne.n	8000bf6 <ESP_messageHandler+0x406>

			//uint8_t r, g, b;

			r = rgb_value (vIlum[13],vIlum[14],vIlum[15]);
 8000b90:	4b3d      	ldr	r3, [pc, #244]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b92:	7b5b      	ldrb	r3, [r3, #13]
 8000b94:	4a3c      	ldr	r2, [pc, #240]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b96:	7b91      	ldrb	r1, [r2, #14]
 8000b98:	4a3b      	ldr	r2, [pc, #236]	; (8000c88 <ESP_messageHandler+0x498>)
 8000b9a:	7bd2      	ldrb	r2, [r2, #15]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 fcbd 	bl	800151c <rgb_value>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	4a3b      	ldr	r2, [pc, #236]	; (8000c94 <ESP_messageHandler+0x4a4>)
 8000ba6:	6013      	str	r3, [r2, #0]
			g = rgb_value (vIlum[16],vIlum[17],vIlum[18]);
 8000ba8:	4b37      	ldr	r3, [pc, #220]	; (8000c88 <ESP_messageHandler+0x498>)
 8000baa:	7c1b      	ldrb	r3, [r3, #16]
 8000bac:	4a36      	ldr	r2, [pc, #216]	; (8000c88 <ESP_messageHandler+0x498>)
 8000bae:	7c51      	ldrb	r1, [r2, #17]
 8000bb0:	4a35      	ldr	r2, [pc, #212]	; (8000c88 <ESP_messageHandler+0x498>)
 8000bb2:	7c92      	ldrb	r2, [r2, #18]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fcb1 	bl	800151c <rgb_value>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	4a36      	ldr	r2, [pc, #216]	; (8000c98 <ESP_messageHandler+0x4a8>)
 8000bbe:	6013      	str	r3, [r2, #0]
			b = rgb_value (vIlum[19],vIlum[20],vIlum[21]);
 8000bc0:	4b31      	ldr	r3, [pc, #196]	; (8000c88 <ESP_messageHandler+0x498>)
 8000bc2:	7cdb      	ldrb	r3, [r3, #19]
 8000bc4:	4a30      	ldr	r2, [pc, #192]	; (8000c88 <ESP_messageHandler+0x498>)
 8000bc6:	7d11      	ldrb	r1, [r2, #20]
 8000bc8:	4a2f      	ldr	r2, [pc, #188]	; (8000c88 <ESP_messageHandler+0x498>)
 8000bca:	7d52      	ldrb	r2, [r2, #21]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f000 fca5 	bl	800151c <rgb_value>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	4a31      	ldr	r2, [pc, #196]	; (8000c9c <ESP_messageHandler+0x4ac>)
 8000bd6:	6013      	str	r3, [r2, #0]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, g); // PA8
 8000bd8:	4b2f      	ldr	r3, [pc, #188]	; (8000c98 <ESP_messageHandler+0x4a8>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	4b2c      	ldr	r3, [pc, #176]	; (8000c90 <ESP_messageHandler+0x4a0>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, r); // PA9
 8000be2:	4b2c      	ldr	r3, [pc, #176]	; (8000c94 <ESP_messageHandler+0x4a4>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	4b2a      	ldr	r3, [pc, #168]	; (8000c90 <ESP_messageHandler+0x4a0>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b); // PA10
 8000bec:	4b2b      	ldr	r3, [pc, #172]	; (8000c9c <ESP_messageHandler+0x4ac>)
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	4b27      	ldr	r3, [pc, #156]	; (8000c90 <ESP_messageHandler+0x4a0>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	63da      	str	r2, [r3, #60]	; 0x3c
		}

		if(vIlum[22] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
 8000bf6:	4b24      	ldr	r3, [pc, #144]	; (8000c88 <ESP_messageHandler+0x498>)
 8000bf8:	7d9b      	ldrb	r3, [r3, #22]
 8000bfa:	2b30      	cmp	r3, #48	; 0x30
 8000bfc:	d106      	bne.n	8000c0c <ESP_messageHandler+0x41c>
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c04:	4826      	ldr	r0, [pc, #152]	; (8000ca0 <ESP_messageHandler+0x4b0>)
 8000c06:	f003 f8e1 	bl	8003dcc <HAL_GPIO_WritePin>
 8000c0a:	e009      	b.n	8000c20 <ESP_messageHandler+0x430>
		else if(vIlum[22] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 8000c0c:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <ESP_messageHandler+0x498>)
 8000c0e:	7d9b      	ldrb	r3, [r3, #22]
 8000c10:	2b31      	cmp	r3, #49	; 0x31
 8000c12:	d105      	bne.n	8000c20 <ESP_messageHandler+0x430>
 8000c14:	2201      	movs	r2, #1
 8000c16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c1a:	4821      	ldr	r0, [pc, #132]	; (8000ca0 <ESP_messageHandler+0x4b0>)
 8000c1c:	f003 f8d6 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[23] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET);
 8000c20:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <ESP_messageHandler+0x498>)
 8000c22:	7ddb      	ldrb	r3, [r3, #23]
 8000c24:	2b30      	cmp	r3, #48	; 0x30
 8000c26:	d105      	bne.n	8000c34 <ESP_messageHandler+0x444>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	4817      	ldr	r0, [pc, #92]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000c2e:	f003 f8cd 	bl	8003dcc <HAL_GPIO_WritePin>
 8000c32:	e008      	b.n	8000c46 <ESP_messageHandler+0x456>
		else if(vIlum[23] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <ESP_messageHandler+0x498>)
 8000c36:	7ddb      	ldrb	r3, [r3, #23]
 8000c38:	2b31      	cmp	r3, #49	; 0x31
 8000c3a:	d104      	bne.n	8000c46 <ESP_messageHandler+0x456>
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2101      	movs	r1, #1
 8000c40:	4812      	ldr	r0, [pc, #72]	; (8000c8c <ESP_messageHandler+0x49c>)
 8000c42:	f003 f8c3 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[24] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET);
 8000c46:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <ESP_messageHandler+0x498>)
 8000c48:	7e1b      	ldrb	r3, [r3, #24]
 8000c4a:	2b30      	cmp	r3, #48	; 0x30
 8000c4c:	d106      	bne.n	8000c5c <ESP_messageHandler+0x46c>
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c54:	4812      	ldr	r0, [pc, #72]	; (8000ca0 <ESP_messageHandler+0x4b0>)
 8000c56:	f003 f8b9 	bl	8003dcc <HAL_GPIO_WritePin>
 8000c5a:	e009      	b.n	8000c70 <ESP_messageHandler+0x480>
		else if(vIlum[24] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <ESP_messageHandler+0x498>)
 8000c5e:	7e1b      	ldrb	r3, [r3, #24]
 8000c60:	2b31      	cmp	r3, #49	; 0x31
 8000c62:	d105      	bne.n	8000c70 <ESP_messageHandler+0x480>
 8000c64:	2201      	movs	r2, #1
 8000c66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c6a:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <ESP_messageHandler+0x4b0>)
 8000c6c:	f003 f8ae 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vIlum[25] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8000c70:	4b05      	ldr	r3, [pc, #20]	; (8000c88 <ESP_messageHandler+0x498>)
 8000c72:	7e5b      	ldrb	r3, [r3, #25]
 8000c74:	2b30      	cmp	r3, #48	; 0x30
 8000c76:	d115      	bne.n	8000ca4 <ESP_messageHandler+0x4b4>
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c7e:	4808      	ldr	r0, [pc, #32]	; (8000ca0 <ESP_messageHandler+0x4b0>)
 8000c80:	f003 f8a4 	bl	8003dcc <HAL_GPIO_WritePin>
 8000c84:	e018      	b.n	8000cb8 <ESP_messageHandler+0x4c8>
 8000c86:	bf00      	nop
 8000c88:	20000944 	.word	0x20000944
 8000c8c:	40020c00 	.word	0x40020c00
 8000c90:	20000b9c 	.word	0x20000b9c
 8000c94:	200008e4 	.word	0x200008e4
 8000c98:	200008d8 	.word	0x200008d8
 8000c9c:	200008d4 	.word	0x200008d4
 8000ca0:	40020800 	.word	0x40020800
		else if(vIlum[25] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8000ca4:	4b60      	ldr	r3, [pc, #384]	; (8000e28 <ESP_messageHandler+0x638>)
 8000ca6:	7e5b      	ldrb	r3, [r3, #25]
 8000ca8:	2b31      	cmp	r3, #49	; 0x31
 8000caa:	d105      	bne.n	8000cb8 <ESP_messageHandler+0x4c8>
 8000cac:	2201      	movs	r2, #1
 8000cae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb2:	485e      	ldr	r0, [pc, #376]	; (8000e2c <ESP_messageHandler+0x63c>)
 8000cb4:	f003 f88a 	bl	8003dcc <HAL_GPIO_WritePin>
	}

	// PUERTAS Y VENTANAS
	if (fragment[0] == 'p'){
 8000cb8:	4b5d      	ldr	r3, [pc, #372]	; (8000e30 <ESP_messageHandler+0x640>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b70      	cmp	r3, #112	; 0x70
 8000cbe:	d107      	bne.n	8000cd0 <ESP_messageHandler+0x4e0>
		UART_send("PUERTAS Y VENTANAS (PUERTA PARCELA)\n", PC_UART);
 8000cc0:	495c      	ldr	r1, [pc, #368]	; (8000e34 <ESP_messageHandler+0x644>)
 8000cc2:	485d      	ldr	r0, [pc, #372]	; (8000e38 <ESP_messageHandler+0x648>)
 8000cc4:	f000 fa8e 	bl	80011e4 <UART_send>
		vVent[1] = textrc[28]; // Puerta Parcela
 8000cc8:	4b5c      	ldr	r3, [pc, #368]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000cca:	7f1a      	ldrb	r2, [r3, #28]
 8000ccc:	4b5c      	ldr	r3, [pc, #368]	; (8000e40 <ESP_messageHandler+0x650>)
 8000cce:	705a      	strb	r2, [r3, #1]
	}
	if (fragment[0] == 'g'){
 8000cd0:	4b57      	ldr	r3, [pc, #348]	; (8000e30 <ESP_messageHandler+0x640>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b67      	cmp	r3, #103	; 0x67
 8000cd6:	d107      	bne.n	8000ce8 <ESP_messageHandler+0x4f8>
		UART_send("PUERTAS Y VENTANAS (PUERTA GARAJE)\n", PC_UART);
 8000cd8:	4956      	ldr	r1, [pc, #344]	; (8000e34 <ESP_messageHandler+0x644>)
 8000cda:	485a      	ldr	r0, [pc, #360]	; (8000e44 <ESP_messageHandler+0x654>)
 8000cdc:	f000 fa82 	bl	80011e4 <UART_send>
		vVent[0] = textrc[31]; // Puerta Garaje
 8000ce0:	4b56      	ldr	r3, [pc, #344]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000ce2:	7fda      	ldrb	r2, [r3, #31]
 8000ce4:	4b56      	ldr	r3, [pc, #344]	; (8000e40 <ESP_messageHandler+0x650>)
 8000ce6:	701a      	strb	r2, [r3, #0]
	}
	if (fragment[0] == 'l'){
 8000ce8:	4b51      	ldr	r3, [pc, #324]	; (8000e30 <ESP_messageHandler+0x640>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b6c      	cmp	r3, #108	; 0x6c
 8000cee:	d108      	bne.n	8000d02 <ESP_messageHandler+0x512>
		UART_send("PUERTAS Y VENTANAS (VENTANA SALÓN)\n", PC_UART);
 8000cf0:	4950      	ldr	r1, [pc, #320]	; (8000e34 <ESP_messageHandler+0x644>)
 8000cf2:	4855      	ldr	r0, [pc, #340]	; (8000e48 <ESP_messageHandler+0x658>)
 8000cf4:	f000 fa76 	bl	80011e4 <UART_send>
		vVent[2] = textrc[34]; // Ventana Salón
 8000cf8:	4b50      	ldr	r3, [pc, #320]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000cfa:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8000cfe:	4b50      	ldr	r3, [pc, #320]	; (8000e40 <ESP_messageHandler+0x650>)
 8000d00:	709a      	strb	r2, [r3, #2]
	}
	if (fragment[0] == 'd'){
 8000d02:	4b4b      	ldr	r3, [pc, #300]	; (8000e30 <ESP_messageHandler+0x640>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b64      	cmp	r3, #100	; 0x64
 8000d08:	d108      	bne.n	8000d1c <ESP_messageHandler+0x52c>
		UART_send("PUERTAS Y VENTANAS (VENTANA DORMITORIO)\n", PC_UART);
 8000d0a:	494a      	ldr	r1, [pc, #296]	; (8000e34 <ESP_messageHandler+0x644>)
 8000d0c:	484f      	ldr	r0, [pc, #316]	; (8000e4c <ESP_messageHandler+0x65c>)
 8000d0e:	f000 fa69 	bl	80011e4 <UART_send>
		vVent[3] = textrc[37]; // Ventana Dormitorio
 8000d12:	4b4a      	ldr	r3, [pc, #296]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d14:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8000d18:	4b49      	ldr	r3, [pc, #292]	; (8000e40 <ESP_messageHandler+0x650>)
 8000d1a:	70da      	strb	r2, [r3, #3]
	}
	if (fragment[0] == 'o'){
 8000d1c:	4b44      	ldr	r3, [pc, #272]	; (8000e30 <ESP_messageHandler+0x640>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b6f      	cmp	r3, #111	; 0x6f
 8000d22:	d108      	bne.n	8000d36 <ESP_messageHandler+0x546>
		UART_send("PUERTAS Y VENTANAS (VENTANA OFICINA)\n", PC_UART);
 8000d24:	4943      	ldr	r1, [pc, #268]	; (8000e34 <ESP_messageHandler+0x644>)
 8000d26:	484a      	ldr	r0, [pc, #296]	; (8000e50 <ESP_messageHandler+0x660>)
 8000d28:	f000 fa5c 	bl	80011e4 <UART_send>
		vVent[4] = textrc[40]; // Ventana Oficina
 8000d2c:	4b43      	ldr	r3, [pc, #268]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d2e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8000d32:	4b43      	ldr	r3, [pc, #268]	; (8000e40 <ESP_messageHandler+0x650>)
 8000d34:	711a      	strb	r2, [r3, #4]
	}

	// TIEMPO
	if (fragment[0] == 't'){
 8000d36:	4b3e      	ldr	r3, [pc, #248]	; (8000e30 <ESP_messageHandler+0x640>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b74      	cmp	r3, #116	; 0x74
 8000d3c:	d115      	bne.n	8000d6a <ESP_messageHandler+0x57a>
		UART_send("TIEMPO\n", PC_UART);
 8000d3e:	493d      	ldr	r1, [pc, #244]	; (8000e34 <ESP_messageHandler+0x644>)
 8000d40:	4844      	ldr	r0, [pc, #272]	; (8000e54 <ESP_messageHandler+0x664>)
 8000d42:	f000 fa4f 	bl	80011e4 <UART_send>
		vTemp[0] = textrc[28]; 	// Vent. Salón
 8000d46:	4b3d      	ldr	r3, [pc, #244]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d48:	7f1a      	ldrb	r2, [r3, #28]
 8000d4a:	4b43      	ldr	r3, [pc, #268]	; (8000e58 <ESP_messageHandler+0x668>)
 8000d4c:	701a      	strb	r2, [r3, #0]
		vTemp[1] = textrc[31]; 	// Vent. Dormitorio
 8000d4e:	4b3b      	ldr	r3, [pc, #236]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d50:	7fda      	ldrb	r2, [r3, #31]
 8000d52:	4b41      	ldr	r3, [pc, #260]	; (8000e58 <ESP_messageHandler+0x668>)
 8000d54:	705a      	strb	r2, [r3, #1]
		vTemp[2] = textrc[34]; 	// Vent. Oficina
 8000d56:	4b39      	ldr	r3, [pc, #228]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d58:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8000d5c:	4b3e      	ldr	r3, [pc, #248]	; (8000e58 <ESP_messageHandler+0x668>)
 8000d5e:	709a      	strb	r2, [r3, #2]
		vTemp[4] = textrc[37]; 	// Calefacción
 8000d60:	4b36      	ldr	r3, [pc, #216]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d62:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8000d66:	4b3c      	ldr	r3, [pc, #240]	; (8000e58 <ESP_messageHandler+0x668>)
 8000d68:	711a      	strb	r2, [r3, #4]
    }

	// EXTERIOR
	if (fragment[0] == 'e'){
 8000d6a:	4b31      	ldr	r3, [pc, #196]	; (8000e30 <ESP_messageHandler+0x640>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b65      	cmp	r3, #101	; 0x65
 8000d70:	d157      	bne.n	8000e22 <ESP_messageHandler+0x632>
		UART_send("EXTERIOR\n", PC_UART);
 8000d72:	4930      	ldr	r1, [pc, #192]	; (8000e34 <ESP_messageHandler+0x644>)
 8000d74:	4839      	ldr	r0, [pc, #228]	; (8000e5c <ESP_messageHandler+0x66c>)
 8000d76:	f000 fa35 	bl	80011e4 <UART_send>
		vExt[0] = textrc[28]; 	// Toldo Tendedero
 8000d7a:	4b30      	ldr	r3, [pc, #192]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d7c:	7f1a      	ldrb	r2, [r3, #28]
 8000d7e:	4b38      	ldr	r3, [pc, #224]	; (8000e60 <ESP_messageHandler+0x670>)
 8000d80:	701a      	strb	r2, [r3, #0]
		vExt[1] = textrc[31]; 	// Luz Tendedero
 8000d82:	4b2e      	ldr	r3, [pc, #184]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d84:	7fda      	ldrb	r2, [r3, #31]
 8000d86:	4b36      	ldr	r3, [pc, #216]	; (8000e60 <ESP_messageHandler+0x670>)
 8000d88:	705a      	strb	r2, [r3, #1]
		vExt[2] = textrc[34]; 	// Luz Porche
 8000d8a:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d8c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8000d90:	4b33      	ldr	r3, [pc, #204]	; (8000e60 <ESP_messageHandler+0x670>)
 8000d92:	709a      	strb	r2, [r3, #2]
		vExt[3] = textrc[37]; 	// Luz Jardín
 8000d94:	4b29      	ldr	r3, [pc, #164]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000d96:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8000d9a:	4b31      	ldr	r3, [pc, #196]	; (8000e60 <ESP_messageHandler+0x670>)
 8000d9c:	70da      	strb	r2, [r3, #3]
		vExt[4] = textrc[40]; 	// Puerta Parcela
 8000d9e:	4b27      	ldr	r3, [pc, #156]	; (8000e3c <ESP_messageHandler+0x64c>)
 8000da0:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8000da4:	4b2e      	ldr	r3, [pc, #184]	; (8000e60 <ESP_messageHandler+0x670>)
 8000da6:	711a      	strb	r2, [r3, #4]

		if(vExt[1] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET); // Luz Tendedero
 8000da8:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <ESP_messageHandler+0x670>)
 8000daa:	785b      	ldrb	r3, [r3, #1]
 8000dac:	2b30      	cmp	r3, #48	; 0x30
 8000dae:	d106      	bne.n	8000dbe <ESP_messageHandler+0x5ce>
 8000db0:	2200      	movs	r2, #0
 8000db2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000db6:	481d      	ldr	r0, [pc, #116]	; (8000e2c <ESP_messageHandler+0x63c>)
 8000db8:	f003 f808 	bl	8003dcc <HAL_GPIO_WritePin>
 8000dbc:	e009      	b.n	8000dd2 <ESP_messageHandler+0x5e2>
		else if(vExt[1] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8000dbe:	4b28      	ldr	r3, [pc, #160]	; (8000e60 <ESP_messageHandler+0x670>)
 8000dc0:	785b      	ldrb	r3, [r3, #1]
 8000dc2:	2b31      	cmp	r3, #49	; 0x31
 8000dc4:	d105      	bne.n	8000dd2 <ESP_messageHandler+0x5e2>
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dcc:	4817      	ldr	r0, [pc, #92]	; (8000e2c <ESP_messageHandler+0x63c>)
 8000dce:	f002 fffd 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vExt[2] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET); // Luz Porche
 8000dd2:	4b23      	ldr	r3, [pc, #140]	; (8000e60 <ESP_messageHandler+0x670>)
 8000dd4:	789b      	ldrb	r3, [r3, #2]
 8000dd6:	2b30      	cmp	r3, #48	; 0x30
 8000dd8:	d106      	bne.n	8000de8 <ESP_messageHandler+0x5f8>
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000de0:	4812      	ldr	r0, [pc, #72]	; (8000e2c <ESP_messageHandler+0x63c>)
 8000de2:	f002 fff3 	bl	8003dcc <HAL_GPIO_WritePin>
 8000de6:	e009      	b.n	8000dfc <ESP_messageHandler+0x60c>
		else if(vExt[2] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8000de8:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <ESP_messageHandler+0x670>)
 8000dea:	789b      	ldrb	r3, [r3, #2]
 8000dec:	2b31      	cmp	r3, #49	; 0x31
 8000dee:	d105      	bne.n	8000dfc <ESP_messageHandler+0x60c>
 8000df0:	2201      	movs	r2, #1
 8000df2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000df6:	480d      	ldr	r0, [pc, #52]	; (8000e2c <ESP_messageHandler+0x63c>)
 8000df8:	f002 ffe8 	bl	8003dcc <HAL_GPIO_WritePin>

		if(vExt[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET); // Luz Jardín
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <ESP_messageHandler+0x670>)
 8000dfe:	78db      	ldrb	r3, [r3, #3]
 8000e00:	2b30      	cmp	r3, #48	; 0x30
 8000e02:	d105      	bne.n	8000e10 <ESP_messageHandler+0x620>
 8000e04:	2200      	movs	r2, #0
 8000e06:	2101      	movs	r1, #1
 8000e08:	4816      	ldr	r0, [pc, #88]	; (8000e64 <ESP_messageHandler+0x674>)
 8000e0a:	f002 ffdf 	bl	8003dcc <HAL_GPIO_WritePin>
 8000e0e:	e008      	b.n	8000e22 <ESP_messageHandler+0x632>
		else if(vExt[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8000e10:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <ESP_messageHandler+0x670>)
 8000e12:	78db      	ldrb	r3, [r3, #3]
 8000e14:	2b31      	cmp	r3, #49	; 0x31
 8000e16:	d104      	bne.n	8000e22 <ESP_messageHandler+0x632>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	4811      	ldr	r0, [pc, #68]	; (8000e64 <ESP_messageHandler+0x674>)
 8000e1e:	f002 ffd5 	bl	8003dcc <HAL_GPIO_WritePin>
	// AJUSTES
	if (fragment[0] == 'a'){
	}

	//__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000944 	.word	0x20000944
 8000e2c:	40020800 	.word	0x40020800
 8000e30:	20000960 	.word	0x20000960
 8000e34:	20000c2c 	.word	0x20000c2c
 8000e38:	080074b0 	.word	0x080074b0
 8000e3c:	20000968 	.word	0x20000968
 8000e40:	200008dc 	.word	0x200008dc
 8000e44:	080074d8 	.word	0x080074d8
 8000e48:	080074fc 	.word	0x080074fc
 8000e4c:	08007524 	.word	0x08007524
 8000e50:	08007550 	.word	0x08007550
 8000e54:	08007578 	.word	0x08007578
 8000e58:	2000092c 	.word	0x2000092c
 8000e5c:	08007580 	.word	0x08007580
 8000e60:	200008e8 	.word	0x200008e8
 8000e64:	40020c00 	.word	0x40020c00

08000e68 <ringInit>:

void storeChar(unsigned char c, Ring_Buffer *buffer);


void ringInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
	_rx_buffer1 = &rx_buffer1;
 8000e6c:	4b18      	ldr	r3, [pc, #96]	; (8000ed0 <ringInit+0x68>)
 8000e6e:	4a19      	ldr	r2, [pc, #100]	; (8000ed4 <ringInit+0x6c>)
 8000e70:	601a      	str	r2, [r3, #0]
    _tx_buffer1 = &tx_buffer1;
 8000e72:	4b19      	ldr	r3, [pc, #100]	; (8000ed8 <ringInit+0x70>)
 8000e74:	4a19      	ldr	r2, [pc, #100]	; (8000edc <ringInit+0x74>)
 8000e76:	601a      	str	r2, [r3, #0]
    _rx_buffer2 = &rx_buffer2;
 8000e78:	4b19      	ldr	r3, [pc, #100]	; (8000ee0 <ringInit+0x78>)
 8000e7a:	4a1a      	ldr	r2, [pc, #104]	; (8000ee4 <ringInit+0x7c>)
 8000e7c:	601a      	str	r2, [r3, #0]
    _tx_buffer2 = &tx_buffer2;
 8000e7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ee8 <ringInit+0x80>)
 8000e80:	4a1a      	ldr	r2, [pc, #104]	; (8000eec <ringInit+0x84>)
 8000e82:	601a      	str	r2, [r3, #0]

    /* Habilita la INTERRUPCIÓN por ERROR del UART (frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_ERR);
 8000e84:	4b1a      	ldr	r3, [pc, #104]	; (8000ef0 <ringInit+0x88>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	695a      	ldr	r2, [r3, #20]
 8000e8a:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <ringInit+0x88>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f042 0201 	orr.w	r2, r2, #1
 8000e92:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_ERR);
 8000e94:	4b17      	ldr	r3, [pc, #92]	; (8000ef4 <ringInit+0x8c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	695a      	ldr	r2, [r3, #20]
 8000e9a:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <ringInit+0x8c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f042 0201 	orr.w	r2, r2, #1
 8000ea2:	615a      	str	r2, [r3, #20]

    /* Habilita la INTERRUPCIÓN por REGISTRO DE DATA VACÍO */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_RXNE);
 8000ea4:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <ringInit+0x88>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	68da      	ldr	r2, [r3, #12]
 8000eaa:	4b11      	ldr	r3, [pc, #68]	; (8000ef0 <ringInit+0x88>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f042 0220 	orr.w	r2, r2, #32
 8000eb2:	60da      	str	r2, [r3, #12]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_RXNE);
 8000eb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ef4 <ringInit+0x8c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	68da      	ldr	r2, [r3, #12]
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <ringInit+0x8c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f042 0220 	orr.w	r2, r2, #32
 8000ec2:	60da      	str	r2, [r3, #12]
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	200009e0 	.word	0x200009e0
 8000ed4:	2000008c 	.word	0x2000008c
 8000ed8:	200009e4 	.word	0x200009e4
 8000edc:	20000294 	.word	0x20000294
 8000ee0:	200009e8 	.word	0x200009e8
 8000ee4:	2000049c 	.word	0x2000049c
 8000ee8:	200009dc 	.word	0x200009dc
 8000eec:	200006a4 	.word	0x200006a4
 8000ef0:	20000cb8 	.word	0x20000cb8
 8000ef4:	20000c2c 	.word	0x20000c2c

08000ef8 <storeChar>:


void storeChar(unsigned char c, Ring_Buffer *buffer)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	71fb      	strb	r3, [r7, #7]
    int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f10:	60fb      	str	r3, [r7, #12]

    // Si queremos almacenar lo recibido justo antes de TAIL, significando que HEAD avanzará hasta la posición de TAIL,
    // se provocará un desbordamiento (overflow) del BUFFER, y, por lo tanto, no se escribirá el caracter o ni avanzaremos HEAD.
    if(i != buffer->tail)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d009      	beq.n	8000f32 <storeChar+0x3a>
    {
    	buffer->buffer[buffer->head] = c;
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000f24:	683a      	ldr	r2, [r7, #0]
 8000f26:	79f9      	ldrb	r1, [r7, #7]
 8000f28:	54d1      	strb	r1, [r2, r3]
        buffer->head = i;
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    }
}
 8000f32:	bf00      	nop
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
	...

08000f40 <UART_peek>:
	}
}


int UART_peek(UART_HandleTypeDef *uart)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a1c      	ldr	r2, [pc, #112]	; (8000fbc <UART_peek+0x7c>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d114      	bne.n	8000f7a <UART_peek+0x3a>
	{
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <UART_peek+0x80>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <UART_peek+0x80>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d102      	bne.n	8000f6a <UART_peek+0x2a>
 8000f64:	f04f 33ff 	mov.w	r3, #4294967295
 8000f68:	e022      	b.n	8000fb0 <UART_peek+0x70>

		else return _rx_buffer1->buffer[_rx_buffer1->tail];
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <UART_peek+0x80>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	4b14      	ldr	r3, [pc, #80]	; (8000fc0 <UART_peek+0x80>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000f76:	5cd3      	ldrb	r3, [r2, r3]
 8000f78:	e01a      	b.n	8000fb0 <UART_peek+0x70>
	}

	else if (uart == PC_UART)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a11      	ldr	r2, [pc, #68]	; (8000fc4 <UART_peek+0x84>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d114      	bne.n	8000fac <UART_peek+0x6c>
	{
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 8000f82:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <UART_peek+0x88>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	; (8000fc8 <UART_peek+0x88>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d102      	bne.n	8000f9c <UART_peek+0x5c>
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9a:	e009      	b.n	8000fb0 <UART_peek+0x70>

		else return _rx_buffer2->buffer[_rx_buffer2->tail];
 8000f9c:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <UART_peek+0x88>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b09      	ldr	r3, [pc, #36]	; (8000fc8 <UART_peek+0x88>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000fa8:	5cd3      	ldrb	r3, [r2, r3]
 8000faa:	e001      	b.n	8000fb0 <UART_peek+0x70>
	}

	return -1;
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	20000cb8 	.word	0x20000cb8
 8000fc0:	200009e0 	.word	0x200009e0
 8000fc4:	20000c2c 	.word	0x20000c2c
 8000fc8:	200009e8 	.word	0x200009e8

08000fcc <UART_read>:


int UART_read(UART_HandleTypeDef *uart)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a29      	ldr	r2, [pc, #164]	; (800107c <UART_read+0xb0>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d121      	bne.n	8001020 <UART_read+0x54>
	{
		// Si HEAD no está delante de TAIL, no tenemos ningún CARACTER
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 8000fdc:	4b28      	ldr	r3, [pc, #160]	; (8001080 <UART_read+0xb4>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000fe4:	4b26      	ldr	r3, [pc, #152]	; (8001080 <UART_read+0xb4>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d102      	bne.n	8000ff6 <UART_read+0x2a>
 8000ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff4:	e03c      	b.n	8001070 <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 8000ff6:	4b22      	ldr	r3, [pc, #136]	; (8001080 <UART_read+0xb4>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4b21      	ldr	r3, [pc, #132]	; (8001080 <UART_read+0xb4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001002:	5cd3      	ldrb	r3, [r2, r3]
 8001004:	73bb      	strb	r3, [r7, #14]
		    _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8001006:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <UART_read+0xb4>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800100e:	1c5a      	adds	r2, r3, #1
 8001010:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <UART_read+0xb4>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001018:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 800101c:	7bbb      	ldrb	r3, [r7, #14]
 800101e:	e027      	b.n	8001070 <UART_read+0xa4>
		}
	}

	else if (uart == PC_UART)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a18      	ldr	r2, [pc, #96]	; (8001084 <UART_read+0xb8>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d121      	bne.n	800106c <UART_read+0xa0>
	{
		// Si HEAD no está delante de TAIL, no tenemos ningún CARACTER
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 8001028:	4b17      	ldr	r3, [pc, #92]	; (8001088 <UART_read+0xbc>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <UART_read+0xbc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001038:	429a      	cmp	r2, r3
 800103a:	d102      	bne.n	8001042 <UART_read+0x76>
 800103c:	f04f 33ff 	mov.w	r3, #4294967295
 8001040:	e016      	b.n	8001070 <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 8001042:	4b11      	ldr	r3, [pc, #68]	; (8001088 <UART_read+0xbc>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4b10      	ldr	r3, [pc, #64]	; (8001088 <UART_read+0xbc>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800104e:	5cd3      	ldrb	r3, [r2, r3]
 8001050:	73fb      	strb	r3, [r7, #15]
		    _rx_buffer2->tail = (unsigned int)(_rx_buffer2->tail + 1) % UART_BUFFER_SIZE;
 8001052:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <UART_read+0xbc>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800105a:	1c5a      	adds	r2, r3, #1
 800105c:	4b0a      	ldr	r3, [pc, #40]	; (8001088 <UART_read+0xbc>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001064:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	e001      	b.n	8001070 <UART_read+0xa4>
		}
	}

	else return -1;
 800106c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001070:	4618      	mov	r0, r3
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000cb8 	.word	0x20000cb8
 8001080:	200009e0 	.word	0x200009e0
 8001084:	20000c2c 	.word	0x20000c2c
 8001088:	200009e8 	.word	0x200009e8

0800108c <UART_write>:


void UART_write(int c, UART_HandleTypeDef *uart)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	if (c>=0)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	db54      	blt.n	8001146 <UART_write+0xba>
	{
		if (uart == WiFi_UART)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	4a2d      	ldr	r2, [pc, #180]	; (8001154 <UART_write+0xc8>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d126      	bne.n	80010f2 <UART_write+0x66>
		{
			int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 80010a4:	4b2c      	ldr	r3, [pc, #176]	; (8001158 <UART_write+0xcc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80010ac:	3301      	adds	r3, #1
 80010ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010b2:	60bb      	str	r3, [r7, #8]

			// Si el BUFFER de salida está lleno, sólo se puede esperar a la INTERRUPCIÓN que lo vacia */
		    while (i == _tx_buffer1->tail);
 80010b4:	bf00      	nop
 80010b6:	4b28      	ldr	r3, [pc, #160]	; (8001158 <UART_write+0xcc>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d0f8      	beq.n	80010b6 <UART_write+0x2a>

		   _tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t)c;
 80010c4:	4b24      	ldr	r3, [pc, #144]	; (8001158 <UART_write+0xcc>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b23      	ldr	r3, [pc, #140]	; (8001158 <UART_write+0xcc>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80010d0:	6879      	ldr	r1, [r7, #4]
 80010d2:	b2c9      	uxtb	r1, r1
 80010d4:	54d1      	strb	r1, [r2, r3]
		   _tx_buffer1->head = i;
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <UART_write+0xcc>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		   // Habilitar la INTERRUPCIÓN de TRANSMISIÓN del UART
		   __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_TXE);
 80010e0:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <UART_write+0xc8>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	68da      	ldr	r2, [r3, #12]
 80010e6:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <UART_write+0xc8>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010ee:	60da      	str	r2, [r3, #12]

			// Habilitar la INTERRUPCIÓN de TRANSMISIÓN del UART
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
		}
	}
}
 80010f0:	e029      	b.n	8001146 <UART_write+0xba>
		else if (uart == PC_UART)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	4a19      	ldr	r2, [pc, #100]	; (800115c <UART_write+0xd0>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d125      	bne.n	8001146 <UART_write+0xba>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 80010fa:	4b19      	ldr	r3, [pc, #100]	; (8001160 <UART_write+0xd4>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001102:	3301      	adds	r3, #1
 8001104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001108:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail);
 800110a:	bf00      	nop
 800110c:	4b14      	ldr	r3, [pc, #80]	; (8001160 <UART_write+0xd4>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	429a      	cmp	r2, r3
 8001118:	d0f8      	beq.n	800110c <UART_write+0x80>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t)c;
 800111a:	4b11      	ldr	r3, [pc, #68]	; (8001160 <UART_write+0xd4>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <UART_write+0xd4>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	b2c9      	uxtb	r1, r1
 800112a:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 800112c:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <UART_write+0xd4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	68fa      	ldr	r2, [r7, #12]
 8001132:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <UART_write+0xd0>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	68da      	ldr	r2, [r3, #12]
 800113c:	4b07      	ldr	r3, [pc, #28]	; (800115c <UART_write+0xd0>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001144:	60da      	str	r2, [r3, #12]
}
 8001146:	bf00      	nop
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000cb8 	.word	0x20000cb8
 8001158:	200009e4 	.word	0x200009e4
 800115c:	20000c2c 	.word	0x20000c2c
 8001160:	200009dc 	.word	0x200009dc

08001164 <UART_available>:


int UART_available(UART_HandleTypeDef *uart)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer1->head - _rx_buffer1->tail) % UART_BUFFER_SIZE;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a19      	ldr	r2, [pc, #100]	; (80011d4 <UART_available+0x70>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d111      	bne.n	8001198 <UART_available+0x34>
 8001174:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <UART_available+0x74>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800117c:	b29a      	uxth	r2, r3
 800117e:	4b16      	ldr	r3, [pc, #88]	; (80011d8 <UART_available+0x74>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001186:	b29b      	uxth	r3, r3
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	b29b      	uxth	r3, r3
 800118c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001190:	b29b      	uxth	r3, r3
 8001192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001196:	e017      	b.n	80011c8 <UART_available+0x64>

	else if (uart == PC_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer2->head - _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a10      	ldr	r2, [pc, #64]	; (80011dc <UART_available+0x78>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d111      	bne.n	80011c4 <UART_available+0x60>
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <UART_available+0x7c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <UART_available+0x7c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80011bc:	b29b      	uxth	r3, r3
 80011be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011c2:	e001      	b.n	80011c8 <UART_available+0x64>

	return -1;
 80011c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	20000cb8 	.word	0x20000cb8
 80011d8:	200009e0 	.word	0x200009e0
 80011dc:	20000c2c 	.word	0x20000c2c
 80011e0:	200009e8 	.word	0x200009e8

080011e4 <UART_send>:
	return 1;
}


void UART_send (const char *s, UART_HandleTypeDef *uart)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
	while(*s!='\0') UART_write(*s++, uart);
 80011ee:	e007      	b.n	8001200 <UART_send+0x1c>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	607a      	str	r2, [r7, #4]
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	6839      	ldr	r1, [r7, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff ff46 	bl	800108c <UART_write>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1f3      	bne.n	80011f0 <UART_send+0xc>
}
 8001208:	bf00      	nop
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <UART_copyUpto>:
  while(*s) UART_write(*s++, uart);
}


int UART_copyUpto(char *string, char *buffertocopyinto, UART_HandleTypeDef *uart)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	f7fe ffd3 	bl	80001d0 <strlen>
 800122a:	4603      	mov	r3, r0
 800122c:	617b      	str	r3, [r7, #20]
	int indx = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	61bb      	str	r3, [r7, #24]

again:
	while (!UART_available(uart));
 8001232:	bf00      	nop
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff ff95 	bl	8001164 <UART_available>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0f9      	beq.n	8001234 <UART_copyUpto+0x20>

	while (UART_peek(uart) != string[so_far])
 8001240:	e01f      	b.n	8001282 <UART_copyUpto+0x6e>
	{
		buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8001242:	4b32      	ldr	r3, [pc, #200]	; (800130c <UART_copyUpto+0xf8>)
 8001244:	6819      	ldr	r1, [r3, #0]
 8001246:	4b31      	ldr	r3, [pc, #196]	; (800130c <UART_copyUpto+0xf8>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	68b8      	ldr	r0, [r7, #8]
 8001252:	4403      	add	r3, r0
 8001254:	5c8a      	ldrb	r2, [r1, r2]
 8001256:	701a      	strb	r2, [r3, #0]
		_rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8001258:	4b2c      	ldr	r3, [pc, #176]	; (800130c <UART_copyUpto+0xf8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001260:	1c5a      	adds	r2, r3, #1
 8001262:	4b2a      	ldr	r3, [pc, #168]	; (800130c <UART_copyUpto+0xf8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800126a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		indx++;
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	3301      	adds	r3, #1
 8001272:	61bb      	str	r3, [r7, #24]
		while (!UART_available(uart));
 8001274:	bf00      	nop
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff ff74 	bl	8001164 <UART_available>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d0f9      	beq.n	8001276 <UART_copyUpto+0x62>
	while (UART_peek(uart) != string[so_far])
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff fe5c 	bl	8000f40 <UART_peek>
 8001288:	4601      	mov	r1, r0
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	68fa      	ldr	r2, [r7, #12]
 800128e:	4413      	add	r3, r2
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	4299      	cmp	r1, r3
 8001294:	d1d5      	bne.n	8001242 <UART_copyUpto+0x2e>

	}

	while (UART_peek(uart) == string [so_far])
 8001296:	e01b      	b.n	80012d0 <UART_copyUpto+0xbc>
	{
		so_far++;
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	3301      	adds	r3, #1
 800129c:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = UART_read(uart);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff fe94 	bl	8000fcc <UART_read>
 80012a4:	4601      	mov	r1, r0
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	1c5a      	adds	r2, r3, #1
 80012aa:	61ba      	str	r2, [r7, #24]
 80012ac:	461a      	mov	r2, r3
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	4413      	add	r3, r2
 80012b2:	b2ca      	uxtb	r2, r1
 80012b4:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 80012b6:	69fa      	ldr	r2, [r7, #28]
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d101      	bne.n	80012c2 <UART_copyUpto+0xae>
 80012be:	2301      	movs	r3, #1
 80012c0:	e01f      	b.n	8001302 <UART_copyUpto+0xee>
		while (!UART_available(uart));
 80012c2:	bf00      	nop
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff ff4d 	bl	8001164 <UART_available>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0f9      	beq.n	80012c4 <UART_copyUpto+0xb0>
	while (UART_peek(uart) == string [so_far])
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff fe35 	bl	8000f40 <UART_peek>
 80012d6:	4601      	mov	r1, r0
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	4413      	add	r3, r2
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	4299      	cmp	r1, r3
 80012e2:	d0d9      	beq.n	8001298 <UART_copyUpto+0x84>
	}

	if (so_far != len)
 80012e4:	69fa      	ldr	r2, [r7, #28]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d002      	beq.n	80012f2 <UART_copyUpto+0xde>
	{
		so_far = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
		goto again;
 80012f0:	e79f      	b.n	8001232 <UART_copyUpto+0x1e>
	}

	if (so_far == len) return 1;
 80012f2:	69fa      	ldr	r2, [r7, #28]
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d101      	bne.n	80012fe <UART_copyUpto+0xea>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e001      	b.n	8001302 <UART_copyUpto+0xee>

	else return -1;
 80012fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001302:	4618      	mov	r0, r3
 8001304:	3720      	adds	r7, #32
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	200009e0 	.word	0x200009e0

08001310 <UART_waitFor>:


int UART_waitFor(char *string,UART_HandleTypeDef *uart)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
	int so_far =0;
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7fe ff56 	bl	80001d0 <strlen>
 8001324:	4603      	mov	r3, r0
 8001326:	60bb      	str	r3, [r7, #8]

again_device:
	while (!UART_available(uart));
 8001328:	bf00      	nop
 800132a:	6838      	ldr	r0, [r7, #0]
 800132c:	f7ff ff1a 	bl	8001164 <UART_available>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f9      	beq.n	800132a <UART_waitFor+0x1a>

	if (UART_peek(uart) != string[so_far])
 8001336:	6838      	ldr	r0, [r7, #0]
 8001338:	f7ff fe02 	bl	8000f40 <UART_peek>
 800133c:	4601      	mov	r1, r0
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	4413      	add	r3, r2
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	4299      	cmp	r1, r3
 8001348:	d01e      	beq.n	8001388 <UART_waitFor+0x78>
	{
		 _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE ;
 800134a:	4b1e      	ldr	r3, [pc, #120]	; (80013c4 <UART_waitFor+0xb4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001352:	1c5a      	adds	r2, r3, #1
 8001354:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <UART_waitFor+0xb4>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800135c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		goto again_device;
 8001360:	e7e2      	b.n	8001328 <UART_waitFor+0x18>

	}

	while (UART_peek(uart) == string [so_far])
	{
		so_far++;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3301      	adds	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
		UART_read(uart);
 8001368:	6838      	ldr	r0, [r7, #0]
 800136a:	f7ff fe2f 	bl	8000fcc <UART_read>
		if (so_far == len) return 1;
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	429a      	cmp	r2, r3
 8001374:	d101      	bne.n	800137a <UART_waitFor+0x6a>
 8001376:	2301      	movs	r3, #1
 8001378:	e01f      	b.n	80013ba <UART_waitFor+0xaa>
		while (!UART_available(uart));
 800137a:	bf00      	nop
 800137c:	6838      	ldr	r0, [r7, #0]
 800137e:	f7ff fef1 	bl	8001164 <UART_available>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f9      	beq.n	800137c <UART_waitFor+0x6c>
	while (UART_peek(uart) == string [so_far])
 8001388:	6838      	ldr	r0, [r7, #0]
 800138a:	f7ff fdd9 	bl	8000f40 <UART_peek>
 800138e:	4601      	mov	r1, r0
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4299      	cmp	r1, r3
 800139a:	d0e2      	beq.n	8001362 <UART_waitFor+0x52>
	}

	if (so_far != len)
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d002      	beq.n	80013aa <UART_waitFor+0x9a>
	{
		so_far = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
		goto again_device;
 80013a8:	e7be      	b.n	8001328 <UART_waitFor+0x18>
	}

	if (so_far == len) return 1;
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d101      	bne.n	80013b6 <UART_waitFor+0xa6>
 80013b2:	2301      	movs	r3, #1
 80013b4:	e001      	b.n	80013ba <UART_waitFor+0xaa>

	else return -1;
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200009e0 	.word	0x200009e0

080013c8 <UART_isr>:


void UART_isr(UART_HandleTypeDef *huart)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	617b      	str	r3, [r7, #20]
	uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	613b      	str	r3, [r7, #16]

	/* Si DR (DATA REGISTER) no está vacío y RX INT está habilitado */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	f003 0320 	and.w	r3, r3, #32
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d023      	beq.n	8001432 <UART_isr+0x6a>
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	f003 0320 	and.w	r3, r3, #32
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d01e      	beq.n	8001432 <UART_isr+0x6a>
    	    	                USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	************************************************************************************************************/

		huart->Instance->SR;                   // Leer SR (STATUS REGISTER)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR; // Leer DR (DATA REGISTER)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	73fb      	strb	r3, [r7, #15]

        if (huart == WiFi_UART)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a3f      	ldr	r2, [pc, #252]	; (8001504 <UART_isr+0x13c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d107      	bne.n	800141a <UART_isr+0x52>
        {
        	storeChar(c, _rx_buffer1); // Almacena DATA en el BUFFER
 800140a:	4b3f      	ldr	r3, [pc, #252]	; (8001508 <UART_isr+0x140>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	4611      	mov	r1, r2
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fd70 	bl	8000ef8 <storeChar>
        else if (huart == PC_UART)
        {
        	storeChar(c, _rx_buffer2); // Almacena DATA en el BUFFER
        }

        return;
 8001418:	e06d      	b.n	80014f6 <UART_isr+0x12e>
        else if (huart == PC_UART)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a3b      	ldr	r2, [pc, #236]	; (800150c <UART_isr+0x144>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d169      	bne.n	80014f6 <UART_isr+0x12e>
        	storeChar(c, _rx_buffer2); // Almacena DATA en el BUFFER
 8001422:	4b3b      	ldr	r3, [pc, #236]	; (8001510 <UART_isr+0x148>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	4611      	mov	r1, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fd64 	bl	8000ef8 <storeChar>
        return;
 8001430:	e061      	b.n	80014f6 <UART_isr+0x12e>
    }

    /* Si la INTERRUPCIÓN se produce por el TRANSMIT DATA REGISTER EMPTY */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001438:	2b00      	cmp	r3, #0
 800143a:	d05f      	beq.n	80014fc <UART_isr+0x134>
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001442:	2b00      	cmp	r3, #0
 8001444:	d05a      	beq.n	80014fc <UART_isr+0x134>
    {
    	if (huart == WiFi_UART)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a2e      	ldr	r2, [pc, #184]	; (8001504 <UART_isr+0x13c>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d127      	bne.n	800149e <UART_isr+0xd6>
    	{
    		if(tx_buffer1.head == tx_buffer1.tail)
 800144e:	4b31      	ldr	r3, [pc, #196]	; (8001514 <UART_isr+0x14c>)
 8001450:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001454:	4b2f      	ldr	r3, [pc, #188]	; (8001514 <UART_isr+0x14c>)
 8001456:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800145a:	429a      	cmp	r2, r3
 800145c:	d108      	bne.n	8001470 <UART_isr+0xa8>
    	    {
    			// BUFFER vacío, inhabilitamos la INTERRUPCIÓN
    	        __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68da      	ldr	r2, [r3, #12]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800146c:	60da      	str	r2, [r3, #12]
        	     huart->Instance->DR = c;

        	}
        }

    	return;
 800146e:	e044      	b.n	80014fa <UART_isr+0x132>
    			unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8001470:	4b28      	ldr	r3, [pc, #160]	; (8001514 <UART_isr+0x14c>)
 8001472:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001476:	4a27      	ldr	r2, [pc, #156]	; (8001514 <UART_isr+0x14c>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	737b      	strb	r3, [r7, #13]
    			tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 800147c:	4b25      	ldr	r3, [pc, #148]	; (8001514 <UART_isr+0x14c>)
 800147e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001482:	3301      	adds	r3, #1
 8001484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001488:	4a22      	ldr	r2, [pc, #136]	; (8001514 <UART_isr+0x14c>)
 800148a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    			huart->Instance->SR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
    			huart->Instance->DR = c;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	7b7a      	ldrb	r2, [r7, #13]
 800149a:	605a      	str	r2, [r3, #4]
    	return;
 800149c:	e02d      	b.n	80014fa <UART_isr+0x132>
    	else if (huart == PC_UART)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a1a      	ldr	r2, [pc, #104]	; (800150c <UART_isr+0x144>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d129      	bne.n	80014fa <UART_isr+0x132>
    		if(tx_buffer2.head == tx_buffer2.tail)
 80014a6:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <UART_isr+0x150>)
 80014a8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80014ac:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <UART_isr+0x150>)
 80014ae:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d108      	bne.n	80014c8 <UART_isr+0x100>
        	    __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68da      	ldr	r2, [r3, #12]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014c4:	60da      	str	r2, [r3, #12]
    	return;
 80014c6:	e018      	b.n	80014fa <UART_isr+0x132>
        	    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 80014c8:	4b13      	ldr	r3, [pc, #76]	; (8001518 <UART_isr+0x150>)
 80014ca:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80014ce:	4a12      	ldr	r2, [pc, #72]	; (8001518 <UART_isr+0x150>)
 80014d0:	5cd3      	ldrb	r3, [r2, r3]
 80014d2:	73bb      	strb	r3, [r7, #14]
        	    tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 80014d4:	4b10      	ldr	r3, [pc, #64]	; (8001518 <UART_isr+0x150>)
 80014d6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80014da:	3301      	adds	r3, #1
 80014dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014e0:	4a0d      	ldr	r2, [pc, #52]	; (8001518 <UART_isr+0x150>)
 80014e2:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
        	     huart->Instance->SR;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
        	     huart->Instance->DR = c;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	7bba      	ldrb	r2, [r7, #14]
 80014f2:	605a      	str	r2, [r3, #4]
    	return;
 80014f4:	e001      	b.n	80014fa <UART_isr+0x132>
        return;
 80014f6:	bf00      	nop
 80014f8:	e000      	b.n	80014fc <UART_isr+0x134>
    	return;
 80014fa:	bf00      	nop
    }
}
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000cb8 	.word	0x20000cb8
 8001508:	200009e0 	.word	0x200009e0
 800150c:	20000c2c 	.word	0x20000c2c
 8001510:	200009e8 	.word	0x200009e8
 8001514:	20000294 	.word	0x20000294
 8001518:	200006a4 	.word	0x200006a4

0800151c <rgb_value>:
 */


#include <action.h>

int rgb_value(char i, char j, char k){
 800151c:	b480      	push	{r7}
 800151e:	b087      	sub	sp, #28
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	71fb      	strb	r3, [r7, #7]
 8001526:	460b      	mov	r3, r1
 8001528:	71bb      	strb	r3, [r7, #6]
 800152a:	4613      	mov	r3, r2
 800152c:	717b      	strb	r3, [r7, #5]

	int a, b, c;

	if(i == '0') a = 0;
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	2b30      	cmp	r3, #48	; 0x30
 8001532:	d102      	bne.n	800153a <rgb_value+0x1e>
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	e00a      	b.n	8001550 <rgb_value+0x34>
	else if(i == '1') a = 100;
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2b31      	cmp	r3, #49	; 0x31
 800153e:	d102      	bne.n	8001546 <rgb_value+0x2a>
 8001540:	2364      	movs	r3, #100	; 0x64
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	e004      	b.n	8001550 <rgb_value+0x34>
	else if(i == '2') a = 200;
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b32      	cmp	r3, #50	; 0x32
 800154a:	d101      	bne.n	8001550 <rgb_value+0x34>
 800154c:	23c8      	movs	r3, #200	; 0xc8
 800154e:	617b      	str	r3, [r7, #20]

	if(j == '0') b = 0;
 8001550:	79bb      	ldrb	r3, [r7, #6]
 8001552:	2b30      	cmp	r3, #48	; 0x30
 8001554:	d102      	bne.n	800155c <rgb_value+0x40>
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	e034      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '1') b = 10;
 800155c:	79bb      	ldrb	r3, [r7, #6]
 800155e:	2b31      	cmp	r3, #49	; 0x31
 8001560:	d102      	bne.n	8001568 <rgb_value+0x4c>
 8001562:	230a      	movs	r3, #10
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	e02e      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '2') b = 20;
 8001568:	79bb      	ldrb	r3, [r7, #6]
 800156a:	2b32      	cmp	r3, #50	; 0x32
 800156c:	d102      	bne.n	8001574 <rgb_value+0x58>
 800156e:	2314      	movs	r3, #20
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	e028      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '3') b = 30;
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	2b33      	cmp	r3, #51	; 0x33
 8001578:	d102      	bne.n	8001580 <rgb_value+0x64>
 800157a:	231e      	movs	r3, #30
 800157c:	613b      	str	r3, [r7, #16]
 800157e:	e022      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '4') b = 40;
 8001580:	79bb      	ldrb	r3, [r7, #6]
 8001582:	2b34      	cmp	r3, #52	; 0x34
 8001584:	d102      	bne.n	800158c <rgb_value+0x70>
 8001586:	2328      	movs	r3, #40	; 0x28
 8001588:	613b      	str	r3, [r7, #16]
 800158a:	e01c      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '5') b = 50;
 800158c:	79bb      	ldrb	r3, [r7, #6]
 800158e:	2b35      	cmp	r3, #53	; 0x35
 8001590:	d102      	bne.n	8001598 <rgb_value+0x7c>
 8001592:	2332      	movs	r3, #50	; 0x32
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	e016      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '6') b = 60;
 8001598:	79bb      	ldrb	r3, [r7, #6]
 800159a:	2b36      	cmp	r3, #54	; 0x36
 800159c:	d102      	bne.n	80015a4 <rgb_value+0x88>
 800159e:	233c      	movs	r3, #60	; 0x3c
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	e010      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '7') b = 70;
 80015a4:	79bb      	ldrb	r3, [r7, #6]
 80015a6:	2b37      	cmp	r3, #55	; 0x37
 80015a8:	d102      	bne.n	80015b0 <rgb_value+0x94>
 80015aa:	2346      	movs	r3, #70	; 0x46
 80015ac:	613b      	str	r3, [r7, #16]
 80015ae:	e00a      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '8') b = 80;
 80015b0:	79bb      	ldrb	r3, [r7, #6]
 80015b2:	2b38      	cmp	r3, #56	; 0x38
 80015b4:	d102      	bne.n	80015bc <rgb_value+0xa0>
 80015b6:	2350      	movs	r3, #80	; 0x50
 80015b8:	613b      	str	r3, [r7, #16]
 80015ba:	e004      	b.n	80015c6 <rgb_value+0xaa>
	else if(j == '9') b = 90;
 80015bc:	79bb      	ldrb	r3, [r7, #6]
 80015be:	2b39      	cmp	r3, #57	; 0x39
 80015c0:	d101      	bne.n	80015c6 <rgb_value+0xaa>
 80015c2:	235a      	movs	r3, #90	; 0x5a
 80015c4:	613b      	str	r3, [r7, #16]

	if(k == '0') c = 0;
 80015c6:	797b      	ldrb	r3, [r7, #5]
 80015c8:	2b30      	cmp	r3, #48	; 0x30
 80015ca:	d102      	bne.n	80015d2 <rgb_value+0xb6>
 80015cc:	2300      	movs	r3, #0
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	e034      	b.n	800163c <rgb_value+0x120>
	else if(k == '1') c = 1;
 80015d2:	797b      	ldrb	r3, [r7, #5]
 80015d4:	2b31      	cmp	r3, #49	; 0x31
 80015d6:	d102      	bne.n	80015de <rgb_value+0xc2>
 80015d8:	2301      	movs	r3, #1
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	e02e      	b.n	800163c <rgb_value+0x120>
	else if(k == '2') c = 2;
 80015de:	797b      	ldrb	r3, [r7, #5]
 80015e0:	2b32      	cmp	r3, #50	; 0x32
 80015e2:	d102      	bne.n	80015ea <rgb_value+0xce>
 80015e4:	2302      	movs	r3, #2
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	e028      	b.n	800163c <rgb_value+0x120>
	else if(k == '3') c = 3;
 80015ea:	797b      	ldrb	r3, [r7, #5]
 80015ec:	2b33      	cmp	r3, #51	; 0x33
 80015ee:	d102      	bne.n	80015f6 <rgb_value+0xda>
 80015f0:	2303      	movs	r3, #3
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	e022      	b.n	800163c <rgb_value+0x120>
	else if(k == '4') c = 4;
 80015f6:	797b      	ldrb	r3, [r7, #5]
 80015f8:	2b34      	cmp	r3, #52	; 0x34
 80015fa:	d102      	bne.n	8001602 <rgb_value+0xe6>
 80015fc:	2304      	movs	r3, #4
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	e01c      	b.n	800163c <rgb_value+0x120>
	else if(k == '5') c = 5;
 8001602:	797b      	ldrb	r3, [r7, #5]
 8001604:	2b35      	cmp	r3, #53	; 0x35
 8001606:	d102      	bne.n	800160e <rgb_value+0xf2>
 8001608:	2305      	movs	r3, #5
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	e016      	b.n	800163c <rgb_value+0x120>
	else if(k == '6') c = 6;
 800160e:	797b      	ldrb	r3, [r7, #5]
 8001610:	2b36      	cmp	r3, #54	; 0x36
 8001612:	d102      	bne.n	800161a <rgb_value+0xfe>
 8001614:	2306      	movs	r3, #6
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	e010      	b.n	800163c <rgb_value+0x120>
	else if(k == '7') c = 7;
 800161a:	797b      	ldrb	r3, [r7, #5]
 800161c:	2b37      	cmp	r3, #55	; 0x37
 800161e:	d102      	bne.n	8001626 <rgb_value+0x10a>
 8001620:	2307      	movs	r3, #7
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	e00a      	b.n	800163c <rgb_value+0x120>
	else if(k == '8') c = 8;
 8001626:	797b      	ldrb	r3, [r7, #5]
 8001628:	2b38      	cmp	r3, #56	; 0x38
 800162a:	d102      	bne.n	8001632 <rgb_value+0x116>
 800162c:	2308      	movs	r3, #8
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	e004      	b.n	800163c <rgb_value+0x120>
	else if(k == '9') c = 9;
 8001632:	797b      	ldrb	r3, [r7, #5]
 8001634:	2b39      	cmp	r3, #57	; 0x39
 8001636:	d101      	bne.n	800163c <rgb_value+0x120>
 8001638:	2309      	movs	r3, #9
 800163a:	60fb      	str	r3, [r7, #12]

	return a+b+c;
 800163c:	697a      	ldr	r2, [r7, #20]
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	441a      	add	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	4413      	add	r3, r2
}
 8001646:	4618      	mov	r0, r3
 8001648:	371c      	adds	r7, #28
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
	...

08001654 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin==B_Timbre_Pin)
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d102      	bne.n	800166a <HAL_GPIO_EXTI_Callback+0x16>
	{
		timbre = 1;
 8001664:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <HAL_GPIO_EXTI_Callback+0x54>)
 8001666:	2201      	movs	r2, #1
 8001668:	601a      	str	r2, [r3, #0]
	}
    if (GPIO_Pin==B_Stop_Pin)
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	2b04      	cmp	r3, #4
 800166e:	d102      	bne.n	8001676 <HAL_GPIO_EXTI_Callback+0x22>
    {
    	stop = 1;
 8001670:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <HAL_GPIO_EXTI_Callback+0x58>)
 8001672:	2201      	movs	r2, #1
 8001674:	601a      	str	r2, [r3, #0]
    }
    if (GPIO_Pin==S_Int_Pin)
 8001676:	88fb      	ldrh	r3, [r7, #6]
 8001678:	2b08      	cmp	r3, #8
 800167a:	d102      	bne.n	8001682 <HAL_GPIO_EXTI_Callback+0x2e>
    {
        interior = 1;
 800167c:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <HAL_GPIO_EXTI_Callback+0x5c>)
 800167e:	2201      	movs	r2, #1
 8001680:	601a      	str	r2, [r3, #0]
    }
    if (GPIO_Pin==S_Ext_Pin)
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	2b02      	cmp	r3, #2
 8001686:	d102      	bne.n	800168e <HAL_GPIO_EXTI_Callback+0x3a>
    {
        exterior = 1;
 8001688:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <HAL_GPIO_EXTI_Callback+0x60>)
 800168a:	2201      	movs	r2, #1
 800168c:	601a      	str	r2, [r3, #0]
    }
    if (GPIO_Pin==Fin_Servo_Pin)
 800168e:	88fb      	ldrh	r3, [r7, #6]
 8001690:	2b10      	cmp	r3, #16
 8001692:	d102      	bne.n	800169a <HAL_GPIO_EXTI_Callback+0x46>
    {
        fin = 1;
 8001694:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <HAL_GPIO_EXTI_Callback+0x64>)
 8001696:	2201      	movs	r2, #1
 8001698:	601a      	str	r2, [r3, #0]
    }
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	200008ac 	.word	0x200008ac
 80016ac:	200008b0 	.word	0x200008b0
 80016b0:	200008b4 	.word	0x200008b4
 80016b4:	200008b8 	.word	0x200008b8
 80016b8:	200008bc 	.word	0x200008bc

080016bc <debouncer>:

int debouncer(volatile int* button_int, GPIO_TypeDef* GPIO_port, uint16_t GPIO_number) // Control de los rebotes
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	4613      	mov	r3, r2
 80016c8:	80fb      	strh	r3, [r7, #6]
	static uint8_t button_count=0;
	static int counter=0;

	if (*button_int==1)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d13b      	bne.n	800174a <debouncer+0x8e>
	{
		if (button_count==0)
 80016d2:	4b20      	ldr	r3, [pc, #128]	; (8001754 <debouncer+0x98>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d10b      	bne.n	80016f2 <debouncer+0x36>
		{
			counter=HAL_GetTick();
 80016da:	f001 fc23 	bl	8002f24 <HAL_GetTick>
 80016de:	4603      	mov	r3, r0
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b1d      	ldr	r3, [pc, #116]	; (8001758 <debouncer+0x9c>)
 80016e4:	601a      	str	r2, [r3, #0]
			button_count++;
 80016e6:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <debouncer+0x98>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	3301      	adds	r3, #1
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4b19      	ldr	r3, [pc, #100]	; (8001754 <debouncer+0x98>)
 80016f0:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick()-counter>=20)
 80016f2:	f001 fc17 	bl	8002f24 <HAL_GetTick>
 80016f6:	4603      	mov	r3, r0
 80016f8:	4a17      	ldr	r2, [pc, #92]	; (8001758 <debouncer+0x9c>)
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	1a9b      	subs	r3, r3, r2
 80016fe:	2b13      	cmp	r3, #19
 8001700:	d923      	bls.n	800174a <debouncer+0x8e>
		{
			counter=HAL_GetTick();
 8001702:	f001 fc0f 	bl	8002f24 <HAL_GetTick>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	4b13      	ldr	r3, [pc, #76]	; (8001758 <debouncer+0x9c>)
 800170c:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(GPIO_port, GPIO_number)!=1)
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	4619      	mov	r1, r3
 8001712:	68b8      	ldr	r0, [r7, #8]
 8001714:	f002 fb42 	bl	8003d9c <HAL_GPIO_ReadPin>
 8001718:	4603      	mov	r3, r0
 800171a:	2b01      	cmp	r3, #1
 800171c:	d003      	beq.n	8001726 <debouncer+0x6a>
			{
				button_count=1;
 800171e:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <debouncer+0x98>)
 8001720:	2201      	movs	r2, #1
 8001722:	701a      	strb	r2, [r3, #0]
 8001724:	e005      	b.n	8001732 <debouncer+0x76>
			}
			else
			{
				button_count++;
 8001726:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <debouncer+0x98>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	3301      	adds	r3, #1
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4b09      	ldr	r3, [pc, #36]	; (8001754 <debouncer+0x98>)
 8001730:	701a      	strb	r2, [r3, #0]
			}
			if (button_count==4 ) // Periodo antirebotes
 8001732:	4b08      	ldr	r3, [pc, #32]	; (8001754 <debouncer+0x98>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b04      	cmp	r3, #4
 8001738:	d107      	bne.n	800174a <debouncer+0x8e>
			{
				button_count=0;
 800173a:	4b06      	ldr	r3, [pc, #24]	; (8001754 <debouncer+0x98>)
 800173c:	2200      	movs	r2, #0
 800173e:	701a      	strb	r2, [r3, #0]
				*button_int=0;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
				return 1;
 8001746:	2301      	movs	r3, #1
 8001748:	e000      	b.n	800174c <debouncer+0x90>
			}
		}
	}
	return 0;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200008c2 	.word	0x200008c2
 8001758:	200008c4 	.word	0x200008c4

0800175c <play_Timbre>:


void play_Timbre(void){
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0

	uint8_t tone;

	tone = 20;
 8001762:	2314      	movs	r3, #20
 8001764:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	005a      	lsls	r2, r3, #1
 800176a:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <play_Timbre+0x68>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	461a      	mov	r2, r3
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <play_Timbre+0x68>)
 8001778:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 800177a:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <play_Timbre+0x68>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	79fa      	ldrb	r2, [r7, #7]
 8001780:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(300);
 8001782:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001786:	f001 fbd9 	bl	8002f3c <HAL_Delay>

	tone = 40;
 800178a:	2328      	movs	r3, #40	; 0x28
 800178c:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	005a      	lsls	r2, r3, #1
 8001792:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <play_Timbre+0x68>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	62da      	str	r2, [r3, #44]	; 0x2c
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	461a      	mov	r2, r3
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <play_Timbre+0x68>)
 80017a0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 80017a2:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <play_Timbre+0x68>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	79fa      	ldrb	r2, [r7, #7]
 80017a8:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(800);
 80017aa:	f44f 7048 	mov.w	r0, #800	; 0x320
 80017ae:	f001 fbc5 	bl	8002f3c <HAL_Delay>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80017b2:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <play_Timbre+0x68>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2200      	movs	r2, #0
 80017b8:	635a      	str	r2, [r3, #52]	; 0x34
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000a34 	.word	0x20000a34

080017c8 <play_Alarma>:


void play_Alarma(){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0

	uint8_t tone;

	for(tone = 40; tone >= 10; tone = tone-10){
 80017ce:	2328      	movs	r3, #40	; 0x28
 80017d0:	71fb      	strb	r3, [r7, #7]
 80017d2:	e014      	b.n	80017fe <play_Alarma+0x36>
		__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	005a      	lsls	r2, r3, #1
 80017d8:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <play_Alarma+0x48>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	461a      	mov	r2, r3
 80017e4:	4b0a      	ldr	r3, [pc, #40]	; (8001810 <play_Alarma+0x48>)
 80017e6:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 80017e8:	4b09      	ldr	r3, [pc, #36]	; (8001810 <play_Alarma+0x48>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	79fa      	ldrb	r2, [r7, #7]
 80017ee:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(300);
 80017f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80017f4:	f001 fba2 	bl	8002f3c <HAL_Delay>
	for(tone = 40; tone >= 10; tone = tone-10){
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	3b0a      	subs	r3, #10
 80017fc:	71fb      	strb	r3, [r7, #7]
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	2b09      	cmp	r3, #9
 8001802:	d8e7      	bhi.n	80017d4 <play_Alarma+0xc>
	}
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000a34 	.word	0x20000a34

08001814 <luces_automat>:

void luces_automat(int i){
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]

	if(i){
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d011      	beq.n	8001846 <luces_automat+0x32>
		//vIlum[23]='1';
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8001822:	2201      	movs	r2, #1
 8001824:	2101      	movs	r1, #1
 8001826:	4812      	ldr	r0, [pc, #72]	; (8001870 <luces_automat+0x5c>)
 8001828:	f002 fad0 	bl	8003dcc <HAL_GPIO_WritePin>
		//vIlum[24]='1';
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 800182c:	2201      	movs	r2, #1
 800182e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001832:	4810      	ldr	r0, [pc, #64]	; (8001874 <luces_automat+0x60>)
 8001834:	f002 faca 	bl	8003dcc <HAL_GPIO_WritePin>
		//vIlum[25]='1';
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800183e:	480d      	ldr	r0, [pc, #52]	; (8001874 <luces_automat+0x60>)
 8001840:	f002 fac4 	bl	8003dcc <HAL_GPIO_WritePin>
		//vIlum[24]='0';
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET);
		//vIlum[25]='0';
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
	}
}
 8001844:	e010      	b.n	8001868 <luces_automat+0x54>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	2101      	movs	r1, #1
 800184a:	4809      	ldr	r0, [pc, #36]	; (8001870 <luces_automat+0x5c>)
 800184c:	f002 fabe 	bl	8003dcc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET);
 8001850:	2200      	movs	r2, #0
 8001852:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001856:	4807      	ldr	r0, [pc, #28]	; (8001874 <luces_automat+0x60>)
 8001858:	f002 fab8 	bl	8003dcc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 800185c:	2200      	movs	r2, #0
 800185e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001862:	4804      	ldr	r0, [pc, #16]	; (8001874 <luces_automat+0x60>)
 8001864:	f002 fab2 	bl	8003dcc <HAL_GPIO_WritePin>
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40020c00 	.word	0x40020c00
 8001874:	40020800 	.word	0x40020800

08001878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800187c:	f001 faec 	bl	8002e58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001880:	f000 f9ae 	bl	8001be0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001884:	f000 fe3a 	bl	80024fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001888:	f000 fde4 	bl	8002454 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800188c:	f000 fe0c 	bl	80024a8 <MX_USART6_UART_Init>
  MX_TIM5_Init();
 8001890:	f000 fca8 	bl	80021e4 <MX_TIM5_Init>
  MX_TIM1_Init();
 8001894:	f000 fa60 	bl	8001d58 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001898:	f000 fc2e 	bl	80020f8 <MX_TIM4_Init>
  MX_TIM2_Init();
 800189c:	f000 fb14 	bl	8001ec8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80018a0:	f000 fb9e 	bl	8001fe0 <MX_TIM3_Init>
  MX_TIM8_Init();
 80018a4:	f000 fd22 	bl	80022ec <MX_TIM8_Init>
  MX_TIM9_Init();
 80018a8:	f000 fd70 	bl	800238c <MX_TIM9_Init>
  MX_TIM6_Init();
 80018ac:	f000 fce8 	bl	8002280 <MX_TIM6_Init>
  MX_ADC1_Init();
 80018b0:	f000 fa00 	bl	8001cb4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // LED RGB Gaming
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018b4:	2100      	movs	r1, #0
 80018b6:	48a9      	ldr	r0, [pc, #676]	; (8001b5c <main+0x2e4>)
 80018b8:	f003 f840 	bl	800493c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80018bc:	2104      	movs	r1, #4
 80018be:	48a7      	ldr	r0, [pc, #668]	; (8001b5c <main+0x2e4>)
 80018c0:	f003 f83c 	bl	800493c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80018c4:	2108      	movs	r1, #8
 80018c6:	48a5      	ldr	r0, [pc, #660]	; (8001b5c <main+0x2e4>)
 80018c8:	f003 f838 	bl	800493c <HAL_TIM_PWM_Start>
  // Servo Parcela
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80018cc:	2100      	movs	r1, #0
 80018ce:	48a4      	ldr	r0, [pc, #656]	; (8001b60 <main+0x2e8>)
 80018d0:	f003 f834 	bl	800493c <HAL_TIM_PWM_Start>
  // Servo Garaje
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80018d4:	2104      	movs	r1, #4
 80018d6:	48a2      	ldr	r0, [pc, #648]	; (8001b60 <main+0x2e8>)
 80018d8:	f003 f830 	bl	800493c <HAL_TIM_PWM_Start>
  // Servo Tendedero
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80018dc:	2108      	movs	r1, #8
 80018de:	48a0      	ldr	r0, [pc, #640]	; (8001b60 <main+0x2e8>)
 80018e0:	f003 f82c 	bl	800493c <HAL_TIM_PWM_Start>
  // Servo Salón
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80018e4:	210c      	movs	r1, #12
 80018e6:	489f      	ldr	r0, [pc, #636]	; (8001b64 <main+0x2ec>)
 80018e8:	f003 f828 	bl	800493c <HAL_TIM_PWM_Start>
  // Servo Dormitorio
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80018ec:	2104      	movs	r1, #4
 80018ee:	489d      	ldr	r0, [pc, #628]	; (8001b64 <main+0x2ec>)
 80018f0:	f003 f824 	bl	800493c <HAL_TIM_PWM_Start>
  // Servo Oficina
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80018f4:	2108      	movs	r1, #8
 80018f6:	489b      	ldr	r0, [pc, #620]	; (8001b64 <main+0x2ec>)
 80018f8:	f003 f820 	bl	800493c <HAL_TIM_PWM_Start>
  // DC Salón
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80018fc:	2100      	movs	r1, #0
 80018fe:	489a      	ldr	r0, [pc, #616]	; (8001b68 <main+0x2f0>)
 8001900:	f003 f81c 	bl	800493c <HAL_TIM_PWM_Start>
  // Zumbador
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001904:	2100      	movs	r1, #0
 8001906:	4899      	ldr	r0, [pc, #612]	; (8001b6c <main+0x2f4>)
 8001908:	f003 f818 	bl	800493c <HAL_TIM_PWM_Start>

  /*----------- Útil para Sensor DHT11/22 -----------*/
  HAL_TIM_Base_Start(&htim6);
 800190c:	4898      	ldr	r0, [pc, #608]	; (8001b70 <main+0x2f8>)
 800190e:	f002 ff53 	bl	80047b8 <HAL_TIM_Base_Start>

  /*----------- Inicialización LDR & HW390 -----------*/
  HAL_ADC_Start(&hadc1); // LDR
 8001912:	4898      	ldr	r0, [pc, #608]	; (8001b74 <main+0x2fc>)
 8001914:	f001 fb7a 	bl	800300c <HAL_ADC_Start>

  //__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
  ESP_Init("iPhone Carmela","pistacho");
 8001918:	4997      	ldr	r1, [pc, #604]	; (8001b78 <main+0x300>)
 800191a:	4898      	ldr	r0, [pc, #608]	; (8001b7c <main+0x304>)
 800191c:	f7fe fe3c 	bl	8000598 <ESP_Init>
  while (1){
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	ESP_messageHandler();
 8001920:	f7fe ff66 	bl	80007f0 <ESP_messageHandler>

		// TIMBRE
		if (debouncer(&timbre, B_Timbre_GPIO_Port, B_Timbre_Pin)){
 8001924:	2201      	movs	r2, #1
 8001926:	4996      	ldr	r1, [pc, #600]	; (8001b80 <main+0x308>)
 8001928:	4896      	ldr	r0, [pc, #600]	; (8001b84 <main+0x30c>)
 800192a:	f7ff fec7 	bl	80016bc <debouncer>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <main+0xc0>
			play_Timbre();
 8001934:	f7ff ff12 	bl	800175c <play_Timbre>

		// STOP ALARMA
		// Conexión Wi-Fi

		// ALARMA
		if (debouncer(&interior, S_Int_GPIO_Port, S_Int_Pin)){
 8001938:	2208      	movs	r2, #8
 800193a:	4991      	ldr	r1, [pc, #580]	; (8001b80 <main+0x308>)
 800193c:	4892      	ldr	r0, [pc, #584]	; (8001b88 <main+0x310>)
 800193e:	f7ff febd 	bl	80016bc <debouncer>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d005      	beq.n	8001954 <main+0xdc>
			if(vSeg[0] == '1') play_Alarma();
 8001948:	4b90      	ldr	r3, [pc, #576]	; (8001b8c <main+0x314>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b31      	cmp	r3, #49	; 0x31
 800194e:	d101      	bne.n	8001954 <main+0xdc>
 8001950:	f7ff ff3a 	bl	80017c8 <play_Alarma>
		}
		if (debouncer(&exterior, S_Ext_GPIO_Port, S_Ext_Pin)){
 8001954:	2202      	movs	r2, #2
 8001956:	498a      	ldr	r1, [pc, #552]	; (8001b80 <main+0x308>)
 8001958:	488d      	ldr	r0, [pc, #564]	; (8001b90 <main+0x318>)
 800195a:	f7ff feaf 	bl	80016bc <debouncer>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <main+0xf8>
			if(vSeg[1] == '1') play_Alarma();
 8001964:	4b89      	ldr	r3, [pc, #548]	; (8001b8c <main+0x314>)
 8001966:	785b      	ldrb	r3, [r3, #1]
 8001968:	2b31      	cmp	r3, #49	; 0x31
 800196a:	d101      	bne.n	8001970 <main+0xf8>
 800196c:	f7ff ff2c 	bl	80017c8 <play_Alarma>
		}

		// PUERTA PARCELA (90)
		if(vVent[1]=='1' || vExt[4]=='1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 89);
 8001970:	4b88      	ldr	r3, [pc, #544]	; (8001b94 <main+0x31c>)
 8001972:	785b      	ldrb	r3, [r3, #1]
 8001974:	2b31      	cmp	r3, #49	; 0x31
 8001976:	d003      	beq.n	8001980 <main+0x108>
 8001978:	4b87      	ldr	r3, [pc, #540]	; (8001b98 <main+0x320>)
 800197a:	791b      	ldrb	r3, [r3, #4]
 800197c:	2b31      	cmp	r3, #49	; 0x31
 800197e:	d103      	bne.n	8001988 <main+0x110>
 8001980:	4b77      	ldr	r3, [pc, #476]	; (8001b60 <main+0x2e8>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2259      	movs	r2, #89	; 0x59
 8001986:	635a      	str	r2, [r3, #52]	; 0x34
		if(vVent[1]=='0' || vExt[4]=='0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 92);
 8001988:	4b82      	ldr	r3, [pc, #520]	; (8001b94 <main+0x31c>)
 800198a:	785b      	ldrb	r3, [r3, #1]
 800198c:	2b30      	cmp	r3, #48	; 0x30
 800198e:	d003      	beq.n	8001998 <main+0x120>
 8001990:	4b81      	ldr	r3, [pc, #516]	; (8001b98 <main+0x320>)
 8001992:	791b      	ldrb	r3, [r3, #4]
 8001994:	2b30      	cmp	r3, #48	; 0x30
 8001996:	d103      	bne.n	80019a0 <main+0x128>
 8001998:	4b71      	ldr	r3, [pc, #452]	; (8001b60 <main+0x2e8>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	225c      	movs	r2, #92	; 0x5c
 800199e:	635a      	str	r2, [r3, #52]	; 0x34

		// PUERTA GARAJE (90)
		if(vVent[0]=='1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 89); // más rápido a 30
 80019a0:	4b7c      	ldr	r3, [pc, #496]	; (8001b94 <main+0x31c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b31      	cmp	r3, #49	; 0x31
 80019a6:	d103      	bne.n	80019b0 <main+0x138>
 80019a8:	4b6d      	ldr	r3, [pc, #436]	; (8001b60 <main+0x2e8>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2259      	movs	r2, #89	; 0x59
 80019ae:	639a      	str	r2, [r3, #56]	; 0x38
		if(vVent[0]=='0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 92);
 80019b0:	4b78      	ldr	r3, [pc, #480]	; (8001b94 <main+0x31c>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b30      	cmp	r3, #48	; 0x30
 80019b6:	d103      	bne.n	80019c0 <main+0x148>
 80019b8:	4b69      	ldr	r3, [pc, #420]	; (8001b60 <main+0x2e8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	225c      	movs	r2, #92	; 0x5c
 80019be:	639a      	str	r2, [r3, #56]	; 0x38

		// TOLDO TENDEDERO (90)
		if(vExt[0]=='1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 89);
 80019c0:	4b75      	ldr	r3, [pc, #468]	; (8001b98 <main+0x320>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b31      	cmp	r3, #49	; 0x31
 80019c6:	d103      	bne.n	80019d0 <main+0x158>
 80019c8:	4b65      	ldr	r3, [pc, #404]	; (8001b60 <main+0x2e8>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2259      	movs	r2, #89	; 0x59
 80019ce:	63da      	str	r2, [r3, #60]	; 0x3c
		if(vExt[0]=='0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 92);
 80019d0:	4b71      	ldr	r3, [pc, #452]	; (8001b98 <main+0x320>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b30      	cmp	r3, #48	; 0x30
 80019d6:	d103      	bne.n	80019e0 <main+0x168>
 80019d8:	4b61      	ldr	r3, [pc, #388]	; (8001b60 <main+0x2e8>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	225c      	movs	r2, #92	; 0x5c
 80019de:	63da      	str	r2, [r3, #60]	; 0x3c

		// VENTANA SALÓN (96)
		if(vVent[2]=='1') {
 80019e0:	4b6c      	ldr	r3, [pc, #432]	; (8001b94 <main+0x31c>)
 80019e2:	789b      	ldrb	r3, [r3, #2]
 80019e4:	2b31      	cmp	r3, #49	; 0x31
 80019e6:	d10b      	bne.n	8001a00 <main+0x188>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 95);
 80019e8:	4b5e      	ldr	r3, [pc, #376]	; (8001b64 <main+0x2ec>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	225f      	movs	r2, #95	; 0x5f
 80019ee:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(3000);
 80019f0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80019f4:	f001 faa2 	bl	8002f3c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 96);
 80019f8:	4b5a      	ldr	r3, [pc, #360]	; (8001b64 <main+0x2ec>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2260      	movs	r2, #96	; 0x60
 80019fe:	641a      	str	r2, [r3, #64]	; 0x40
		}
		if(vVent[2]=='0') {
 8001a00:	4b64      	ldr	r3, [pc, #400]	; (8001b94 <main+0x31c>)
 8001a02:	789b      	ldrb	r3, [r3, #2]
 8001a04:	2b30      	cmp	r3, #48	; 0x30
 8001a06:	d10b      	bne.n	8001a20 <main+0x1a8>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 97);
 8001a08:	4b56      	ldr	r3, [pc, #344]	; (8001b64 <main+0x2ec>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2261      	movs	r2, #97	; 0x61
 8001a0e:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(3000);
 8001a10:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001a14:	f001 fa92 	bl	8002f3c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 96);
 8001a18:	4b52      	ldr	r3, [pc, #328]	; (8001b64 <main+0x2ec>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2260      	movs	r2, #96	; 0x60
 8001a1e:	641a      	str	r2, [r3, #64]	; 0x40
		}
		vVent[2]='x';
 8001a20:	4b5c      	ldr	r3, [pc, #368]	; (8001b94 <main+0x31c>)
 8001a22:	2278      	movs	r2, #120	; 0x78
 8001a24:	709a      	strb	r2, [r3, #2]

		// VENTANA DORMITORIO (171)
		if(vVent[3]=='1') {
 8001a26:	4b5b      	ldr	r3, [pc, #364]	; (8001b94 <main+0x31c>)
 8001a28:	78db      	ldrb	r3, [r3, #3]
 8001a2a:	2b31      	cmp	r3, #49	; 0x31
 8001a2c:	d10b      	bne.n	8001a46 <main+0x1ce>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 168);
 8001a2e:	4b4d      	ldr	r3, [pc, #308]	; (8001b64 <main+0x2ec>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	22a8      	movs	r2, #168	; 0xa8
 8001a34:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_Delay(3000);
 8001a36:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001a3a:	f001 fa7f 	bl	8002f3c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 170);
 8001a3e:	4b49      	ldr	r3, [pc, #292]	; (8001b64 <main+0x2ec>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	22aa      	movs	r2, #170	; 0xaa
 8001a44:	639a      	str	r2, [r3, #56]	; 0x38
		}
		if(vVent[3]=='0') {
 8001a46:	4b53      	ldr	r3, [pc, #332]	; (8001b94 <main+0x31c>)
 8001a48:	78db      	ldrb	r3, [r3, #3]
 8001a4a:	2b30      	cmp	r3, #48	; 0x30
 8001a4c:	d10b      	bne.n	8001a66 <main+0x1ee>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 172);
 8001a4e:	4b45      	ldr	r3, [pc, #276]	; (8001b64 <main+0x2ec>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	22ac      	movs	r2, #172	; 0xac
 8001a54:	639a      	str	r2, [r3, #56]	; 0x38

			HAL_Delay(3000);
 8001a56:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001a5a:	f001 fa6f 	bl	8002f3c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 170);
 8001a5e:	4b41      	ldr	r3, [pc, #260]	; (8001b64 <main+0x2ec>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	22aa      	movs	r2, #170	; 0xaa
 8001a64:	639a      	str	r2, [r3, #56]	; 0x38
		}
		vVent[3]='x';
 8001a66:	4b4b      	ldr	r3, [pc, #300]	; (8001b94 <main+0x31c>)
 8001a68:	2278      	movs	r2, #120	; 0x78
 8001a6a:	70da      	strb	r2, [r3, #3]

		// VENTANA OFICINA
		if(vVent[4]=='1') {
 8001a6c:	4b49      	ldr	r3, [pc, #292]	; (8001b94 <main+0x31c>)
 8001a6e:	791b      	ldrb	r3, [r3, #4]
 8001a70:	2b31      	cmp	r3, #49	; 0x31
 8001a72:	d10b      	bne.n	8001a8c <main+0x214>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 45);
 8001a74:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <main+0x2ec>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	222d      	movs	r2, #45	; 0x2d
 8001a7a:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 8001a7c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001a80:	f001 fa5c 	bl	8002f3c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 135);
 8001a84:	4b37      	ldr	r3, [pc, #220]	; (8001b64 <main+0x2ec>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2287      	movs	r2, #135	; 0x87
 8001a8a:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(vVent[4]=='0') {
 8001a8c:	4b41      	ldr	r3, [pc, #260]	; (8001b94 <main+0x31c>)
 8001a8e:	791b      	ldrb	r3, [r3, #4]
 8001a90:	2b30      	cmp	r3, #48	; 0x30
 8001a92:	d10b      	bne.n	8001aac <main+0x234>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 100);
 8001a94:	4b33      	ldr	r3, [pc, #204]	; (8001b64 <main+0x2ec>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2264      	movs	r2, #100	; 0x64
 8001a9a:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 8001a9c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001aa0:	f001 fa4c 	bl	8002f3c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 90);
 8001aa4:	4b2f      	ldr	r3, [pc, #188]	; (8001b64 <main+0x2ec>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	225a      	movs	r2, #90	; 0x5a
 8001aaa:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		vVent[4]='x';
 8001aac:	4b39      	ldr	r3, [pc, #228]	; (8001b94 <main+0x31c>)
 8001aae:	2278      	movs	r2, #120	; 0x78
 8001ab0:	711a      	strb	r2, [r3, #4]

		// FINALES DE CARRERA
		if(debouncer(&fin, Fin_Servo_GPIO_Port, Fin_Servo_Pin)){
 8001ab2:	2210      	movs	r2, #16
 8001ab4:	4932      	ldr	r1, [pc, #200]	; (8001b80 <main+0x308>)
 8001ab6:	4839      	ldr	r0, [pc, #228]	; (8001b9c <main+0x324>)
 8001ab8:	f7ff fe00 	bl	80016bc <debouncer>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d017      	beq.n	8001af2 <main+0x27a>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); // S_Parcela
 8001ac2:	4b27      	ldr	r3, [pc, #156]	; (8001b60 <main+0x2e8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	225a      	movs	r2, #90	; 0x5a
 8001ac8:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 90); // S_Garaje
 8001aca:	4b25      	ldr	r3, [pc, #148]	; (8001b60 <main+0x2e8>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	225a      	movs	r2, #90	; 0x5a
 8001ad0:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90); // S_Tendedero
 8001ad2:	4b23      	ldr	r3, [pc, #140]	; (8001b60 <main+0x2e8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	225a      	movs	r2, #90	; 0x5a
 8001ad8:	63da      	str	r2, [r3, #60]	; 0x3c
			vVent[0]='x'; // S_Parcela
 8001ada:	4b2e      	ldr	r3, [pc, #184]	; (8001b94 <main+0x31c>)
 8001adc:	2278      	movs	r2, #120	; 0x78
 8001ade:	701a      	strb	r2, [r3, #0]
			vExt[4]='x'; // S_Parcela
 8001ae0:	4b2d      	ldr	r3, [pc, #180]	; (8001b98 <main+0x320>)
 8001ae2:	2278      	movs	r2, #120	; 0x78
 8001ae4:	711a      	strb	r2, [r3, #4]
			vVent[1]='x'; // S_Garaje
 8001ae6:	4b2b      	ldr	r3, [pc, #172]	; (8001b94 <main+0x31c>)
 8001ae8:	2278      	movs	r2, #120	; 0x78
 8001aea:	705a      	strb	r2, [r3, #1]
			vExt[0]='x'; // S_Tendedero
 8001aec:	4b2a      	ldr	r3, [pc, #168]	; (8001b98 <main+0x320>)
 8001aee:	2278      	movs	r2, #120	; 0x78
 8001af0:	701a      	strb	r2, [r3, #0]
		}

		// VENTILADOR SALÓN
		if(vTemp[0]=='1') {
 8001af2:	4b2b      	ldr	r3, [pc, #172]	; (8001ba0 <main+0x328>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b31      	cmp	r3, #49	; 0x31
 8001af8:	d10e      	bne.n	8001b18 <main+0x2a0>
			__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 1000);
 8001afa:	4b1b      	ldr	r3, [pc, #108]	; (8001b68 <main+0x2f0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b02:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	2110      	movs	r1, #16
 8001b08:	4826      	ldr	r0, [pc, #152]	; (8001ba4 <main+0x32c>)
 8001b0a:	f002 f95f 	bl	8003dcc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,GPIO_PIN_RESET);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2120      	movs	r1, #32
 8001b12:	4824      	ldr	r0, [pc, #144]	; (8001ba4 <main+0x32c>)
 8001b14:	f002 f95a 	bl	8003dcc <HAL_GPIO_WritePin>
		}
		if(vTemp[0]=='0') {
 8001b18:	4b21      	ldr	r3, [pc, #132]	; (8001ba0 <main+0x328>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b30      	cmp	r3, #48	; 0x30
 8001b1e:	d10d      	bne.n	8001b3c <main+0x2c4>
			__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8001b20:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <main+0x2f0>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2200      	movs	r2, #0
 8001b26:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2110      	movs	r1, #16
 8001b2c:	481d      	ldr	r0, [pc, #116]	; (8001ba4 <main+0x32c>)
 8001b2e:	f002 f94d 	bl	8003dcc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,GPIO_PIN_RESET);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2120      	movs	r1, #32
 8001b36:	481b      	ldr	r0, [pc, #108]	; (8001ba4 <main+0x32c>)
 8001b38:	f002 f948 	bl	8003dcc <HAL_GPIO_WritePin>
		}

		/*----------- Lectura Sensores -----------*/
		// LDR & HW390

		if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	480c      	ldr	r0, [pc, #48]	; (8001b74 <main+0x2fc>)
 8001b42:	f001 fb35 	bl	80031b0 <HAL_ADC_PollForConversion>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d12f      	bne.n	8001bac <main+0x334>
			LDR_valor = HAL_ADC_GetValue(&hadc1);
 8001b4c:	4809      	ldr	r0, [pc, #36]	; (8001b74 <main+0x2fc>)
 8001b4e:	f001 fbba 	bl	80032c6 <HAL_ADC_GetValue>
 8001b52:	4603      	mov	r3, r0
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <main+0x330>)
 8001b58:	801a      	strh	r2, [r3, #0]
 8001b5a:	e027      	b.n	8001bac <main+0x334>
 8001b5c:	20000b9c 	.word	0x20000b9c
 8001b60:	20000c70 	.word	0x20000c70
 8001b64:	20000ac4 	.word	0x20000ac4
 8001b68:	20000be4 	.word	0x20000be4
 8001b6c:	20000a34 	.word	0x20000a34
 8001b70:	20000b54 	.word	0x20000b54
 8001b74:	20000b0c 	.word	0x20000b0c
 8001b78:	0800758c 	.word	0x0800758c
 8001b7c:	08007598 	.word	0x08007598
 8001b80:	40021000 	.word	0x40021000
 8001b84:	200008ac 	.word	0x200008ac
 8001b88:	200008b4 	.word	0x200008b4
 8001b8c:	200009d8 	.word	0x200009d8
 8001b90:	200008b8 	.word	0x200008b8
 8001b94:	200008dc 	.word	0x200008dc
 8001b98:	200008e8 	.word	0x200008e8
 8001b9c:	200008bc 	.word	0x200008bc
 8001ba0:	2000092c 	.word	0x2000092c
 8001ba4:	40020800 	.word	0x40020800
 8001ba8:	200008c0 	.word	0x200008c0

		if(LDR_valor<90) {
 8001bac:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <main+0x360>)
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	2b59      	cmp	r3, #89	; 0x59
 8001bb2:	d808      	bhi.n	8001bc6 <main+0x34e>
			luces_automat(1);
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	f7ff fe2d 	bl	8001814 <luces_automat>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001bba:	2201      	movs	r2, #1
 8001bbc:	2120      	movs	r1, #32
 8001bbe:	4807      	ldr	r0, [pc, #28]	; (8001bdc <main+0x364>)
 8001bc0:	f002 f904 	bl	8003dcc <HAL_GPIO_WritePin>
 8001bc4:	e6ac      	b.n	8001920 <main+0xa8>
		}
		else {
			luces_automat(0);
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	f7ff fe24 	bl	8001814 <luces_automat>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2120      	movs	r1, #32
 8001bd0:	4802      	ldr	r0, [pc, #8]	; (8001bdc <main+0x364>)
 8001bd2:	f002 f8fb 	bl	8003dcc <HAL_GPIO_WritePin>
	  	ESP_messageHandler();
 8001bd6:	e6a3      	b.n	8001920 <main+0xa8>
 8001bd8:	200008c0 	.word	0x200008c0
 8001bdc:	40020000 	.word	0x40020000

08001be0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b094      	sub	sp, #80	; 0x50
 8001be4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001be6:	f107 0320 	add.w	r3, r7, #32
 8001bea:	2230      	movs	r2, #48	; 0x30
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f004 fd08 	bl	8006604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c04:	2300      	movs	r3, #0
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	4b28      	ldr	r3, [pc, #160]	; (8001cac <SystemClock_Config+0xcc>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0c:	4a27      	ldr	r2, [pc, #156]	; (8001cac <SystemClock_Config+0xcc>)
 8001c0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c12:	6413      	str	r3, [r2, #64]	; 0x40
 8001c14:	4b25      	ldr	r3, [pc, #148]	; (8001cac <SystemClock_Config+0xcc>)
 8001c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c20:	2300      	movs	r3, #0
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	4b22      	ldr	r3, [pc, #136]	; (8001cb0 <SystemClock_Config+0xd0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a21      	ldr	r2, [pc, #132]	; (8001cb0 <SystemClock_Config+0xd0>)
 8001c2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b1f      	ldr	r3, [pc, #124]	; (8001cb0 <SystemClock_Config+0xd0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c38:	607b      	str	r3, [r7, #4]
 8001c3a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c46:	2302      	movs	r3, #2
 8001c48:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c4a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c50:	2304      	movs	r3, #4
 8001c52:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001c54:	2332      	movs	r3, #50	; 0x32
 8001c56:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001c5c:	2307      	movs	r3, #7
 8001c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c60:	f107 0320 	add.w	r3, r7, #32
 8001c64:	4618      	mov	r0, r3
 8001c66:	f002 f8e3 	bl	8003e30 <HAL_RCC_OscConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c70:	f000 fd50 	bl	8002714 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c74:	230f      	movs	r3, #15
 8001c76:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c8a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c8c:	f107 030c 	add.w	r3, r7, #12
 8001c90:	2101      	movs	r1, #1
 8001c92:	4618      	mov	r0, r3
 8001c94:	f002 fb44 	bl	8004320 <HAL_RCC_ClockConfig>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c9e:	f000 fd39 	bl	8002714 <Error_Handler>
  }
}
 8001ca2:	bf00      	nop
 8001ca4:	3750      	adds	r7, #80	; 0x50
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40007000 	.word	0x40007000

08001cb4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001cc6:	4b21      	ldr	r3, [pc, #132]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001cc8:	4a21      	ldr	r2, [pc, #132]	; (8001d50 <MX_ADC1_Init+0x9c>)
 8001cca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ccc:	4b1f      	ldr	r3, [pc, #124]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001cd2:	4b1e      	ldr	r3, [pc, #120]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001cd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cd8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001cda:	4b1c      	ldr	r3, [pc, #112]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ce6:	4b19      	ldr	r3, [pc, #100]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cf4:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001cf6:	4a17      	ldr	r2, [pc, #92]	; (8001d54 <MX_ADC1_Init+0xa0>)
 8001cf8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cfa:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d14:	480d      	ldr	r0, [pc, #52]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001d16:	f001 f935 	bl	8002f84 <HAL_ADC_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d20:	f000 fcf8 	bl	8002714 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001d24:	2304      	movs	r3, #4
 8001d26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001d2c:	2307      	movs	r3, #7
 8001d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d30:	463b      	mov	r3, r7
 8001d32:	4619      	mov	r1, r3
 8001d34:	4805      	ldr	r0, [pc, #20]	; (8001d4c <MX_ADC1_Init+0x98>)
 8001d36:	f001 fad3 	bl	80032e0 <HAL_ADC_ConfigChannel>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001d40:	f000 fce8 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000b0c 	.word	0x20000b0c
 8001d50:	40012000 	.word	0x40012000
 8001d54:	0f000001 	.word	0x0f000001

08001d58 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b096      	sub	sp, #88	; 0x58
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]
 8001d86:	615a      	str	r2, [r3, #20]
 8001d88:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d8a:	1d3b      	adds	r3, r7, #4
 8001d8c:	2220      	movs	r2, #32
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f004 fc37 	bl	8006604 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d96:	4b4a      	ldr	r3, [pc, #296]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001d98:	4a4a      	ldr	r2, [pc, #296]	; (8001ec4 <MX_TIM1_Init+0x16c>)
 8001d9a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 8001d9c:	4b48      	ldr	r3, [pc, #288]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001d9e:	225f      	movs	r2, #95	; 0x5f
 8001da0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da2:	4b47      	ldr	r3, [pc, #284]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255-1;
 8001da8:	4b45      	ldr	r3, [pc, #276]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001daa:	22fe      	movs	r2, #254	; 0xfe
 8001dac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dae:	4b44      	ldr	r3, [pc, #272]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001db4:	4b42      	ldr	r3, [pc, #264]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001dc0:	483f      	ldr	r0, [pc, #252]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001dc2:	f002 fca9 	bl	8004718 <HAL_TIM_Base_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001dcc:	f000 fca2 	bl	8002714 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dd4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dd6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4838      	ldr	r0, [pc, #224]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001dde:	f002 ff37 	bl	8004c50 <HAL_TIM_ConfigClockSource>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001de8:	f000 fc94 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dec:	4834      	ldr	r0, [pc, #208]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001dee:	f002 fd4b 	bl	8004888 <HAL_TIM_PWM_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001df8:	f000 fc8c 	bl	8002714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e00:	2300      	movs	r3, #0
 8001e02:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e08:	4619      	mov	r1, r3
 8001e0a:	482d      	ldr	r0, [pc, #180]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001e0c:	f003 faf8 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001e16:	f000 fc7d 	bl	8002714 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e1a:	2360      	movs	r3, #96	; 0x60
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e22:	2300      	movs	r3, #0
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e26:	2300      	movs	r3, #0
 8001e28:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e32:	2300      	movs	r3, #0
 8001e34:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4820      	ldr	r0, [pc, #128]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001e40:	f002 fe44 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001e4a:	f000 fc63 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e52:	2204      	movs	r2, #4
 8001e54:	4619      	mov	r1, r3
 8001e56:	481a      	ldr	r0, [pc, #104]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001e58:	f002 fe38 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001e62:	f000 fc57 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4814      	ldr	r0, [pc, #80]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001e70:	f002 fe2c 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001e7a:	f000 fc4b 	bl	8002714 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e86:	2300      	movs	r3, #0
 8001e88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e9c:	1d3b      	adds	r3, r7, #4
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4807      	ldr	r0, [pc, #28]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001ea2:	f003 fb29 	bl	80054f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001eac:	f000 fc32 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001eb0:	4803      	ldr	r0, [pc, #12]	; (8001ec0 <MX_TIM1_Init+0x168>)
 8001eb2:	f000 fd5b 	bl	800296c <HAL_TIM_MspPostInit>

}
 8001eb6:	bf00      	nop
 8001eb8:	3758      	adds	r7, #88	; 0x58
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000b9c 	.word	0x20000b9c
 8001ec4:	40010000 	.word	0x40010000

08001ec8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08e      	sub	sp, #56	; 0x38
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ece:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001edc:	f107 0320 	add.w	r3, r7, #32
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]
 8001ef4:	615a      	str	r2, [r3, #20]
 8001ef6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ef8:	4b38      	ldr	r3, [pc, #224]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001efa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001efe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8001f00:	4b36      	ldr	r3, [pc, #216]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f02:	225f      	movs	r2, #95	; 0x5f
 8001f04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f06:	4b35      	ldr	r3, [pc, #212]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8001f0c:	4b33      	ldr	r3, [pc, #204]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f0e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001f12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f14:	4b31      	ldr	r3, [pc, #196]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1a:	4b30      	ldr	r3, [pc, #192]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f20:	482e      	ldr	r0, [pc, #184]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f22:	f002 fbf9 	bl	8004718 <HAL_TIM_Base_Init>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001f2c:	f000 fbf2 	bl	8002714 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f34:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4827      	ldr	r0, [pc, #156]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f3e:	f002 fe87 	bl	8004c50 <HAL_TIM_ConfigClockSource>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001f48:	f000 fbe4 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f4c:	4823      	ldr	r0, [pc, #140]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f4e:	f002 fc9b 	bl	8004888 <HAL_TIM_PWM_Init>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001f58:	f000 fbdc 	bl	8002714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f60:	2300      	movs	r3, #0
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f64:	f107 0320 	add.w	r3, r7, #32
 8001f68:	4619      	mov	r1, r3
 8001f6a:	481c      	ldr	r0, [pc, #112]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f6c:	f003 fa48 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001f76:	f000 fbcd 	bl	8002714 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f7a:	2360      	movs	r3, #96	; 0x60
 8001f7c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f8a:	1d3b      	adds	r3, r7, #4
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4812      	ldr	r0, [pc, #72]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001f92:	f002 fd9b 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001f9c:	f000 fbba 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	2204      	movs	r2, #4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	480d      	ldr	r0, [pc, #52]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001fa8:	f002 fd90 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001fb2:	f000 fbaf 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fb6:	1d3b      	adds	r3, r7, #4
 8001fb8:	2208      	movs	r2, #8
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4807      	ldr	r0, [pc, #28]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001fbe:	f002 fd85 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001fc8:	f000 fba4 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fcc:	4803      	ldr	r0, [pc, #12]	; (8001fdc <MX_TIM2_Init+0x114>)
 8001fce:	f000 fccd 	bl	800296c <HAL_TIM_MspPostInit>

}
 8001fd2:	bf00      	nop
 8001fd4:	3738      	adds	r7, #56	; 0x38
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000c70 	.word	0x20000c70

08001fe0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08e      	sub	sp, #56	; 0x38
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fe6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	605a      	str	r2, [r3, #4]
 8001ff0:	609a      	str	r2, [r3, #8]
 8001ff2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff4:	f107 0320 	add.w	r3, r7, #32
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ffe:	1d3b      	adds	r3, r7, #4
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
 800200c:	615a      	str	r2, [r3, #20]
 800200e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002010:	4b37      	ldr	r3, [pc, #220]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002012:	4a38      	ldr	r2, [pc, #224]	; (80020f4 <MX_TIM3_Init+0x114>)
 8002014:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 96-1;
 8002016:	4b36      	ldr	r3, [pc, #216]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002018:	225f      	movs	r2, #95	; 0x5f
 800201a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800201c:	4b34      	ldr	r3, [pc, #208]	; (80020f0 <MX_TIM3_Init+0x110>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8002022:	4b33      	ldr	r3, [pc, #204]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002024:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002028:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202a:	4b31      	ldr	r3, [pc, #196]	; (80020f0 <MX_TIM3_Init+0x110>)
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002030:	4b2f      	ldr	r3, [pc, #188]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002032:	2200      	movs	r2, #0
 8002034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002036:	482e      	ldr	r0, [pc, #184]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002038:	f002 fb6e 	bl	8004718 <HAL_TIM_Base_Init>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002042:	f000 fb67 	bl	8002714 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002046:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800204a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800204c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002050:	4619      	mov	r1, r3
 8002052:	4827      	ldr	r0, [pc, #156]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002054:	f002 fdfc 	bl	8004c50 <HAL_TIM_ConfigClockSource>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800205e:	f000 fb59 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002062:	4823      	ldr	r0, [pc, #140]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002064:	f002 fc10 	bl	8004888 <HAL_TIM_PWM_Init>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800206e:	f000 fb51 	bl	8002714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002072:	2300      	movs	r3, #0
 8002074:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002076:	2300      	movs	r3, #0
 8002078:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800207a:	f107 0320 	add.w	r3, r7, #32
 800207e:	4619      	mov	r1, r3
 8002080:	481b      	ldr	r0, [pc, #108]	; (80020f0 <MX_TIM3_Init+0x110>)
 8002082:	f003 f9bd 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800208c:	f000 fb42 	bl	8002714 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002090:	2360      	movs	r3, #96	; 0x60
 8002092:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002098:	2300      	movs	r3, #0
 800209a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	2204      	movs	r2, #4
 80020a4:	4619      	mov	r1, r3
 80020a6:	4812      	ldr	r0, [pc, #72]	; (80020f0 <MX_TIM3_Init+0x110>)
 80020a8:	f002 fd10 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80020b2:	f000 fb2f 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020b6:	1d3b      	adds	r3, r7, #4
 80020b8:	2208      	movs	r2, #8
 80020ba:	4619      	mov	r1, r3
 80020bc:	480c      	ldr	r0, [pc, #48]	; (80020f0 <MX_TIM3_Init+0x110>)
 80020be:	f002 fd05 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80020c8:	f000 fb24 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020cc:	1d3b      	adds	r3, r7, #4
 80020ce:	220c      	movs	r2, #12
 80020d0:	4619      	mov	r1, r3
 80020d2:	4807      	ldr	r0, [pc, #28]	; (80020f0 <MX_TIM3_Init+0x110>)
 80020d4:	f002 fcfa 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80020de:	f000 fb19 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80020e2:	4803      	ldr	r0, [pc, #12]	; (80020f0 <MX_TIM3_Init+0x110>)
 80020e4:	f000 fc42 	bl	800296c <HAL_TIM_MspPostInit>

}
 80020e8:	bf00      	nop
 80020ea:	3738      	adds	r7, #56	; 0x38
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000ac4 	.word	0x20000ac4
 80020f4:	40000400 	.word	0x40000400

080020f8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08e      	sub	sp, #56	; 0x38
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800210c:	f107 0320 	add.w	r3, r7, #32
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002116:	1d3b      	adds	r3, r7, #4
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
 8002124:	615a      	str	r2, [r3, #20]
 8002126:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002128:	4b2c      	ldr	r3, [pc, #176]	; (80021dc <MX_TIM4_Init+0xe4>)
 800212a:	4a2d      	ldr	r2, [pc, #180]	; (80021e0 <MX_TIM4_Init+0xe8>)
 800212c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 96-1;
 800212e:	4b2b      	ldr	r3, [pc, #172]	; (80021dc <MX_TIM4_Init+0xe4>)
 8002130:	225f      	movs	r2, #95	; 0x5f
 8002132:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002134:	4b29      	ldr	r3, [pc, #164]	; (80021dc <MX_TIM4_Init+0xe4>)
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20;
 800213a:	4b28      	ldr	r3, [pc, #160]	; (80021dc <MX_TIM4_Init+0xe4>)
 800213c:	2214      	movs	r2, #20
 800213e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002140:	4b26      	ldr	r3, [pc, #152]	; (80021dc <MX_TIM4_Init+0xe4>)
 8002142:	2200      	movs	r2, #0
 8002144:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002146:	4b25      	ldr	r3, [pc, #148]	; (80021dc <MX_TIM4_Init+0xe4>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800214c:	4823      	ldr	r0, [pc, #140]	; (80021dc <MX_TIM4_Init+0xe4>)
 800214e:	f002 fae3 	bl	8004718 <HAL_TIM_Base_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8002158:	f000 fadc 	bl	8002714 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800215c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002160:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002162:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002166:	4619      	mov	r1, r3
 8002168:	481c      	ldr	r0, [pc, #112]	; (80021dc <MX_TIM4_Init+0xe4>)
 800216a:	f002 fd71 	bl	8004c50 <HAL_TIM_ConfigClockSource>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002174:	f000 face 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002178:	4818      	ldr	r0, [pc, #96]	; (80021dc <MX_TIM4_Init+0xe4>)
 800217a:	f002 fb85 	bl	8004888 <HAL_TIM_PWM_Init>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002184:	f000 fac6 	bl	8002714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800218c:	2300      	movs	r3, #0
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002190:	f107 0320 	add.w	r3, r7, #32
 8002194:	4619      	mov	r1, r3
 8002196:	4811      	ldr	r0, [pc, #68]	; (80021dc <MX_TIM4_Init+0xe4>)
 8002198:	f003 f932 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 80021a2:	f000 fab7 	bl	8002714 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021a6:	2360      	movs	r3, #96	; 0x60
 80021a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021b6:	1d3b      	adds	r3, r7, #4
 80021b8:	2200      	movs	r2, #0
 80021ba:	4619      	mov	r1, r3
 80021bc:	4807      	ldr	r0, [pc, #28]	; (80021dc <MX_TIM4_Init+0xe4>)
 80021be:	f002 fc85 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80021c8:	f000 faa4 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80021cc:	4803      	ldr	r0, [pc, #12]	; (80021dc <MX_TIM4_Init+0xe4>)
 80021ce:	f000 fbcd 	bl	800296c <HAL_TIM_MspPostInit>

}
 80021d2:	bf00      	nop
 80021d4:	3738      	adds	r7, #56	; 0x38
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000a34 	.word	0x20000a34
 80021e0:	40000800 	.word	0x40000800

080021e4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ea:	f107 0308 	add.w	r3, r7, #8
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]
 80021f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f8:	463b      	mov	r3, r7
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002200:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <MX_TIM5_Init+0x94>)
 8002202:	4a1e      	ldr	r2, [pc, #120]	; (800227c <MX_TIM5_Init+0x98>)
 8002204:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 96-1;
 8002206:	4b1c      	ldr	r3, [pc, #112]	; (8002278 <MX_TIM5_Init+0x94>)
 8002208:	225f      	movs	r2, #95	; 0x5f
 800220a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800220c:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <MX_TIM5_Init+0x94>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2000-1;
 8002212:	4b19      	ldr	r3, [pc, #100]	; (8002278 <MX_TIM5_Init+0x94>)
 8002214:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002218:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800221a:	4b17      	ldr	r3, [pc, #92]	; (8002278 <MX_TIM5_Init+0x94>)
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002220:	4b15      	ldr	r3, [pc, #84]	; (8002278 <MX_TIM5_Init+0x94>)
 8002222:	2200      	movs	r2, #0
 8002224:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002226:	4814      	ldr	r0, [pc, #80]	; (8002278 <MX_TIM5_Init+0x94>)
 8002228:	f002 fa76 	bl	8004718 <HAL_TIM_Base_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002232:	f000 fa6f 	bl	8002714 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002236:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800223a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800223c:	f107 0308 	add.w	r3, r7, #8
 8002240:	4619      	mov	r1, r3
 8002242:	480d      	ldr	r0, [pc, #52]	; (8002278 <MX_TIM5_Init+0x94>)
 8002244:	f002 fd04 	bl	8004c50 <HAL_TIM_ConfigClockSource>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800224e:	f000 fa61 	bl	8002714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002252:	2300      	movs	r3, #0
 8002254:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002256:	2300      	movs	r3, #0
 8002258:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800225a:	463b      	mov	r3, r7
 800225c:	4619      	mov	r1, r3
 800225e:	4806      	ldr	r0, [pc, #24]	; (8002278 <MX_TIM5_Init+0x94>)
 8002260:	f003 f8ce 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800226a:	f000 fa53 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800226e:	bf00      	nop
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000a7c 	.word	0x20000a7c
 800227c:	40000c00 	.word	0x40000c00

08002280 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002286:	463b      	mov	r3, r7
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800228e:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <MX_TIM6_Init+0x64>)
 8002290:	4a15      	ldr	r2, [pc, #84]	; (80022e8 <MX_TIM6_Init+0x68>)
 8002292:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 8002294:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <MX_TIM6_Init+0x64>)
 8002296:	2231      	movs	r2, #49	; 0x31
 8002298:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229a:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <MX_TIM6_Init+0x64>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 80022a0:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <MX_TIM6_Init+0x64>)
 80022a2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80022a6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a8:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <MX_TIM6_Init+0x64>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022ae:	480d      	ldr	r0, [pc, #52]	; (80022e4 <MX_TIM6_Init+0x64>)
 80022b0:	f002 fa32 	bl	8004718 <HAL_TIM_Base_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80022ba:	f000 fa2b 	bl	8002714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022be:	2300      	movs	r3, #0
 80022c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c2:	2300      	movs	r3, #0
 80022c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022c6:	463b      	mov	r3, r7
 80022c8:	4619      	mov	r1, r3
 80022ca:	4806      	ldr	r0, [pc, #24]	; (80022e4 <MX_TIM6_Init+0x64>)
 80022cc:	f003 f898 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80022d6:	f000 fa1d 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000b54 	.word	0x20000b54
 80022e8:	40001000 	.word	0x40001000

080022ec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b086      	sub	sp, #24
 80022f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022f2:	f107 0308 	add.w	r3, r7, #8
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	605a      	str	r2, [r3, #4]
 80022fc:	609a      	str	r2, [r3, #8]
 80022fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002300:	463b      	mov	r3, r7
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002308:	4b1e      	ldr	r3, [pc, #120]	; (8002384 <MX_TIM8_Init+0x98>)
 800230a:	4a1f      	ldr	r2, [pc, #124]	; (8002388 <MX_TIM8_Init+0x9c>)
 800230c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800230e:	4b1d      	ldr	r3, [pc, #116]	; (8002384 <MX_TIM8_Init+0x98>)
 8002310:	2200      	movs	r2, #0
 8002312:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002314:	4b1b      	ldr	r3, [pc, #108]	; (8002384 <MX_TIM8_Init+0x98>)
 8002316:	2200      	movs	r2, #0
 8002318:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800231a:	4b1a      	ldr	r3, [pc, #104]	; (8002384 <MX_TIM8_Init+0x98>)
 800231c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002320:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002322:	4b18      	ldr	r3, [pc, #96]	; (8002384 <MX_TIM8_Init+0x98>)
 8002324:	2200      	movs	r2, #0
 8002326:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002328:	4b16      	ldr	r3, [pc, #88]	; (8002384 <MX_TIM8_Init+0x98>)
 800232a:	2200      	movs	r2, #0
 800232c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800232e:	4b15      	ldr	r3, [pc, #84]	; (8002384 <MX_TIM8_Init+0x98>)
 8002330:	2200      	movs	r2, #0
 8002332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002334:	4813      	ldr	r0, [pc, #76]	; (8002384 <MX_TIM8_Init+0x98>)
 8002336:	f002 f9ef 	bl	8004718 <HAL_TIM_Base_Init>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8002340:	f000 f9e8 	bl	8002714 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002348:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800234a:	f107 0308 	add.w	r3, r7, #8
 800234e:	4619      	mov	r1, r3
 8002350:	480c      	ldr	r0, [pc, #48]	; (8002384 <MX_TIM8_Init+0x98>)
 8002352:	f002 fc7d 	bl	8004c50 <HAL_TIM_ConfigClockSource>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 800235c:	f000 f9da 	bl	8002714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002360:	2300      	movs	r3, #0
 8002362:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002364:	2300      	movs	r3, #0
 8002366:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002368:	463b      	mov	r3, r7
 800236a:	4619      	mov	r1, r3
 800236c:	4805      	ldr	r0, [pc, #20]	; (8002384 <MX_TIM8_Init+0x98>)
 800236e:	f003 f847 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8002378:	f000 f9cc 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800237c:	bf00      	nop
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	200009ec 	.word	0x200009ec
 8002388:	40010400 	.word	0x40010400

0800238c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08c      	sub	sp, #48	; 0x30
 8002390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002392:	f107 0320 	add.w	r3, r7, #32
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023a0:	1d3b      	adds	r3, r7, #4
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	605a      	str	r2, [r3, #4]
 80023a8:	609a      	str	r2, [r3, #8]
 80023aa:	60da      	str	r2, [r3, #12]
 80023ac:	611a      	str	r2, [r3, #16]
 80023ae:	615a      	str	r2, [r3, #20]
 80023b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80023b2:	4b26      	ldr	r3, [pc, #152]	; (800244c <MX_TIM9_Init+0xc0>)
 80023b4:	4a26      	ldr	r2, [pc, #152]	; (8002450 <MX_TIM9_Init+0xc4>)
 80023b6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 500-1;
 80023b8:	4b24      	ldr	r3, [pc, #144]	; (800244c <MX_TIM9_Init+0xc0>)
 80023ba:	f240 12f3 	movw	r2, #499	; 0x1f3
 80023be:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c0:	4b22      	ldr	r3, [pc, #136]	; (800244c <MX_TIM9_Init+0xc0>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 2000-1;
 80023c6:	4b21      	ldr	r3, [pc, #132]	; (800244c <MX_TIM9_Init+0xc0>)
 80023c8:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80023cc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ce:	4b1f      	ldr	r3, [pc, #124]	; (800244c <MX_TIM9_Init+0xc0>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d4:	4b1d      	ldr	r3, [pc, #116]	; (800244c <MX_TIM9_Init+0xc0>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80023da:	481c      	ldr	r0, [pc, #112]	; (800244c <MX_TIM9_Init+0xc0>)
 80023dc:	f002 f99c 	bl	8004718 <HAL_TIM_Base_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM9_Init+0x5e>
  {
    Error_Handler();
 80023e6:	f000 f995 	bl	8002714 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ee:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80023f0:	f107 0320 	add.w	r3, r7, #32
 80023f4:	4619      	mov	r1, r3
 80023f6:	4815      	ldr	r0, [pc, #84]	; (800244c <MX_TIM9_Init+0xc0>)
 80023f8:	f002 fc2a 	bl	8004c50 <HAL_TIM_ConfigClockSource>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <MX_TIM9_Init+0x7a>
  {
    Error_Handler();
 8002402:	f000 f987 	bl	8002714 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002406:	4811      	ldr	r0, [pc, #68]	; (800244c <MX_TIM9_Init+0xc0>)
 8002408:	f002 fa3e 	bl	8004888 <HAL_TIM_PWM_Init>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8002412:	f000 f97f 	bl	8002714 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002416:	2360      	movs	r3, #96	; 0x60
 8002418:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	2200      	movs	r2, #0
 800242a:	4619      	mov	r1, r3
 800242c:	4807      	ldr	r0, [pc, #28]	; (800244c <MX_TIM9_Init+0xc0>)
 800242e:	f002 fb4d 	bl	8004acc <HAL_TIM_PWM_ConfigChannel>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 8002438:	f000 f96c 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800243c:	4803      	ldr	r0, [pc, #12]	; (800244c <MX_TIM9_Init+0xc0>)
 800243e:	f000 fa95 	bl	800296c <HAL_TIM_MspPostInit>

}
 8002442:	bf00      	nop
 8002444:	3730      	adds	r7, #48	; 0x30
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000be4 	.word	0x20000be4
 8002450:	40014000 	.word	0x40014000

08002454 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 800245a:	4a12      	ldr	r2, [pc, #72]	; (80024a4 <MX_USART2_UART_Init+0x50>)
 800245c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 8002460:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002464:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002466:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002472:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002478:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 800247a:	220c      	movs	r2, #12
 800247c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247e:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 8002486:	2200      	movs	r2, #0
 8002488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800248a:	4805      	ldr	r0, [pc, #20]	; (80024a0 <MX_USART2_UART_Init+0x4c>)
 800248c:	f003 f886 	bl	800559c <HAL_UART_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002496:	f000 f93d 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000cb8 	.word	0x20000cb8
 80024a4:	40004400 	.word	0x40004400

080024a8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80024ac:	4b11      	ldr	r3, [pc, #68]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024ae:	4a12      	ldr	r2, [pc, #72]	; (80024f8 <MX_USART6_UART_Init+0x50>)
 80024b0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80024b2:	4b10      	ldr	r3, [pc, #64]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024b8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80024ba:	4b0e      	ldr	r3, [pc, #56]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80024c6:	4b0b      	ldr	r3, [pc, #44]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80024cc:	4b09      	ldr	r3, [pc, #36]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024ce:	220c      	movs	r2, #12
 80024d0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024d2:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80024d8:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024da:	2200      	movs	r2, #0
 80024dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80024de:	4805      	ldr	r0, [pc, #20]	; (80024f4 <MX_USART6_UART_Init+0x4c>)
 80024e0:	f003 f85c 	bl	800559c <HAL_UART_Init>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80024ea:	f000 f913 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	20000c2c 	.word	0x20000c2c
 80024f8:	40011400 	.word	0x40011400

080024fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08c      	sub	sp, #48	; 0x30
 8002500:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002502:	f107 031c 	add.w	r3, r7, #28
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	605a      	str	r2, [r3, #4]
 800250c:	609a      	str	r2, [r3, #8]
 800250e:	60da      	str	r2, [r3, #12]
 8002510:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	61bb      	str	r3, [r7, #24]
 8002516:	4b79      	ldr	r3, [pc, #484]	; (80026fc <MX_GPIO_Init+0x200>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	4a78      	ldr	r2, [pc, #480]	; (80026fc <MX_GPIO_Init+0x200>)
 800251c:	f043 0310 	orr.w	r3, r3, #16
 8002520:	6313      	str	r3, [r2, #48]	; 0x30
 8002522:	4b76      	ldr	r3, [pc, #472]	; (80026fc <MX_GPIO_Init+0x200>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002526:	f003 0310 	and.w	r3, r3, #16
 800252a:	61bb      	str	r3, [r7, #24]
 800252c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800252e:	2300      	movs	r3, #0
 8002530:	617b      	str	r3, [r7, #20]
 8002532:	4b72      	ldr	r3, [pc, #456]	; (80026fc <MX_GPIO_Init+0x200>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	4a71      	ldr	r2, [pc, #452]	; (80026fc <MX_GPIO_Init+0x200>)
 8002538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800253c:	6313      	str	r3, [r2, #48]	; 0x30
 800253e:	4b6f      	ldr	r3, [pc, #444]	; (80026fc <MX_GPIO_Init+0x200>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
 800254e:	4b6b      	ldr	r3, [pc, #428]	; (80026fc <MX_GPIO_Init+0x200>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	4a6a      	ldr	r2, [pc, #424]	; (80026fc <MX_GPIO_Init+0x200>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	6313      	str	r3, [r2, #48]	; 0x30
 800255a:	4b68      	ldr	r3, [pc, #416]	; (80026fc <MX_GPIO_Init+0x200>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	613b      	str	r3, [r7, #16]
 8002564:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b64      	ldr	r3, [pc, #400]	; (80026fc <MX_GPIO_Init+0x200>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4a63      	ldr	r2, [pc, #396]	; (80026fc <MX_GPIO_Init+0x200>)
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b61      	ldr	r3, [pc, #388]	; (80026fc <MX_GPIO_Init+0x200>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	60bb      	str	r3, [r7, #8]
 8002586:	4b5d      	ldr	r3, [pc, #372]	; (80026fc <MX_GPIO_Init+0x200>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	4a5c      	ldr	r2, [pc, #368]	; (80026fc <MX_GPIO_Init+0x200>)
 800258c:	f043 0302 	orr.w	r3, r3, #2
 8002590:	6313      	str	r3, [r2, #48]	; 0x30
 8002592:	4b5a      	ldr	r3, [pc, #360]	; (80026fc <MX_GPIO_Init+0x200>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	607b      	str	r3, [r7, #4]
 80025a2:	4b56      	ldr	r3, [pc, #344]	; (80026fc <MX_GPIO_Init+0x200>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a55      	ldr	r2, [pc, #340]	; (80026fc <MX_GPIO_Init+0x200>)
 80025a8:	f043 0308 	orr.w	r3, r3, #8
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b53      	ldr	r3, [pc, #332]	; (80026fc <MX_GPIO_Init+0x200>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0308 	and.w	r3, r3, #8
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WiFi_OK_Pin|DC_Salon_1_Pin|DC_Salon_2_Pin|L_Porche_Pin
 80025ba:	2200      	movs	r2, #0
 80025bc:	f641 4131 	movw	r1, #7217	; 0x1c31
 80025c0:	484f      	ldr	r0, [pc, #316]	; (8002700 <MX_GPIO_Init+0x204>)
 80025c2:	f001 fc03 	bl	8003dcc <HAL_GPIO_WritePin>
                          |L_Tendedero_Pin|L_Garaje_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDR_Testigo_GPIO_Port, LDR_Testigo_Pin, GPIO_PIN_RESET);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2120      	movs	r1, #32
 80025ca:	484e      	ldr	r0, [pc, #312]	; (8002704 <MX_GPIO_Init+0x208>)
 80025cc:	f001 fbfe 	bl	8003dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DHT11_Pin|DHT22_Pin, GPIO_PIN_RESET);
 80025d0:	2200      	movs	r2, #0
 80025d2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80025d6:	484c      	ldr	r0, [pc, #304]	; (8002708 <MX_GPIO_Init+0x20c>)
 80025d8:	f001 fbf8 	bl	8003dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, L_Jardin_Pin|L_Oficina_Pin|L_Derecha_Pin|GPIO_PIN_3
 80025dc:	2200      	movs	r2, #0
 80025de:	21ff      	movs	r1, #255	; 0xff
 80025e0:	484a      	ldr	r0, [pc, #296]	; (800270c <MX_GPIO_Init+0x210>)
 80025e2:	f001 fbf3 	bl	8003dcc <HAL_GPIO_WritePin>
                          |L_Domitorio_Pin|L_Espejo_Pin|L_Bano_Pin|L_Fregadero_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L_Cocina_Pin|L_Recibidor_Pin|L_Ambiente_Pin|L_Comedor_Pin
 80025e6:	2200      	movs	r2, #0
 80025e8:	21f8      	movs	r1, #248	; 0xf8
 80025ea:	4849      	ldr	r0, [pc, #292]	; (8002710 <MX_GPIO_Init+0x214>)
 80025ec:	f001 fbee 	bl	8003dcc <HAL_GPIO_WritePin>
                          |L_Sala_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : B_Stop_Pin Fin_Servo_Pin */
  GPIO_InitStruct.Pin = B_Stop_Pin|Fin_Servo_Pin;
 80025f0:	2314      	movs	r3, #20
 80025f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025f4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80025f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025fe:	f107 031c 	add.w	r3, r7, #28
 8002602:	4619      	mov	r1, r3
 8002604:	4840      	ldr	r0, [pc, #256]	; (8002708 <MX_GPIO_Init+0x20c>)
 8002606:	f001 fa2d 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : S_Int_Pin B_Timbre_Pin S_Ext_Pin */
  GPIO_InitStruct.Pin = S_Int_Pin|B_Timbre_Pin|S_Ext_Pin;
 800260a:	230b      	movs	r3, #11
 800260c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800260e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002612:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002614:	2301      	movs	r3, #1
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002618:	f107 031c 	add.w	r3, r7, #28
 800261c:	4619      	mov	r1, r3
 800261e:	483a      	ldr	r0, [pc, #232]	; (8002708 <MX_GPIO_Init+0x20c>)
 8002620:	f001 fa20 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : WiFi_OK_Pin DC_Salon_1_Pin DC_Salon_2_Pin L_Porche_Pin
                           L_Tendedero_Pin L_Garaje_Pin */
  GPIO_InitStruct.Pin = WiFi_OK_Pin|DC_Salon_1_Pin|DC_Salon_2_Pin|L_Porche_Pin
 8002624:	f641 4331 	movw	r3, #7217	; 0x1c31
 8002628:	61fb      	str	r3, [r7, #28]
                          |L_Tendedero_Pin|L_Garaje_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262a:	2301      	movs	r3, #1
 800262c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002632:	2300      	movs	r3, #0
 8002634:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002636:	f107 031c 	add.w	r3, r7, #28
 800263a:	4619      	mov	r1, r3
 800263c:	4830      	ldr	r0, [pc, #192]	; (8002700 <MX_GPIO_Init+0x204>)
 800263e:	f001 fa11 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LDR_Testigo_Pin */
  GPIO_InitStruct.Pin = LDR_Testigo_Pin;
 8002642:	2320      	movs	r3, #32
 8002644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002646:	2301      	movs	r3, #1
 8002648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264a:	2300      	movs	r3, #0
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264e:	2300      	movs	r3, #0
 8002650:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LDR_Testigo_GPIO_Port, &GPIO_InitStruct);
 8002652:	f107 031c 	add.w	r3, r7, #28
 8002656:	4619      	mov	r1, r3
 8002658:	482a      	ldr	r0, [pc, #168]	; (8002704 <MX_GPIO_Init+0x208>)
 800265a:	f001 fa03 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT11_Pin DHT22_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin|DHT22_Pin;
 800265e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002662:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002664:	2301      	movs	r3, #1
 8002666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002668:	2300      	movs	r3, #0
 800266a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266c:	2300      	movs	r3, #0
 800266e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002670:	f107 031c 	add.w	r3, r7, #28
 8002674:	4619      	mov	r1, r3
 8002676:	4824      	ldr	r0, [pc, #144]	; (8002708 <MX_GPIO_Init+0x20c>)
 8002678:	f001 f9f4 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_Jardin_Pin L_Oficina_Pin L_Derecha_Pin PD3
                           L_Domitorio_Pin L_Espejo_Pin L_Bano_Pin L_Fregadero_Pin */
  GPIO_InitStruct.Pin = L_Jardin_Pin|L_Oficina_Pin|L_Derecha_Pin|GPIO_PIN_3
 800267c:	23ff      	movs	r3, #255	; 0xff
 800267e:	61fb      	str	r3, [r7, #28]
                          |L_Domitorio_Pin|L_Espejo_Pin|L_Bano_Pin|L_Fregadero_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002680:	2301      	movs	r3, #1
 8002682:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002684:	2300      	movs	r3, #0
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002688:	2300      	movs	r3, #0
 800268a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800268c:	f107 031c 	add.w	r3, r7, #28
 8002690:	4619      	mov	r1, r3
 8002692:	481e      	ldr	r0, [pc, #120]	; (800270c <MX_GPIO_Init+0x210>)
 8002694:	f001 f9e6 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_Cocina_Pin L_Recibidor_Pin L_Ambiente_Pin L_Comedor_Pin
                           L_Sala_Pin */
  GPIO_InitStruct.Pin = L_Cocina_Pin|L_Recibidor_Pin|L_Ambiente_Pin|L_Comedor_Pin
 8002698:	23f8      	movs	r3, #248	; 0xf8
 800269a:	61fb      	str	r3, [r7, #28]
                          |L_Sala_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800269c:	2301      	movs	r3, #1
 800269e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a4:	2300      	movs	r3, #0
 80026a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a8:	f107 031c 	add.w	r3, r7, #28
 80026ac:	4619      	mov	r1, r3
 80026ae:	4818      	ldr	r0, [pc, #96]	; (8002710 <MX_GPIO_Init+0x214>)
 80026b0:	f001 f9d8 	bl	8003a64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80026b4:	2200      	movs	r2, #0
 80026b6:	2100      	movs	r1, #0
 80026b8:	2006      	movs	r0, #6
 80026ba:	f001 f90a 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80026be:	2006      	movs	r0, #6
 80026c0:	f001 f923 	bl	800390a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80026c4:	2200      	movs	r2, #0
 80026c6:	2100      	movs	r1, #0
 80026c8:	2007      	movs	r0, #7
 80026ca:	f001 f902 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80026ce:	2007      	movs	r0, #7
 80026d0:	f001 f91b 	bl	800390a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80026d4:	2200      	movs	r2, #0
 80026d6:	2100      	movs	r1, #0
 80026d8:	2009      	movs	r0, #9
 80026da:	f001 f8fa 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80026de:	2009      	movs	r0, #9
 80026e0:	f001 f913 	bl	800390a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80026e4:	2200      	movs	r2, #0
 80026e6:	2100      	movs	r1, #0
 80026e8:	200a      	movs	r0, #10
 80026ea:	f001 f8f2 	bl	80038d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80026ee:	200a      	movs	r0, #10
 80026f0:	f001 f90b 	bl	800390a <HAL_NVIC_EnableIRQ>

}
 80026f4:	bf00      	nop
 80026f6:	3730      	adds	r7, #48	; 0x30
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40023800 	.word	0x40023800
 8002700:	40020800 	.word	0x40020800
 8002704:	40020000 	.word	0x40020000
 8002708:	40021000 	.word	0x40021000
 800270c:	40020c00 	.word	0x40020c00
 8002710:	40020400 	.word	0x40020400

08002714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002718:	b672      	cpsid	i
}
 800271a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800271c:	e7fe      	b.n	800271c <Error_Handler+0x8>
	...

08002720 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	607b      	str	r3, [r7, #4]
 800272a:	4b10      	ldr	r3, [pc, #64]	; (800276c <HAL_MspInit+0x4c>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	4a0f      	ldr	r2, [pc, #60]	; (800276c <HAL_MspInit+0x4c>)
 8002730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002734:	6453      	str	r3, [r2, #68]	; 0x44
 8002736:	4b0d      	ldr	r3, [pc, #52]	; (800276c <HAL_MspInit+0x4c>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800273e:	607b      	str	r3, [r7, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	603b      	str	r3, [r7, #0]
 8002746:	4b09      	ldr	r3, [pc, #36]	; (800276c <HAL_MspInit+0x4c>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	4a08      	ldr	r2, [pc, #32]	; (800276c <HAL_MspInit+0x4c>)
 800274c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002750:	6413      	str	r3, [r2, #64]	; 0x40
 8002752:	4b06      	ldr	r3, [pc, #24]	; (800276c <HAL_MspInit+0x4c>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275a:	603b      	str	r3, [r7, #0]
 800275c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800275e:	2007      	movs	r0, #7
 8002760:	f001 f8ac 	bl	80038bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002764:	bf00      	nop
 8002766:	3708      	adds	r7, #8
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40023800 	.word	0x40023800

08002770 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08a      	sub	sp, #40	; 0x28
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a17      	ldr	r2, [pc, #92]	; (80027ec <HAL_ADC_MspInit+0x7c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d127      	bne.n	80027e2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002792:	2300      	movs	r3, #0
 8002794:	613b      	str	r3, [r7, #16]
 8002796:	4b16      	ldr	r3, [pc, #88]	; (80027f0 <HAL_ADC_MspInit+0x80>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279a:	4a15      	ldr	r2, [pc, #84]	; (80027f0 <HAL_ADC_MspInit+0x80>)
 800279c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027a0:	6453      	str	r3, [r2, #68]	; 0x44
 80027a2:	4b13      	ldr	r3, [pc, #76]	; (80027f0 <HAL_ADC_MspInit+0x80>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027aa:	613b      	str	r3, [r7, #16]
 80027ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	60fb      	str	r3, [r7, #12]
 80027b2:	4b0f      	ldr	r3, [pc, #60]	; (80027f0 <HAL_ADC_MspInit+0x80>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	4a0e      	ldr	r2, [pc, #56]	; (80027f0 <HAL_ADC_MspInit+0x80>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6313      	str	r3, [r2, #48]	; 0x30
 80027be:	4b0c      	ldr	r3, [pc, #48]	; (80027f0 <HAL_ADC_MspInit+0x80>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027ca:	2310      	movs	r3, #16
 80027cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027ce:	2303      	movs	r3, #3
 80027d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d6:	f107 0314 	add.w	r3, r7, #20
 80027da:	4619      	mov	r1, r3
 80027dc:	4805      	ldr	r0, [pc, #20]	; (80027f4 <HAL_ADC_MspInit+0x84>)
 80027de:	f001 f941 	bl	8003a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027e2:	bf00      	nop
 80027e4:	3728      	adds	r7, #40	; 0x28
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40012000 	.word	0x40012000
 80027f0:	40023800 	.word	0x40023800
 80027f4:	40020000 	.word	0x40020000

080027f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b08b      	sub	sp, #44	; 0x2c
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a51      	ldr	r2, [pc, #324]	; (800294c <HAL_TIM_Base_MspInit+0x154>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d10e      	bne.n	8002828 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
 800280e:	4b50      	ldr	r3, [pc, #320]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a4f      	ldr	r2, [pc, #316]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b4d      	ldr	r3, [pc, #308]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	627b      	str	r3, [r7, #36]	; 0x24
 8002824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002826:	e08a      	b.n	800293e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM2)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002830:	d10e      	bne.n	8002850 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	623b      	str	r3, [r7, #32]
 8002836:	4b46      	ldr	r3, [pc, #280]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	4a45      	ldr	r2, [pc, #276]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 800283c:	f043 0301 	orr.w	r3, r3, #1
 8002840:	6413      	str	r3, [r2, #64]	; 0x40
 8002842:	4b43      	ldr	r3, [pc, #268]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	623b      	str	r3, [r7, #32]
 800284c:	6a3b      	ldr	r3, [r7, #32]
}
 800284e:	e076      	b.n	800293e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM3)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a3f      	ldr	r2, [pc, #252]	; (8002954 <HAL_TIM_Base_MspInit+0x15c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d10e      	bne.n	8002878 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	61fb      	str	r3, [r7, #28]
 800285e:	4b3c      	ldr	r3, [pc, #240]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	4a3b      	ldr	r2, [pc, #236]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002864:	f043 0302 	orr.w	r3, r3, #2
 8002868:	6413      	str	r3, [r2, #64]	; 0x40
 800286a:	4b39      	ldr	r3, [pc, #228]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	61fb      	str	r3, [r7, #28]
 8002874:	69fb      	ldr	r3, [r7, #28]
}
 8002876:	e062      	b.n	800293e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM4)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a36      	ldr	r2, [pc, #216]	; (8002958 <HAL_TIM_Base_MspInit+0x160>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d10e      	bne.n	80028a0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	4b32      	ldr	r3, [pc, #200]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	4a31      	ldr	r2, [pc, #196]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 800288c:	f043 0304 	orr.w	r3, r3, #4
 8002890:	6413      	str	r3, [r2, #64]	; 0x40
 8002892:	4b2f      	ldr	r3, [pc, #188]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	f003 0304 	and.w	r3, r3, #4
 800289a:	61bb      	str	r3, [r7, #24]
 800289c:	69bb      	ldr	r3, [r7, #24]
}
 800289e:	e04e      	b.n	800293e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM5)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a2d      	ldr	r2, [pc, #180]	; (800295c <HAL_TIM_Base_MspInit+0x164>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d10e      	bne.n	80028c8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	4b28      	ldr	r3, [pc, #160]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	4a27      	ldr	r2, [pc, #156]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 80028b4:	f043 0308 	orr.w	r3, r3, #8
 80028b8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ba:	4b25      	ldr	r3, [pc, #148]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	f003 0308 	and.w	r3, r3, #8
 80028c2:	617b      	str	r3, [r7, #20]
 80028c4:	697b      	ldr	r3, [r7, #20]
}
 80028c6:	e03a      	b.n	800293e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM6)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a24      	ldr	r2, [pc, #144]	; (8002960 <HAL_TIM_Base_MspInit+0x168>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d10e      	bne.n	80028f0 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	4b1e      	ldr	r3, [pc, #120]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	4a1d      	ldr	r2, [pc, #116]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 80028dc:	f043 0310 	orr.w	r3, r3, #16
 80028e0:	6413      	str	r3, [r2, #64]	; 0x40
 80028e2:	4b1b      	ldr	r3, [pc, #108]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f003 0310 	and.w	r3, r3, #16
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	693b      	ldr	r3, [r7, #16]
}
 80028ee:	e026      	b.n	800293e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM8)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a1b      	ldr	r2, [pc, #108]	; (8002964 <HAL_TIM_Base_MspInit+0x16c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d10e      	bne.n	8002918 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	4b14      	ldr	r3, [pc, #80]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002902:	4a13      	ldr	r2, [pc, #76]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002904:	f043 0302 	orr.w	r3, r3, #2
 8002908:	6453      	str	r3, [r2, #68]	; 0x44
 800290a:	4b11      	ldr	r3, [pc, #68]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]
}
 8002916:	e012      	b.n	800293e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM9)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a12      	ldr	r2, [pc, #72]	; (8002968 <HAL_TIM_Base_MspInit+0x170>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d10d      	bne.n	800293e <HAL_TIM_Base_MspInit+0x146>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292a:	4a09      	ldr	r2, [pc, #36]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 800292c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002930:	6453      	str	r3, [r2, #68]	; 0x44
 8002932:	4b07      	ldr	r3, [pc, #28]	; (8002950 <HAL_TIM_Base_MspInit+0x158>)
 8002934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	68bb      	ldr	r3, [r7, #8]
}
 800293e:	bf00      	nop
 8002940:	372c      	adds	r7, #44	; 0x2c
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	40010000 	.word	0x40010000
 8002950:	40023800 	.word	0x40023800
 8002954:	40000400 	.word	0x40000400
 8002958:	40000800 	.word	0x40000800
 800295c:	40000c00 	.word	0x40000c00
 8002960:	40001000 	.word	0x40001000
 8002964:	40010400 	.word	0x40010400
 8002968:	40014000 	.word	0x40014000

0800296c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08e      	sub	sp, #56	; 0x38
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002974:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	60da      	str	r2, [r3, #12]
 8002982:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a7a      	ldr	r2, [pc, #488]	; (8002b74 <HAL_TIM_MspPostInit+0x208>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d11f      	bne.n	80029ce <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	623b      	str	r3, [r7, #32]
 8002992:	4b79      	ldr	r3, [pc, #484]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	4a78      	ldr	r2, [pc, #480]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	6313      	str	r3, [r2, #48]	; 0x30
 800299e:	4b76      	ldr	r3, [pc, #472]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	623b      	str	r3, [r7, #32]
 80029a8:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = L_GamingG_Pin|L_GamingR_Pin|L_GamingB_Pin;
 80029aa:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b0:	2302      	movs	r3, #2
 80029b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b8:	2300      	movs	r3, #0
 80029ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029bc:	2301      	movs	r3, #1
 80029be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c4:	4619      	mov	r1, r3
 80029c6:	486d      	ldr	r0, [pc, #436]	; (8002b7c <HAL_TIM_MspPostInit+0x210>)
 80029c8:	f001 f84c 	bl	8003a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80029cc:	e0cd      	b.n	8002b6a <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM2)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d6:	d13d      	bne.n	8002a54 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
 80029dc:	4b66      	ldr	r3, [pc, #408]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 80029de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e0:	4a65      	ldr	r2, [pc, #404]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	6313      	str	r3, [r2, #48]	; 0x30
 80029e8:	4b63      	ldr	r3, [pc, #396]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 80029ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	61fb      	str	r3, [r7, #28]
 80029f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
 80029f8:	4b5f      	ldr	r3, [pc, #380]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 80029fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fc:	4a5e      	ldr	r2, [pc, #376]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 80029fe:	f043 0302 	orr.w	r3, r3, #2
 8002a02:	6313      	str	r3, [r2, #48]	; 0x30
 8002a04:	4b5c      	ldr	r3, [pc, #368]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	61bb      	str	r3, [r7, #24]
 8002a0e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = S_Parcela_Pin|S_Garaje_Pin;
 8002a10:	2303      	movs	r3, #3
 8002a12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a14:	2302      	movs	r3, #2
 8002a16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a20:	2301      	movs	r3, #1
 8002a22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4854      	ldr	r0, [pc, #336]	; (8002b7c <HAL_TIM_MspPostInit+0x210>)
 8002a2c:	f001 f81a 	bl	8003a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S_Tendedero_Pin;
 8002a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a36:	2302      	movs	r3, #2
 8002a38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a42:	2301      	movs	r3, #1
 8002a44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(S_Tendedero_GPIO_Port, &GPIO_InitStruct);
 8002a46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	484c      	ldr	r0, [pc, #304]	; (8002b80 <HAL_TIM_MspPostInit+0x214>)
 8002a4e:	f001 f809 	bl	8003a64 <HAL_GPIO_Init>
}
 8002a52:	e08a      	b.n	8002b6a <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM3)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a4a      	ldr	r2, [pc, #296]	; (8002b84 <HAL_TIM_MspPostInit+0x218>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d13d      	bne.n	8002ada <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	4b45      	ldr	r3, [pc, #276]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	4a44      	ldr	r2, [pc, #272]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6e:	4b42      	ldr	r3, [pc, #264]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
 8002a7e:	4b3e      	ldr	r3, [pc, #248]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a82:	4a3d      	ldr	r2, [pc, #244]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002a84:	f043 0304 	orr.w	r3, r3, #4
 8002a88:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8a:	4b3b      	ldr	r3, [pc, #236]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = S_Dormitorio_Pin;
 8002a96:	2380      	movs	r3, #128	; 0x80
 8002a98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(S_Dormitorio_GPIO_Port, &GPIO_InitStruct);
 8002aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4832      	ldr	r0, [pc, #200]	; (8002b7c <HAL_TIM_MspPostInit+0x210>)
 8002ab2:	f000 ffd7 	bl	8003a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S_Oficina_Pin|S_Salon_Pin;
 8002ab6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002aba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002abc:	2302      	movs	r3, #2
 8002abe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ac8:	2302      	movs	r3, #2
 8002aca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	482d      	ldr	r0, [pc, #180]	; (8002b88 <HAL_TIM_MspPostInit+0x21c>)
 8002ad4:	f000 ffc6 	bl	8003a64 <HAL_GPIO_Init>
}
 8002ad8:	e047      	b.n	8002b6a <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM4)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a2b      	ldr	r2, [pc, #172]	; (8002b8c <HAL_TIM_MspPostInit+0x220>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d11f      	bne.n	8002b24 <HAL_TIM_MspPostInit+0x1b8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	4b23      	ldr	r3, [pc, #140]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aec:	4a22      	ldr	r2, [pc, #136]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002aee:	f043 0308 	orr.w	r3, r3, #8
 8002af2:	6313      	str	r3, [r2, #48]	; 0x30
 8002af4:	4b20      	ldr	r3, [pc, #128]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af8:	f003 0308 	and.w	r3, r3, #8
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Z_Timbre_Pin;
 8002b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b06:	2302      	movs	r3, #2
 8002b08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b12:	2302      	movs	r3, #2
 8002b14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Z_Timbre_GPIO_Port, &GPIO_InitStruct);
 8002b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	481c      	ldr	r0, [pc, #112]	; (8002b90 <HAL_TIM_MspPostInit+0x224>)
 8002b1e:	f000 ffa1 	bl	8003a64 <HAL_GPIO_Init>
}
 8002b22:	e022      	b.n	8002b6a <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM9)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a1a      	ldr	r2, [pc, #104]	; (8002b94 <HAL_TIM_MspPostInit+0x228>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d11d      	bne.n	8002b6a <HAL_TIM_MspPostInit+0x1fe>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	4b11      	ldr	r3, [pc, #68]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	4a10      	ldr	r2, [pc, #64]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002b38:	f043 0310 	orr.w	r3, r3, #16
 8002b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3e:	4b0e      	ldr	r3, [pc, #56]	; (8002b78 <HAL_TIM_MspPostInit+0x20c>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	f003 0310 	and.w	r3, r3, #16
 8002b46:	60bb      	str	r3, [r7, #8]
 8002b48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b4a:	2320      	movs	r3, #32
 8002b4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b52:	2300      	movs	r3, #0
 8002b54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b56:	2300      	movs	r3, #0
 8002b58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b62:	4619      	mov	r1, r3
 8002b64:	480c      	ldr	r0, [pc, #48]	; (8002b98 <HAL_TIM_MspPostInit+0x22c>)
 8002b66:	f000 ff7d 	bl	8003a64 <HAL_GPIO_Init>
}
 8002b6a:	bf00      	nop
 8002b6c:	3738      	adds	r7, #56	; 0x38
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40010000 	.word	0x40010000
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	40020000 	.word	0x40020000
 8002b80:	40020400 	.word	0x40020400
 8002b84:	40000400 	.word	0x40000400
 8002b88:	40020800 	.word	0x40020800
 8002b8c:	40000800 	.word	0x40000800
 8002b90:	40020c00 	.word	0x40020c00
 8002b94:	40014000 	.word	0x40014000
 8002b98:	40021000 	.word	0x40021000

08002b9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08c      	sub	sp, #48	; 0x30
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ba4:	f107 031c 	add.w	r3, r7, #28
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	605a      	str	r2, [r3, #4]
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	60da      	str	r2, [r3, #12]
 8002bb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a3a      	ldr	r2, [pc, #232]	; (8002ca4 <HAL_UART_MspInit+0x108>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d134      	bne.n	8002c28 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	4b39      	ldr	r3, [pc, #228]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	4a38      	ldr	r2, [pc, #224]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002bc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bce:	4b36      	ldr	r3, [pc, #216]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd6:	61bb      	str	r3, [r7, #24]
 8002bd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
 8002bde:	4b32      	ldr	r3, [pc, #200]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	4a31      	ldr	r2, [pc, #196]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002be4:	f043 0301 	orr.w	r3, r3, #1
 8002be8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bea:	4b2f      	ldr	r3, [pc, #188]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002bf6:	230c      	movs	r3, #12
 8002bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c02:	2303      	movs	r3, #3
 8002c04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c06:	2307      	movs	r3, #7
 8002c08:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0a:	f107 031c 	add.w	r3, r7, #28
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4826      	ldr	r0, [pc, #152]	; (8002cac <HAL_UART_MspInit+0x110>)
 8002c12:	f000 ff27 	bl	8003a64 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002c16:	2200      	movs	r2, #0
 8002c18:	2100      	movs	r1, #0
 8002c1a:	2026      	movs	r0, #38	; 0x26
 8002c1c:	f000 fe59 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c20:	2026      	movs	r0, #38	; 0x26
 8002c22:	f000 fe72 	bl	800390a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002c26:	e038      	b.n	8002c9a <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a20      	ldr	r2, [pc, #128]	; (8002cb0 <HAL_UART_MspInit+0x114>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d133      	bne.n	8002c9a <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	613b      	str	r3, [r7, #16]
 8002c36:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3a:	4a1b      	ldr	r2, [pc, #108]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002c3c:	f043 0320 	orr.w	r3, r3, #32
 8002c40:	6453      	str	r3, [r2, #68]	; 0x44
 8002c42:	4b19      	ldr	r3, [pc, #100]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	f003 0320 	and.w	r3, r3, #32
 8002c4a:	613b      	str	r3, [r7, #16]
 8002c4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	4b15      	ldr	r3, [pc, #84]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c56:	4a14      	ldr	r2, [pc, #80]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002c58:	f043 0304 	orr.w	r3, r3, #4
 8002c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5e:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <HAL_UART_MspInit+0x10c>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c62:	f003 0304 	and.w	r3, r3, #4
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c6a:	23c0      	movs	r3, #192	; 0xc0
 8002c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	2300      	movs	r3, #0
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c76:	2303      	movs	r3, #3
 8002c78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002c7a:	2308      	movs	r3, #8
 8002c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c7e:	f107 031c 	add.w	r3, r7, #28
 8002c82:	4619      	mov	r1, r3
 8002c84:	480b      	ldr	r0, [pc, #44]	; (8002cb4 <HAL_UART_MspInit+0x118>)
 8002c86:	f000 feed 	bl	8003a64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	2047      	movs	r0, #71	; 0x47
 8002c90:	f000 fe1f 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002c94:	2047      	movs	r0, #71	; 0x47
 8002c96:	f000 fe38 	bl	800390a <HAL_NVIC_EnableIRQ>
}
 8002c9a:	bf00      	nop
 8002c9c:	3730      	adds	r7, #48	; 0x30
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40004400 	.word	0x40004400
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40020000 	.word	0x40020000
 8002cb0:	40011400 	.word	0x40011400
 8002cb4:	40020800 	.word	0x40020800

08002cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cbc:	e7fe      	b.n	8002cbc <NMI_Handler+0x4>

08002cbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cc2:	e7fe      	b.n	8002cc2 <HardFault_Handler+0x4>

08002cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cc8:	e7fe      	b.n	8002cc8 <MemManage_Handler+0x4>

08002cca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cce:	e7fe      	b.n	8002cce <BusFault_Handler+0x4>

08002cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cd4:	e7fe      	b.n	8002cd4 <UsageFault_Handler+0x4>

08002cd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d04:	f000 f8fa 	bl	8002efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d08:	bf00      	nop
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002d10:	2001      	movs	r0, #1
 8002d12:	f001 f875 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002d16:	bf00      	nop
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002d1e:	2002      	movs	r0, #2
 8002d20:	f001 f86e 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002d24:	bf00      	nop
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002d2c:	2008      	movs	r0, #8
 8002d2e:	f001 f867 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002d3a:	2010      	movs	r0, #16
 8002d3c:	f001 f860 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UART_isr(&huart2);
 8002d48:	4803      	ldr	r0, [pc, #12]	; (8002d58 <USART2_IRQHandler+0x14>)
 8002d4a:	f7fe fb3d 	bl	80013c8 <UART_isr>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d4e:	4802      	ldr	r0, [pc, #8]	; (8002d58 <USART2_IRQHandler+0x14>)
 8002d50:	f002 fda6 	bl	80058a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d54:	bf00      	nop
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	20000cb8 	.word	0x20000cb8

08002d5c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	UART_isr(&huart6);
 8002d60:	4803      	ldr	r0, [pc, #12]	; (8002d70 <USART6_IRQHandler+0x14>)
 8002d62:	f7fe fb31 	bl	80013c8 <UART_isr>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002d66:	4802      	ldr	r0, [pc, #8]	; (8002d70 <USART6_IRQHandler+0x14>)
 8002d68:	f002 fd9a 	bl	80058a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002d6c:	bf00      	nop
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	20000c2c 	.word	0x20000c2c

08002d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d7c:	4a14      	ldr	r2, [pc, #80]	; (8002dd0 <_sbrk+0x5c>)
 8002d7e:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <_sbrk+0x60>)
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d88:	4b13      	ldr	r3, [pc, #76]	; (8002dd8 <_sbrk+0x64>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d102      	bne.n	8002d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d90:	4b11      	ldr	r3, [pc, #68]	; (8002dd8 <_sbrk+0x64>)
 8002d92:	4a12      	ldr	r2, [pc, #72]	; (8002ddc <_sbrk+0x68>)
 8002d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d96:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <_sbrk+0x64>)
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d207      	bcs.n	8002db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002da4:	f003 fc04 	bl	80065b0 <__errno>
 8002da8:	4603      	mov	r3, r0
 8002daa:	220c      	movs	r2, #12
 8002dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dae:	f04f 33ff 	mov.w	r3, #4294967295
 8002db2:	e009      	b.n	8002dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002db4:	4b08      	ldr	r3, [pc, #32]	; (8002dd8 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dba:	4b07      	ldr	r3, [pc, #28]	; (8002dd8 <_sbrk+0x64>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	4a05      	ldr	r2, [pc, #20]	; (8002dd8 <_sbrk+0x64>)
 8002dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20020000 	.word	0x20020000
 8002dd4:	00000400 	.word	0x00000400
 8002dd8:	200008c8 	.word	0x200008c8
 8002ddc:	20000d10 	.word	0x20000d10

08002de0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002de4:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <SystemInit+0x20>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	4a05      	ldr	r2, [pc, #20]	; (8002e00 <SystemInit+0x20>)
 8002dec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002df0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002df4:	bf00      	nop
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e08:	480d      	ldr	r0, [pc, #52]	; (8002e40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e0a:	490e      	ldr	r1, [pc, #56]	; (8002e44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e0c:	4a0e      	ldr	r2, [pc, #56]	; (8002e48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e10:	e002      	b.n	8002e18 <LoopCopyDataInit>

08002e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e16:	3304      	adds	r3, #4

08002e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e1c:	d3f9      	bcc.n	8002e12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e1e:	4a0b      	ldr	r2, [pc, #44]	; (8002e4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e20:	4c0b      	ldr	r4, [pc, #44]	; (8002e50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e24:	e001      	b.n	8002e2a <LoopFillZerobss>

08002e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e28:	3204      	adds	r2, #4

08002e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e2c:	d3fb      	bcc.n	8002e26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e2e:	f7ff ffd7 	bl	8002de0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e32:	f003 fbc3 	bl	80065bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e36:	f7fe fd1f 	bl	8001878 <main>
  bx  lr    
 8002e3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e44:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002e48:	08007604 	.word	0x08007604
  ldr r2, =_sbss
 8002e4c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002e50:	20000d10 	.word	0x20000d10

08002e54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e54:	e7fe      	b.n	8002e54 <ADC_IRQHandler>
	...

08002e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e5c:	4b0e      	ldr	r3, [pc, #56]	; (8002e98 <HAL_Init+0x40>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a0d      	ldr	r2, [pc, #52]	; (8002e98 <HAL_Init+0x40>)
 8002e62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e68:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <HAL_Init+0x40>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a0a      	ldr	r2, [pc, #40]	; (8002e98 <HAL_Init+0x40>)
 8002e6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e74:	4b08      	ldr	r3, [pc, #32]	; (8002e98 <HAL_Init+0x40>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a07      	ldr	r2, [pc, #28]	; (8002e98 <HAL_Init+0x40>)
 8002e7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e80:	2003      	movs	r0, #3
 8002e82:	f000 fd1b 	bl	80038bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e86:	2000      	movs	r0, #0
 8002e88:	f000 f808 	bl	8002e9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e8c:	f7ff fc48 	bl	8002720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40023c00 	.word	0x40023c00

08002e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ea4:	4b12      	ldr	r3, [pc, #72]	; (8002ef0 <HAL_InitTick+0x54>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_InitTick+0x58>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	4619      	mov	r1, r3
 8002eae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f000 fd33 	bl	8003926 <HAL_SYSTICK_Config>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e00e      	b.n	8002ee8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b0f      	cmp	r3, #15
 8002ece:	d80a      	bhi.n	8002ee6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed8:	f000 fcfb 	bl	80038d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002edc:	4a06      	ldr	r2, [pc, #24]	; (8002ef8 <HAL_InitTick+0x5c>)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	e000      	b.n	8002ee8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000000 	.word	0x20000000
 8002ef4:	20000008 	.word	0x20000008
 8002ef8:	20000004 	.word	0x20000004

08002efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f00:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <HAL_IncTick+0x20>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <HAL_IncTick+0x24>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	4a04      	ldr	r2, [pc, #16]	; (8002f20 <HAL_IncTick+0x24>)
 8002f0e:	6013      	str	r3, [r2, #0]
}
 8002f10:	bf00      	nop
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	20000008 	.word	0x20000008
 8002f20:	20000cfc 	.word	0x20000cfc

08002f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  return uwTick;
 8002f28:	4b03      	ldr	r3, [pc, #12]	; (8002f38 <HAL_GetTick+0x14>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	20000cfc 	.word	0x20000cfc

08002f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f44:	f7ff ffee 	bl	8002f24 <HAL_GetTick>
 8002f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f54:	d005      	beq.n	8002f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f56:	4b0a      	ldr	r3, [pc, #40]	; (8002f80 <HAL_Delay+0x44>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4413      	add	r3, r2
 8002f60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f62:	bf00      	nop
 8002f64:	f7ff ffde 	bl	8002f24 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d8f7      	bhi.n	8002f64 <HAL_Delay+0x28>
  {
  }
}
 8002f74:	bf00      	nop
 8002f76:	bf00      	nop
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	20000008 	.word	0x20000008

08002f84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e033      	b.n	8003002 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d109      	bne.n	8002fb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff fbe4 	bl	8002770 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d118      	bne.n	8002ff4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fca:	f023 0302 	bic.w	r3, r3, #2
 8002fce:	f043 0202 	orr.w	r2, r3, #2
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 faa4 	bl	8003524 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f023 0303 	bic.w	r3, r3, #3
 8002fea:	f043 0201 	orr.w	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	641a      	str	r2, [r3, #64]	; 0x40
 8002ff2:	e001      	b.n	8002ff8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003000:	7bfb      	ldrb	r3, [r7, #15]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800301e:	2b01      	cmp	r3, #1
 8003020:	d101      	bne.n	8003026 <HAL_ADC_Start+0x1a>
 8003022:	2302      	movs	r3, #2
 8003024:	e0b2      	b.n	800318c <HAL_ADC_Start+0x180>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d018      	beq.n	800306e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800304c:	4b52      	ldr	r3, [pc, #328]	; (8003198 <HAL_ADC_Start+0x18c>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a52      	ldr	r2, [pc, #328]	; (800319c <HAL_ADC_Start+0x190>)
 8003052:	fba2 2303 	umull	r2, r3, r2, r3
 8003056:	0c9a      	lsrs	r2, r3, #18
 8003058:	4613      	mov	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4413      	add	r3, r2
 800305e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003060:	e002      	b.n	8003068 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	3b01      	subs	r3, #1
 8003066:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f9      	bne.n	8003062 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b01      	cmp	r3, #1
 800307a:	d17a      	bne.n	8003172 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003084:	f023 0301 	bic.w	r3, r3, #1
 8003088:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800309a:	2b00      	cmp	r3, #0
 800309c:	d007      	beq.n	80030ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030ba:	d106      	bne.n	80030ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c0:	f023 0206 	bic.w	r2, r3, #6
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	645a      	str	r2, [r3, #68]	; 0x44
 80030c8:	e002      	b.n	80030d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030d8:	4b31      	ldr	r3, [pc, #196]	; (80031a0 <HAL_ADC_Start+0x194>)
 80030da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80030e4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f003 031f 	and.w	r3, r3, #31
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d12a      	bne.n	8003148 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a2b      	ldr	r2, [pc, #172]	; (80031a4 <HAL_ADC_Start+0x198>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d015      	beq.n	8003128 <HAL_ADC_Start+0x11c>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a29      	ldr	r2, [pc, #164]	; (80031a8 <HAL_ADC_Start+0x19c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d105      	bne.n	8003112 <HAL_ADC_Start+0x106>
 8003106:	4b26      	ldr	r3, [pc, #152]	; (80031a0 <HAL_ADC_Start+0x194>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 031f 	and.w	r3, r3, #31
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00a      	beq.n	8003128 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a25      	ldr	r2, [pc, #148]	; (80031ac <HAL_ADC_Start+0x1a0>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d136      	bne.n	800318a <HAL_ADC_Start+0x17e>
 800311c:	4b20      	ldr	r3, [pc, #128]	; (80031a0 <HAL_ADC_Start+0x194>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 0310 	and.w	r3, r3, #16
 8003124:	2b00      	cmp	r3, #0
 8003126:	d130      	bne.n	800318a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d129      	bne.n	800318a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003144:	609a      	str	r2, [r3, #8]
 8003146:	e020      	b.n	800318a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a15      	ldr	r2, [pc, #84]	; (80031a4 <HAL_ADC_Start+0x198>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d11b      	bne.n	800318a <HAL_ADC_Start+0x17e>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d114      	bne.n	800318a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800316e:	609a      	str	r2, [r3, #8]
 8003170:	e00b      	b.n	800318a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f043 0210 	orr.w	r2, r3, #16
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003182:	f043 0201 	orr.w	r2, r3, #1
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr
 8003198:	20000000 	.word	0x20000000
 800319c:	431bde83 	.word	0x431bde83
 80031a0:	40012300 	.word	0x40012300
 80031a4:	40012000 	.word	0x40012000
 80031a8:	40012100 	.word	0x40012100
 80031ac:	40012200 	.word	0x40012200

080031b0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031cc:	d113      	bne.n	80031f6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031dc:	d10b      	bne.n	80031f6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	f043 0220 	orr.w	r2, r3, #32
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e063      	b.n	80032be <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80031f6:	f7ff fe95 	bl	8002f24 <HAL_GetTick>
 80031fa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031fc:	e021      	b.n	8003242 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003204:	d01d      	beq.n	8003242 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d007      	beq.n	800321c <HAL_ADC_PollForConversion+0x6c>
 800320c:	f7ff fe8a 	bl	8002f24 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	429a      	cmp	r2, r3
 800321a:	d212      	bcs.n	8003242 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b02      	cmp	r3, #2
 8003228:	d00b      	beq.n	8003242 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f043 0204 	orr.w	r2, r3, #4
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e03d      	b.n	80032be <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b02      	cmp	r3, #2
 800324e:	d1d6      	bne.n	80031fe <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f06f 0212 	mvn.w	r2, #18
 8003258:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d123      	bne.n	80032bc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003278:	2b00      	cmp	r3, #0
 800327a:	d11f      	bne.n	80032bc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003282:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003286:	2b00      	cmp	r3, #0
 8003288:	d006      	beq.n	8003298 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003294:	2b00      	cmp	r3, #0
 8003296:	d111      	bne.n	80032bc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b4:	f043 0201 	orr.w	r2, r3, #1
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x1c>
 80032f8:	2302      	movs	r3, #2
 80032fa:	e105      	b.n	8003508 <HAL_ADC_ConfigChannel+0x228>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2b09      	cmp	r3, #9
 800330a:	d925      	bls.n	8003358 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	68d9      	ldr	r1, [r3, #12]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	b29b      	uxth	r3, r3
 8003318:	461a      	mov	r2, r3
 800331a:	4613      	mov	r3, r2
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	4413      	add	r3, r2
 8003320:	3b1e      	subs	r3, #30
 8003322:	2207      	movs	r2, #7
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43da      	mvns	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	400a      	ands	r2, r1
 8003330:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68d9      	ldr	r1, [r3, #12]
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	b29b      	uxth	r3, r3
 8003342:	4618      	mov	r0, r3
 8003344:	4603      	mov	r3, r0
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	4403      	add	r3, r0
 800334a:	3b1e      	subs	r3, #30
 800334c:	409a      	lsls	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	60da      	str	r2, [r3, #12]
 8003356:	e022      	b.n	800339e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6919      	ldr	r1, [r3, #16]
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	b29b      	uxth	r3, r3
 8003364:	461a      	mov	r2, r3
 8003366:	4613      	mov	r3, r2
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	4413      	add	r3, r2
 800336c:	2207      	movs	r2, #7
 800336e:	fa02 f303 	lsl.w	r3, r2, r3
 8003372:	43da      	mvns	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	400a      	ands	r2, r1
 800337a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6919      	ldr	r1, [r3, #16]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	689a      	ldr	r2, [r3, #8]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	b29b      	uxth	r3, r3
 800338c:	4618      	mov	r0, r3
 800338e:	4603      	mov	r3, r0
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	4403      	add	r3, r0
 8003394:	409a      	lsls	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	2b06      	cmp	r3, #6
 80033a4:	d824      	bhi.n	80033f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	4413      	add	r3, r2
 80033b6:	3b05      	subs	r3, #5
 80033b8:	221f      	movs	r2, #31
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43da      	mvns	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	400a      	ands	r2, r1
 80033c6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	4618      	mov	r0, r3
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	4613      	mov	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4413      	add	r3, r2
 80033e0:	3b05      	subs	r3, #5
 80033e2:	fa00 f203 	lsl.w	r2, r0, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	635a      	str	r2, [r3, #52]	; 0x34
 80033ee:	e04c      	b.n	800348a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b0c      	cmp	r3, #12
 80033f6:	d824      	bhi.n	8003442 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	4413      	add	r3, r2
 8003408:	3b23      	subs	r3, #35	; 0x23
 800340a:	221f      	movs	r2, #31
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	43da      	mvns	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	400a      	ands	r2, r1
 8003418:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	b29b      	uxth	r3, r3
 8003426:	4618      	mov	r0, r3
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	3b23      	subs	r3, #35	; 0x23
 8003434:	fa00 f203 	lsl.w	r2, r0, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	631a      	str	r2, [r3, #48]	; 0x30
 8003440:	e023      	b.n	800348a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	3b41      	subs	r3, #65	; 0x41
 8003454:	221f      	movs	r2, #31
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43da      	mvns	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	400a      	ands	r2, r1
 8003462:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	b29b      	uxth	r3, r3
 8003470:	4618      	mov	r0, r3
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	4613      	mov	r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	4413      	add	r3, r2
 800347c:	3b41      	subs	r3, #65	; 0x41
 800347e:	fa00 f203 	lsl.w	r2, r0, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800348a:	4b22      	ldr	r3, [pc, #136]	; (8003514 <HAL_ADC_ConfigChannel+0x234>)
 800348c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a21      	ldr	r2, [pc, #132]	; (8003518 <HAL_ADC_ConfigChannel+0x238>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d109      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x1cc>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b12      	cmp	r3, #18
 800349e:	d105      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a19      	ldr	r2, [pc, #100]	; (8003518 <HAL_ADC_ConfigChannel+0x238>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d123      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x21e>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2b10      	cmp	r3, #16
 80034bc:	d003      	beq.n	80034c6 <HAL_ADC_ConfigChannel+0x1e6>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b11      	cmp	r3, #17
 80034c4:	d11b      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2b10      	cmp	r3, #16
 80034d8:	d111      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034da:	4b10      	ldr	r3, [pc, #64]	; (800351c <HAL_ADC_ConfigChannel+0x23c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a10      	ldr	r2, [pc, #64]	; (8003520 <HAL_ADC_ConfigChannel+0x240>)
 80034e0:	fba2 2303 	umull	r2, r3, r2, r3
 80034e4:	0c9a      	lsrs	r2, r3, #18
 80034e6:	4613      	mov	r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	4413      	add	r3, r2
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80034f0:	e002      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	3b01      	subs	r3, #1
 80034f6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1f9      	bne.n	80034f2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr
 8003514:	40012300 	.word	0x40012300
 8003518:	40012000 	.word	0x40012000
 800351c:	20000000 	.word	0x20000000
 8003520:	431bde83 	.word	0x431bde83

08003524 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800352c:	4b79      	ldr	r3, [pc, #484]	; (8003714 <ADC_Init+0x1f0>)
 800352e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	431a      	orrs	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003558:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	021a      	lsls	r2, r3, #8
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800357c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6859      	ldr	r1, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800359e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6899      	ldr	r1, [r3, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b6:	4a58      	ldr	r2, [pc, #352]	; (8003718 <ADC_Init+0x1f4>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d022      	beq.n	8003602 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689a      	ldr	r2, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6899      	ldr	r1, [r3, #8]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6899      	ldr	r1, [r3, #8]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	e00f      	b.n	8003622 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003610:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003620:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0202 	bic.w	r2, r2, #2
 8003630:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6899      	ldr	r1, [r3, #8]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	7e1b      	ldrb	r3, [r3, #24]
 800363c:	005a      	lsls	r2, r3, #1
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3020 	ldrb.w	r3, [r3, #32]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d01b      	beq.n	8003688 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800365e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800366e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6859      	ldr	r1, [r3, #4]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	3b01      	subs	r3, #1
 800367c:	035a      	lsls	r2, r3, #13
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	605a      	str	r2, [r3, #4]
 8003686:	e007      	b.n	8003698 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003696:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80036a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	051a      	lsls	r2, r3, #20
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6899      	ldr	r1, [r3, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036da:	025a      	lsls	r2, r3, #9
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6899      	ldr	r1, [r3, #8]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	029a      	lsls	r2, r3, #10
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	609a      	str	r2, [r3, #8]
}
 8003708:	bf00      	nop
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	40012300 	.word	0x40012300
 8003718:	0f000001 	.word	0x0f000001

0800371c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800372c:	4b0c      	ldr	r3, [pc, #48]	; (8003760 <__NVIC_SetPriorityGrouping+0x44>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003738:	4013      	ands	r3, r2
 800373a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003744:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003748:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800374c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800374e:	4a04      	ldr	r2, [pc, #16]	; (8003760 <__NVIC_SetPriorityGrouping+0x44>)
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	60d3      	str	r3, [r2, #12]
}
 8003754:	bf00      	nop
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	e000ed00 	.word	0xe000ed00

08003764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003768:	4b04      	ldr	r3, [pc, #16]	; (800377c <__NVIC_GetPriorityGrouping+0x18>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	0a1b      	lsrs	r3, r3, #8
 800376e:	f003 0307 	and.w	r3, r3, #7
}
 8003772:	4618      	mov	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	e000ed00 	.word	0xe000ed00

08003780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	2b00      	cmp	r3, #0
 8003790:	db0b      	blt.n	80037aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	f003 021f 	and.w	r2, r3, #31
 8003798:	4907      	ldr	r1, [pc, #28]	; (80037b8 <__NVIC_EnableIRQ+0x38>)
 800379a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379e:	095b      	lsrs	r3, r3, #5
 80037a0:	2001      	movs	r0, #1
 80037a2:	fa00 f202 	lsl.w	r2, r0, r2
 80037a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037aa:	bf00      	nop
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	e000e100 	.word	0xe000e100

080037bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	6039      	str	r1, [r7, #0]
 80037c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	db0a      	blt.n	80037e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	490c      	ldr	r1, [pc, #48]	; (8003808 <__NVIC_SetPriority+0x4c>)
 80037d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037da:	0112      	lsls	r2, r2, #4
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	440b      	add	r3, r1
 80037e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037e4:	e00a      	b.n	80037fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	b2da      	uxtb	r2, r3
 80037ea:	4908      	ldr	r1, [pc, #32]	; (800380c <__NVIC_SetPriority+0x50>)
 80037ec:	79fb      	ldrb	r3, [r7, #7]
 80037ee:	f003 030f 	and.w	r3, r3, #15
 80037f2:	3b04      	subs	r3, #4
 80037f4:	0112      	lsls	r2, r2, #4
 80037f6:	b2d2      	uxtb	r2, r2
 80037f8:	440b      	add	r3, r1
 80037fa:	761a      	strb	r2, [r3, #24]
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	e000e100 	.word	0xe000e100
 800380c:	e000ed00 	.word	0xe000ed00

08003810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	; 0x24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	f1c3 0307 	rsb	r3, r3, #7
 800382a:	2b04      	cmp	r3, #4
 800382c:	bf28      	it	cs
 800382e:	2304      	movcs	r3, #4
 8003830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	3304      	adds	r3, #4
 8003836:	2b06      	cmp	r3, #6
 8003838:	d902      	bls.n	8003840 <NVIC_EncodePriority+0x30>
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	3b03      	subs	r3, #3
 800383e:	e000      	b.n	8003842 <NVIC_EncodePriority+0x32>
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003844:	f04f 32ff 	mov.w	r2, #4294967295
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	43da      	mvns	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	401a      	ands	r2, r3
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003858:	f04f 31ff 	mov.w	r1, #4294967295
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	fa01 f303 	lsl.w	r3, r1, r3
 8003862:	43d9      	mvns	r1, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003868:	4313      	orrs	r3, r2
         );
}
 800386a:	4618      	mov	r0, r3
 800386c:	3724      	adds	r7, #36	; 0x24
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3b01      	subs	r3, #1
 8003884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003888:	d301      	bcc.n	800388e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800388a:	2301      	movs	r3, #1
 800388c:	e00f      	b.n	80038ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800388e:	4a0a      	ldr	r2, [pc, #40]	; (80038b8 <SysTick_Config+0x40>)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3b01      	subs	r3, #1
 8003894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003896:	210f      	movs	r1, #15
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	f7ff ff8e 	bl	80037bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038a0:	4b05      	ldr	r3, [pc, #20]	; (80038b8 <SysTick_Config+0x40>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038a6:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <SysTick_Config+0x40>)
 80038a8:	2207      	movs	r2, #7
 80038aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	e000e010 	.word	0xe000e010

080038bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7ff ff29 	bl	800371c <__NVIC_SetPriorityGrouping>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b086      	sub	sp, #24
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	4603      	mov	r3, r0
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038e4:	f7ff ff3e 	bl	8003764 <__NVIC_GetPriorityGrouping>
 80038e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	68b9      	ldr	r1, [r7, #8]
 80038ee:	6978      	ldr	r0, [r7, #20]
 80038f0:	f7ff ff8e 	bl	8003810 <NVIC_EncodePriority>
 80038f4:	4602      	mov	r2, r0
 80038f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038fa:	4611      	mov	r1, r2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff ff5d 	bl	80037bc <__NVIC_SetPriority>
}
 8003902:	bf00      	nop
 8003904:	3718      	adds	r7, #24
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	4603      	mov	r3, r0
 8003912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff ff31 	bl	8003780 <__NVIC_EnableIRQ>
}
 800391e:	bf00      	nop
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b082      	sub	sp, #8
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff ffa2 	bl	8003878 <SysTick_Config>
 8003934:	4603      	mov	r3, r0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b084      	sub	sp, #16
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800394c:	f7ff faea 	bl	8002f24 <HAL_GetTick>
 8003950:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d008      	beq.n	8003970 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2280      	movs	r2, #128	; 0x80
 8003962:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e052      	b.n	8003a16 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0216 	bic.w	r2, r2, #22
 800397e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695a      	ldr	r2, [r3, #20]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800398e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003994:	2b00      	cmp	r3, #0
 8003996:	d103      	bne.n	80039a0 <HAL_DMA_Abort+0x62>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800399c:	2b00      	cmp	r3, #0
 800399e:	d007      	beq.n	80039b0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0208 	bic.w	r2, r2, #8
 80039ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0201 	bic.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c0:	e013      	b.n	80039ea <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039c2:	f7ff faaf 	bl	8002f24 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b05      	cmp	r3, #5
 80039ce:	d90c      	bls.n	80039ea <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2220      	movs	r2, #32
 80039d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2203      	movs	r2, #3
 80039da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e015      	b.n	8003a16 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1e4      	bne.n	80039c2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039fc:	223f      	movs	r2, #63	; 0x3f
 80039fe:	409a      	lsls	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a1e:	b480      	push	{r7}
 8003a20:	b083      	sub	sp, #12
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d004      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2280      	movs	r2, #128	; 0x80
 8003a36:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e00c      	b.n	8003a56 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2205      	movs	r2, #5
 8003a40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 0201 	bic.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	370c      	adds	r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
	...

08003a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b089      	sub	sp, #36	; 0x24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	e16b      	b.n	8003d58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a80:	2201      	movs	r2, #1
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	f040 815a 	bne.w	8003d52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f003 0303 	and.w	r3, r3, #3
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d005      	beq.n	8003ab6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d130      	bne.n	8003b18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	2203      	movs	r2, #3
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aec:	2201      	movs	r2, #1
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4013      	ands	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	091b      	lsrs	r3, r3, #4
 8003b02:	f003 0201 	and.w	r2, r3, #1
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 0303 	and.w	r3, r3, #3
 8003b20:	2b03      	cmp	r3, #3
 8003b22:	d017      	beq.n	8003b54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f003 0303 	and.w	r3, r3, #3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d123      	bne.n	8003ba8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	08da      	lsrs	r2, r3, #3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3208      	adds	r2, #8
 8003b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	220f      	movs	r2, #15
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4013      	ands	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f003 0307 	and.w	r3, r3, #7
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	08da      	lsrs	r2, r3, #3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3208      	adds	r2, #8
 8003ba2:	69b9      	ldr	r1, [r7, #24]
 8003ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	2203      	movs	r2, #3
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f003 0203 	and.w	r2, r3, #3
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 80b4 	beq.w	8003d52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	60fb      	str	r3, [r7, #12]
 8003bee:	4b60      	ldr	r3, [pc, #384]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	4a5f      	ldr	r2, [pc, #380]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8003bfa:	4b5d      	ldr	r3, [pc, #372]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c06:	4a5b      	ldr	r2, [pc, #364]	; (8003d74 <HAL_GPIO_Init+0x310>)
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	089b      	lsrs	r3, r3, #2
 8003c0c:	3302      	adds	r3, #2
 8003c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	220f      	movs	r2, #15
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4013      	ands	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a52      	ldr	r2, [pc, #328]	; (8003d78 <HAL_GPIO_Init+0x314>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d02b      	beq.n	8003c8a <HAL_GPIO_Init+0x226>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a51      	ldr	r2, [pc, #324]	; (8003d7c <HAL_GPIO_Init+0x318>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d025      	beq.n	8003c86 <HAL_GPIO_Init+0x222>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a50      	ldr	r2, [pc, #320]	; (8003d80 <HAL_GPIO_Init+0x31c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d01f      	beq.n	8003c82 <HAL_GPIO_Init+0x21e>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a4f      	ldr	r2, [pc, #316]	; (8003d84 <HAL_GPIO_Init+0x320>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d019      	beq.n	8003c7e <HAL_GPIO_Init+0x21a>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a4e      	ldr	r2, [pc, #312]	; (8003d88 <HAL_GPIO_Init+0x324>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d013      	beq.n	8003c7a <HAL_GPIO_Init+0x216>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a4d      	ldr	r2, [pc, #308]	; (8003d8c <HAL_GPIO_Init+0x328>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00d      	beq.n	8003c76 <HAL_GPIO_Init+0x212>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a4c      	ldr	r2, [pc, #304]	; (8003d90 <HAL_GPIO_Init+0x32c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d007      	beq.n	8003c72 <HAL_GPIO_Init+0x20e>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a4b      	ldr	r2, [pc, #300]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d101      	bne.n	8003c6e <HAL_GPIO_Init+0x20a>
 8003c6a:	2307      	movs	r3, #7
 8003c6c:	e00e      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c6e:	2308      	movs	r3, #8
 8003c70:	e00c      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c72:	2306      	movs	r3, #6
 8003c74:	e00a      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c76:	2305      	movs	r3, #5
 8003c78:	e008      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c7a:	2304      	movs	r3, #4
 8003c7c:	e006      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e004      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e002      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	f002 0203 	and.w	r2, r2, #3
 8003c92:	0092      	lsls	r2, r2, #2
 8003c94:	4093      	lsls	r3, r2
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c9c:	4935      	ldr	r1, [pc, #212]	; (8003d74 <HAL_GPIO_Init+0x310>)
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	089b      	lsrs	r3, r3, #2
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003caa:	4b3b      	ldr	r3, [pc, #236]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cce:	4a32      	ldr	r2, [pc, #200]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003cd4:	4b30      	ldr	r3, [pc, #192]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cf8:	4a27      	ldr	r2, [pc, #156]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cfe:	4b26      	ldr	r3, [pc, #152]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d22:	4a1d      	ldr	r2, [pc, #116]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d28:	4b1b      	ldr	r3, [pc, #108]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	4013      	ands	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d4c:	4a12      	ldr	r2, [pc, #72]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	3301      	adds	r3, #1
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	2b0f      	cmp	r3, #15
 8003d5c:	f67f ae90 	bls.w	8003a80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	3724      	adds	r7, #36	; 0x24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40023800 	.word	0x40023800
 8003d74:	40013800 	.word	0x40013800
 8003d78:	40020000 	.word	0x40020000
 8003d7c:	40020400 	.word	0x40020400
 8003d80:	40020800 	.word	0x40020800
 8003d84:	40020c00 	.word	0x40020c00
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	40021400 	.word	0x40021400
 8003d90:	40021800 	.word	0x40021800
 8003d94:	40021c00 	.word	0x40021c00
 8003d98:	40013c00 	.word	0x40013c00

08003d9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	887b      	ldrh	r3, [r7, #2]
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003db4:	2301      	movs	r3, #1
 8003db6:	73fb      	strb	r3, [r7, #15]
 8003db8:	e001      	b.n	8003dbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3714      	adds	r7, #20
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	807b      	strh	r3, [r7, #2]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ddc:	787b      	ldrb	r3, [r7, #1]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003de2:	887a      	ldrh	r2, [r7, #2]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003de8:	e003      	b.n	8003df2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dea:	887b      	ldrh	r3, [r7, #2]
 8003dec:	041a      	lsls	r2, r3, #16
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	619a      	str	r2, [r3, #24]
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
	...

08003e00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e0a:	4b08      	ldr	r3, [pc, #32]	; (8003e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e0c:	695a      	ldr	r2, [r3, #20]
 8003e0e:	88fb      	ldrh	r3, [r7, #6]
 8003e10:	4013      	ands	r3, r2
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d006      	beq.n	8003e24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e16:	4a05      	ldr	r2, [pc, #20]	; (8003e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e18:	88fb      	ldrh	r3, [r7, #6]
 8003e1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7fd fc18 	bl	8001654 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e24:	bf00      	nop
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40013c00 	.word	0x40013c00

08003e30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e264      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d075      	beq.n	8003f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e4e:	4ba3      	ldr	r3, [pc, #652]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 030c 	and.w	r3, r3, #12
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d00c      	beq.n	8003e74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e5a:	4ba0      	ldr	r3, [pc, #640]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e62:	2b08      	cmp	r3, #8
 8003e64:	d112      	bne.n	8003e8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e66:	4b9d      	ldr	r3, [pc, #628]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e72:	d10b      	bne.n	8003e8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	4b99      	ldr	r3, [pc, #612]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d05b      	beq.n	8003f38 <HAL_RCC_OscConfig+0x108>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d157      	bne.n	8003f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e23f      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e94:	d106      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x74>
 8003e96:	4b91      	ldr	r3, [pc, #580]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a90      	ldr	r2, [pc, #576]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	e01d      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eac:	d10c      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x98>
 8003eae:	4b8b      	ldr	r3, [pc, #556]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a8a      	ldr	r2, [pc, #552]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	4b88      	ldr	r3, [pc, #544]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a87      	ldr	r2, [pc, #540]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	e00b      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ec8:	4b84      	ldr	r3, [pc, #528]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a83      	ldr	r2, [pc, #524]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	4b81      	ldr	r3, [pc, #516]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a80      	ldr	r2, [pc, #512]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d013      	beq.n	8003f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee8:	f7ff f81c 	bl	8002f24 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ef0:	f7ff f818 	bl	8002f24 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	; 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e204      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f02:	4b76      	ldr	r3, [pc, #472]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0xc0>
 8003f0e:	e014      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f10:	f7ff f808 	bl	8002f24 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f18:	f7ff f804 	bl	8002f24 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b64      	cmp	r3, #100	; 0x64
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e1f0      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f2a:	4b6c      	ldr	r3, [pc, #432]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0xe8>
 8003f36:	e000      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d063      	beq.n	800400e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f46:	4b65      	ldr	r3, [pc, #404]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00b      	beq.n	8003f6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f52:	4b62      	ldr	r3, [pc, #392]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d11c      	bne.n	8003f98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f5e:	4b5f      	ldr	r3, [pc, #380]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d116      	bne.n	8003f98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f6a:	4b5c      	ldr	r3, [pc, #368]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d005      	beq.n	8003f82 <HAL_RCC_OscConfig+0x152>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d001      	beq.n	8003f82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e1c4      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f82:	4b56      	ldr	r3, [pc, #344]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	4952      	ldr	r1, [pc, #328]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f96:	e03a      	b.n	800400e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d020      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fa0:	4b4f      	ldr	r3, [pc, #316]	; (80040e0 <HAL_RCC_OscConfig+0x2b0>)
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa6:	f7fe ffbd 	bl	8002f24 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fae:	f7fe ffb9 	bl	8002f24 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e1a5      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc0:	4b46      	ldr	r3, [pc, #280]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0f0      	beq.n	8003fae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fcc:	4b43      	ldr	r3, [pc, #268]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	00db      	lsls	r3, r3, #3
 8003fda:	4940      	ldr	r1, [pc, #256]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	600b      	str	r3, [r1, #0]
 8003fe0:	e015      	b.n	800400e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fe2:	4b3f      	ldr	r3, [pc, #252]	; (80040e0 <HAL_RCC_OscConfig+0x2b0>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe8:	f7fe ff9c 	bl	8002f24 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ff0:	f7fe ff98 	bl	8002f24 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e184      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004002:	4b36      	ldr	r3, [pc, #216]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f0      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d030      	beq.n	800407c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d016      	beq.n	8004050 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004022:	4b30      	ldr	r3, [pc, #192]	; (80040e4 <HAL_RCC_OscConfig+0x2b4>)
 8004024:	2201      	movs	r2, #1
 8004026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004028:	f7fe ff7c 	bl	8002f24 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004030:	f7fe ff78 	bl	8002f24 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e164      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004042:	4b26      	ldr	r3, [pc, #152]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8004044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0f0      	beq.n	8004030 <HAL_RCC_OscConfig+0x200>
 800404e:	e015      	b.n	800407c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004050:	4b24      	ldr	r3, [pc, #144]	; (80040e4 <HAL_RCC_OscConfig+0x2b4>)
 8004052:	2200      	movs	r2, #0
 8004054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004056:	f7fe ff65 	bl	8002f24 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800405e:	f7fe ff61 	bl	8002f24 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e14d      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004070:	4b1a      	ldr	r3, [pc, #104]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8004072:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004074:	f003 0302 	and.w	r3, r3, #2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1f0      	bne.n	800405e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80a0 	beq.w	80041ca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800408a:	2300      	movs	r3, #0
 800408c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800408e:	4b13      	ldr	r3, [pc, #76]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10f      	bne.n	80040ba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800409a:	2300      	movs	r3, #0
 800409c:	60bb      	str	r3, [r7, #8]
 800409e:	4b0f      	ldr	r3, [pc, #60]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 80040a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a2:	4a0e      	ldr	r2, [pc, #56]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 80040a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040a8:	6413      	str	r3, [r2, #64]	; 0x40
 80040aa:	4b0c      	ldr	r3, [pc, #48]	; (80040dc <HAL_RCC_OscConfig+0x2ac>)
 80040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b2:	60bb      	str	r3, [r7, #8]
 80040b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040b6:	2301      	movs	r3, #1
 80040b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ba:	4b0b      	ldr	r3, [pc, #44]	; (80040e8 <HAL_RCC_OscConfig+0x2b8>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d121      	bne.n	800410a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040c6:	4b08      	ldr	r3, [pc, #32]	; (80040e8 <HAL_RCC_OscConfig+0x2b8>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a07      	ldr	r2, [pc, #28]	; (80040e8 <HAL_RCC_OscConfig+0x2b8>)
 80040cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040d2:	f7fe ff27 	bl	8002f24 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d8:	e011      	b.n	80040fe <HAL_RCC_OscConfig+0x2ce>
 80040da:	bf00      	nop
 80040dc:	40023800 	.word	0x40023800
 80040e0:	42470000 	.word	0x42470000
 80040e4:	42470e80 	.word	0x42470e80
 80040e8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ec:	f7fe ff1a 	bl	8002f24 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d901      	bls.n	80040fe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e106      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040fe:	4b85      	ldr	r3, [pc, #532]	; (8004314 <HAL_RCC_OscConfig+0x4e4>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004106:	2b00      	cmp	r3, #0
 8004108:	d0f0      	beq.n	80040ec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d106      	bne.n	8004120 <HAL_RCC_OscConfig+0x2f0>
 8004112:	4b81      	ldr	r3, [pc, #516]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004116:	4a80      	ldr	r2, [pc, #512]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004118:	f043 0301 	orr.w	r3, r3, #1
 800411c:	6713      	str	r3, [r2, #112]	; 0x70
 800411e:	e01c      	b.n	800415a <HAL_RCC_OscConfig+0x32a>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	2b05      	cmp	r3, #5
 8004126:	d10c      	bne.n	8004142 <HAL_RCC_OscConfig+0x312>
 8004128:	4b7b      	ldr	r3, [pc, #492]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 800412a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800412c:	4a7a      	ldr	r2, [pc, #488]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 800412e:	f043 0304 	orr.w	r3, r3, #4
 8004132:	6713      	str	r3, [r2, #112]	; 0x70
 8004134:	4b78      	ldr	r3, [pc, #480]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004138:	4a77      	ldr	r2, [pc, #476]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 800413a:	f043 0301 	orr.w	r3, r3, #1
 800413e:	6713      	str	r3, [r2, #112]	; 0x70
 8004140:	e00b      	b.n	800415a <HAL_RCC_OscConfig+0x32a>
 8004142:	4b75      	ldr	r3, [pc, #468]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004146:	4a74      	ldr	r2, [pc, #464]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004148:	f023 0301 	bic.w	r3, r3, #1
 800414c:	6713      	str	r3, [r2, #112]	; 0x70
 800414e:	4b72      	ldr	r3, [pc, #456]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004152:	4a71      	ldr	r2, [pc, #452]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004154:	f023 0304 	bic.w	r3, r3, #4
 8004158:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d015      	beq.n	800418e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004162:	f7fe fedf 	bl	8002f24 <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004168:	e00a      	b.n	8004180 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800416a:	f7fe fedb 	bl	8002f24 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	f241 3288 	movw	r2, #5000	; 0x1388
 8004178:	4293      	cmp	r3, r2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e0c5      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004180:	4b65      	ldr	r3, [pc, #404]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0ee      	beq.n	800416a <HAL_RCC_OscConfig+0x33a>
 800418c:	e014      	b.n	80041b8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800418e:	f7fe fec9 	bl	8002f24 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004194:	e00a      	b.n	80041ac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004196:	f7fe fec5 	bl	8002f24 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e0af      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ac:	4b5a      	ldr	r3, [pc, #360]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 80041ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1ee      	bne.n	8004196 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d105      	bne.n	80041ca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041be:	4b56      	ldr	r3, [pc, #344]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	4a55      	ldr	r2, [pc, #340]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 80041c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041c8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 809b 	beq.w	800430a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041d4:	4b50      	ldr	r3, [pc, #320]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 030c 	and.w	r3, r3, #12
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d05c      	beq.n	800429a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d141      	bne.n	800426c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e8:	4b4c      	ldr	r3, [pc, #304]	; (800431c <HAL_RCC_OscConfig+0x4ec>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ee:	f7fe fe99 	bl	8002f24 <HAL_GetTick>
 80041f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041f4:	e008      	b.n	8004208 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041f6:	f7fe fe95 	bl	8002f24 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b02      	cmp	r3, #2
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e081      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004208:	4b43      	ldr	r3, [pc, #268]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1f0      	bne.n	80041f6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	69da      	ldr	r2, [r3, #28]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	431a      	orrs	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004222:	019b      	lsls	r3, r3, #6
 8004224:	431a      	orrs	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422a:	085b      	lsrs	r3, r3, #1
 800422c:	3b01      	subs	r3, #1
 800422e:	041b      	lsls	r3, r3, #16
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004236:	061b      	lsls	r3, r3, #24
 8004238:	4937      	ldr	r1, [pc, #220]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 800423a:	4313      	orrs	r3, r2
 800423c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800423e:	4b37      	ldr	r3, [pc, #220]	; (800431c <HAL_RCC_OscConfig+0x4ec>)
 8004240:	2201      	movs	r2, #1
 8004242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004244:	f7fe fe6e 	bl	8002f24 <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800424c:	f7fe fe6a 	bl	8002f24 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e056      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800425e:	4b2e      	ldr	r3, [pc, #184]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f0      	beq.n	800424c <HAL_RCC_OscConfig+0x41c>
 800426a:	e04e      	b.n	800430a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800426c:	4b2b      	ldr	r3, [pc, #172]	; (800431c <HAL_RCC_OscConfig+0x4ec>)
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004272:	f7fe fe57 	bl	8002f24 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004278:	e008      	b.n	800428c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800427a:	f7fe fe53 	bl	8002f24 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e03f      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428c:	4b22      	ldr	r3, [pc, #136]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1f0      	bne.n	800427a <HAL_RCC_OscConfig+0x44a>
 8004298:	e037      	b.n	800430a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d101      	bne.n	80042a6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e032      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042a6:	4b1c      	ldr	r3, [pc, #112]	; (8004318 <HAL_RCC_OscConfig+0x4e8>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d028      	beq.n	8004306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042be:	429a      	cmp	r2, r3
 80042c0:	d121      	bne.n	8004306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d11a      	bne.n	8004306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042d6:	4013      	ands	r3, r2
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80042dc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042de:	4293      	cmp	r3, r2
 80042e0:	d111      	bne.n	8004306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ec:	085b      	lsrs	r3, r3, #1
 80042ee:	3b01      	subs	r3, #1
 80042f0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d107      	bne.n	8004306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004300:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004302:	429a      	cmp	r2, r3
 8004304:	d001      	beq.n	800430a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e000      	b.n	800430c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40007000 	.word	0x40007000
 8004318:	40023800 	.word	0x40023800
 800431c:	42470060 	.word	0x42470060

08004320 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0cc      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004334:	4b68      	ldr	r3, [pc, #416]	; (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0307 	and.w	r3, r3, #7
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	429a      	cmp	r2, r3
 8004340:	d90c      	bls.n	800435c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004342:	4b65      	ldr	r3, [pc, #404]	; (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004344:	683a      	ldr	r2, [r7, #0]
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800434a:	4b63      	ldr	r3, [pc, #396]	; (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	429a      	cmp	r2, r3
 8004356:	d001      	beq.n	800435c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e0b8      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d020      	beq.n	80043aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d005      	beq.n	8004380 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004374:	4b59      	ldr	r3, [pc, #356]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	4a58      	ldr	r2, [pc, #352]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800437a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800437e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0308 	and.w	r3, r3, #8
 8004388:	2b00      	cmp	r3, #0
 800438a:	d005      	beq.n	8004398 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800438c:	4b53      	ldr	r3, [pc, #332]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	4a52      	ldr	r2, [pc, #328]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004392:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004396:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004398:	4b50      	ldr	r3, [pc, #320]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	494d      	ldr	r1, [pc, #308]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d044      	beq.n	8004440 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d107      	bne.n	80043ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043be:	4b47      	ldr	r3, [pc, #284]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d119      	bne.n	80043fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e07f      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d003      	beq.n	80043de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043da:	2b03      	cmp	r3, #3
 80043dc:	d107      	bne.n	80043ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043de:	4b3f      	ldr	r3, [pc, #252]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d109      	bne.n	80043fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e06f      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ee:	4b3b      	ldr	r3, [pc, #236]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e067      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043fe:	4b37      	ldr	r3, [pc, #220]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f023 0203 	bic.w	r2, r3, #3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	4934      	ldr	r1, [pc, #208]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 800440c:	4313      	orrs	r3, r2
 800440e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004410:	f7fe fd88 	bl	8002f24 <HAL_GetTick>
 8004414:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004416:	e00a      	b.n	800442e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004418:	f7fe fd84 	bl	8002f24 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	f241 3288 	movw	r2, #5000	; 0x1388
 8004426:	4293      	cmp	r3, r2
 8004428:	d901      	bls.n	800442e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e04f      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800442e:	4b2b      	ldr	r3, [pc, #172]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f003 020c 	and.w	r2, r3, #12
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	429a      	cmp	r2, r3
 800443e:	d1eb      	bne.n	8004418 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004440:	4b25      	ldr	r3, [pc, #148]	; (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0307 	and.w	r3, r3, #7
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d20c      	bcs.n	8004468 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444e:	4b22      	ldr	r3, [pc, #136]	; (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004456:	4b20      	ldr	r3, [pc, #128]	; (80044d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	429a      	cmp	r2, r3
 8004462:	d001      	beq.n	8004468 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e032      	b.n	80044ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d008      	beq.n	8004486 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004474:	4b19      	ldr	r3, [pc, #100]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	4916      	ldr	r1, [pc, #88]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	4313      	orrs	r3, r2
 8004484:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0308 	and.w	r3, r3, #8
 800448e:	2b00      	cmp	r3, #0
 8004490:	d009      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004492:	4b12      	ldr	r3, [pc, #72]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	490e      	ldr	r1, [pc, #56]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044a6:	f000 f821 	bl	80044ec <HAL_RCC_GetSysClockFreq>
 80044aa:	4602      	mov	r2, r0
 80044ac:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	091b      	lsrs	r3, r3, #4
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	490a      	ldr	r1, [pc, #40]	; (80044e0 <HAL_RCC_ClockConfig+0x1c0>)
 80044b8:	5ccb      	ldrb	r3, [r1, r3]
 80044ba:	fa22 f303 	lsr.w	r3, r2, r3
 80044be:	4a09      	ldr	r2, [pc, #36]	; (80044e4 <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044c2:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <HAL_RCC_ClockConfig+0x1c8>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7fe fce8 	bl	8002e9c <HAL_InitTick>

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	40023c00 	.word	0x40023c00
 80044dc:	40023800 	.word	0x40023800
 80044e0:	080075a8 	.word	0x080075a8
 80044e4:	20000000 	.word	0x20000000
 80044e8:	20000004 	.word	0x20000004

080044ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80044f0:	b084      	sub	sp, #16
 80044f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	607b      	str	r3, [r7, #4]
 80044f8:	2300      	movs	r3, #0
 80044fa:	60fb      	str	r3, [r7, #12]
 80044fc:	2300      	movs	r3, #0
 80044fe:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004504:	4b67      	ldr	r3, [pc, #412]	; (80046a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f003 030c 	and.w	r3, r3, #12
 800450c:	2b08      	cmp	r3, #8
 800450e:	d00d      	beq.n	800452c <HAL_RCC_GetSysClockFreq+0x40>
 8004510:	2b08      	cmp	r3, #8
 8004512:	f200 80bd 	bhi.w	8004690 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <HAL_RCC_GetSysClockFreq+0x34>
 800451a:	2b04      	cmp	r3, #4
 800451c:	d003      	beq.n	8004526 <HAL_RCC_GetSysClockFreq+0x3a>
 800451e:	e0b7      	b.n	8004690 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004520:	4b61      	ldr	r3, [pc, #388]	; (80046a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004522:	60bb      	str	r3, [r7, #8]
       break;
 8004524:	e0b7      	b.n	8004696 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004526:	4b61      	ldr	r3, [pc, #388]	; (80046ac <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004528:	60bb      	str	r3, [r7, #8]
      break;
 800452a:	e0b4      	b.n	8004696 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800452c:	4b5d      	ldr	r3, [pc, #372]	; (80046a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004534:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004536:	4b5b      	ldr	r3, [pc, #364]	; (80046a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d04d      	beq.n	80045de <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004542:	4b58      	ldr	r3, [pc, #352]	; (80046a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	099b      	lsrs	r3, r3, #6
 8004548:	461a      	mov	r2, r3
 800454a:	f04f 0300 	mov.w	r3, #0
 800454e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004552:	f04f 0100 	mov.w	r1, #0
 8004556:	ea02 0800 	and.w	r8, r2, r0
 800455a:	ea03 0901 	and.w	r9, r3, r1
 800455e:	4640      	mov	r0, r8
 8004560:	4649      	mov	r1, r9
 8004562:	f04f 0200 	mov.w	r2, #0
 8004566:	f04f 0300 	mov.w	r3, #0
 800456a:	014b      	lsls	r3, r1, #5
 800456c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004570:	0142      	lsls	r2, r0, #5
 8004572:	4610      	mov	r0, r2
 8004574:	4619      	mov	r1, r3
 8004576:	ebb0 0008 	subs.w	r0, r0, r8
 800457a:	eb61 0109 	sbc.w	r1, r1, r9
 800457e:	f04f 0200 	mov.w	r2, #0
 8004582:	f04f 0300 	mov.w	r3, #0
 8004586:	018b      	lsls	r3, r1, #6
 8004588:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800458c:	0182      	lsls	r2, r0, #6
 800458e:	1a12      	subs	r2, r2, r0
 8004590:	eb63 0301 	sbc.w	r3, r3, r1
 8004594:	f04f 0000 	mov.w	r0, #0
 8004598:	f04f 0100 	mov.w	r1, #0
 800459c:	00d9      	lsls	r1, r3, #3
 800459e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045a2:	00d0      	lsls	r0, r2, #3
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	eb12 0208 	adds.w	r2, r2, r8
 80045ac:	eb43 0309 	adc.w	r3, r3, r9
 80045b0:	f04f 0000 	mov.w	r0, #0
 80045b4:	f04f 0100 	mov.w	r1, #0
 80045b8:	0259      	lsls	r1, r3, #9
 80045ba:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80045be:	0250      	lsls	r0, r2, #9
 80045c0:	4602      	mov	r2, r0
 80045c2:	460b      	mov	r3, r1
 80045c4:	4610      	mov	r0, r2
 80045c6:	4619      	mov	r1, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	461a      	mov	r2, r3
 80045cc:	f04f 0300 	mov.w	r3, #0
 80045d0:	f7fb fe56 	bl	8000280 <__aeabi_uldivmod>
 80045d4:	4602      	mov	r2, r0
 80045d6:	460b      	mov	r3, r1
 80045d8:	4613      	mov	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	e04a      	b.n	8004674 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045de:	4b31      	ldr	r3, [pc, #196]	; (80046a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	099b      	lsrs	r3, r3, #6
 80045e4:	461a      	mov	r2, r3
 80045e6:	f04f 0300 	mov.w	r3, #0
 80045ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80045ee:	f04f 0100 	mov.w	r1, #0
 80045f2:	ea02 0400 	and.w	r4, r2, r0
 80045f6:	ea03 0501 	and.w	r5, r3, r1
 80045fa:	4620      	mov	r0, r4
 80045fc:	4629      	mov	r1, r5
 80045fe:	f04f 0200 	mov.w	r2, #0
 8004602:	f04f 0300 	mov.w	r3, #0
 8004606:	014b      	lsls	r3, r1, #5
 8004608:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800460c:	0142      	lsls	r2, r0, #5
 800460e:	4610      	mov	r0, r2
 8004610:	4619      	mov	r1, r3
 8004612:	1b00      	subs	r0, r0, r4
 8004614:	eb61 0105 	sbc.w	r1, r1, r5
 8004618:	f04f 0200 	mov.w	r2, #0
 800461c:	f04f 0300 	mov.w	r3, #0
 8004620:	018b      	lsls	r3, r1, #6
 8004622:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004626:	0182      	lsls	r2, r0, #6
 8004628:	1a12      	subs	r2, r2, r0
 800462a:	eb63 0301 	sbc.w	r3, r3, r1
 800462e:	f04f 0000 	mov.w	r0, #0
 8004632:	f04f 0100 	mov.w	r1, #0
 8004636:	00d9      	lsls	r1, r3, #3
 8004638:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800463c:	00d0      	lsls	r0, r2, #3
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	1912      	adds	r2, r2, r4
 8004644:	eb45 0303 	adc.w	r3, r5, r3
 8004648:	f04f 0000 	mov.w	r0, #0
 800464c:	f04f 0100 	mov.w	r1, #0
 8004650:	0299      	lsls	r1, r3, #10
 8004652:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004656:	0290      	lsls	r0, r2, #10
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4610      	mov	r0, r2
 800465e:	4619      	mov	r1, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	461a      	mov	r2, r3
 8004664:	f04f 0300 	mov.w	r3, #0
 8004668:	f7fb fe0a 	bl	8000280 <__aeabi_uldivmod>
 800466c:	4602      	mov	r2, r0
 800466e:	460b      	mov	r3, r1
 8004670:	4613      	mov	r3, r2
 8004672:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004674:	4b0b      	ldr	r3, [pc, #44]	; (80046a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	0c1b      	lsrs	r3, r3, #16
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	3301      	adds	r3, #1
 8004680:	005b      	lsls	r3, r3, #1
 8004682:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	fbb2 f3f3 	udiv	r3, r2, r3
 800468c:	60bb      	str	r3, [r7, #8]
      break;
 800468e:	e002      	b.n	8004696 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004690:	4b05      	ldr	r3, [pc, #20]	; (80046a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004692:	60bb      	str	r3, [r7, #8]
      break;
 8004694:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004696:	68bb      	ldr	r3, [r7, #8]
}
 8004698:	4618      	mov	r0, r3
 800469a:	3710      	adds	r7, #16
 800469c:	46bd      	mov	sp, r7
 800469e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80046a2:	bf00      	nop
 80046a4:	40023800 	.word	0x40023800
 80046a8:	00f42400 	.word	0x00f42400
 80046ac:	007a1200 	.word	0x007a1200

080046b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046b4:	4b03      	ldr	r3, [pc, #12]	; (80046c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80046b6:	681b      	ldr	r3, [r3, #0]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	20000000 	.word	0x20000000

080046c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80046cc:	f7ff fff0 	bl	80046b0 <HAL_RCC_GetHCLKFreq>
 80046d0:	4602      	mov	r2, r0
 80046d2:	4b05      	ldr	r3, [pc, #20]	; (80046e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	0a9b      	lsrs	r3, r3, #10
 80046d8:	f003 0307 	and.w	r3, r3, #7
 80046dc:	4903      	ldr	r1, [pc, #12]	; (80046ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80046de:	5ccb      	ldrb	r3, [r1, r3]
 80046e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40023800 	.word	0x40023800
 80046ec:	080075b8 	.word	0x080075b8

080046f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80046f4:	f7ff ffdc 	bl	80046b0 <HAL_RCC_GetHCLKFreq>
 80046f8:	4602      	mov	r2, r0
 80046fa:	4b05      	ldr	r3, [pc, #20]	; (8004710 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	0b5b      	lsrs	r3, r3, #13
 8004700:	f003 0307 	and.w	r3, r3, #7
 8004704:	4903      	ldr	r1, [pc, #12]	; (8004714 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004706:	5ccb      	ldrb	r3, [r1, r3]
 8004708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800470c:	4618      	mov	r0, r3
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40023800 	.word	0x40023800
 8004714:	080075b8 	.word	0x080075b8

08004718 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e041      	b.n	80047ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d106      	bne.n	8004744 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f7fe f85a 	bl	80027f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3304      	adds	r3, #4
 8004754:	4619      	mov	r1, r3
 8004756:	4610      	mov	r0, r2
 8004758:	f000 fb42 	bl	8004de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d001      	beq.n	80047d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e046      	b.n	800485e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a23      	ldr	r2, [pc, #140]	; (800486c <HAL_TIM_Base_Start+0xb4>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d022      	beq.n	8004828 <HAL_TIM_Base_Start+0x70>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ea:	d01d      	beq.n	8004828 <HAL_TIM_Base_Start+0x70>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a1f      	ldr	r2, [pc, #124]	; (8004870 <HAL_TIM_Base_Start+0xb8>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d018      	beq.n	8004828 <HAL_TIM_Base_Start+0x70>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a1e      	ldr	r2, [pc, #120]	; (8004874 <HAL_TIM_Base_Start+0xbc>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d013      	beq.n	8004828 <HAL_TIM_Base_Start+0x70>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a1c      	ldr	r2, [pc, #112]	; (8004878 <HAL_TIM_Base_Start+0xc0>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d00e      	beq.n	8004828 <HAL_TIM_Base_Start+0x70>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a1b      	ldr	r2, [pc, #108]	; (800487c <HAL_TIM_Base_Start+0xc4>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d009      	beq.n	8004828 <HAL_TIM_Base_Start+0x70>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a19      	ldr	r2, [pc, #100]	; (8004880 <HAL_TIM_Base_Start+0xc8>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d004      	beq.n	8004828 <HAL_TIM_Base_Start+0x70>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a18      	ldr	r2, [pc, #96]	; (8004884 <HAL_TIM_Base_Start+0xcc>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d111      	bne.n	800484c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 0307 	and.w	r3, r3, #7
 8004832:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2b06      	cmp	r3, #6
 8004838:	d010      	beq.n	800485c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f042 0201 	orr.w	r2, r2, #1
 8004848:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800484a:	e007      	b.n	800485c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f042 0201 	orr.w	r2, r2, #1
 800485a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3714      	adds	r7, #20
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	40010000 	.word	0x40010000
 8004870:	40000400 	.word	0x40000400
 8004874:	40000800 	.word	0x40000800
 8004878:	40000c00 	.word	0x40000c00
 800487c:	40010400 	.word	0x40010400
 8004880:	40014000 	.word	0x40014000
 8004884:	40001800 	.word	0x40001800

08004888 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e041      	b.n	800491e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d106      	bne.n	80048b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f839 	bl	8004926 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	3304      	adds	r3, #4
 80048c4:	4619      	mov	r1, r3
 80048c6:	4610      	mov	r0, r2
 80048c8:	f000 fa8a 	bl	8004de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <HAL_TIM_PWM_Start+0x24>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	bf14      	ite	ne
 8004958:	2301      	movne	r3, #1
 800495a:	2300      	moveq	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e022      	b.n	80049a6 <HAL_TIM_PWM_Start+0x6a>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d109      	bne.n	800497a <HAL_TIM_PWM_Start+0x3e>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b01      	cmp	r3, #1
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	e015      	b.n	80049a6 <HAL_TIM_PWM_Start+0x6a>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d109      	bne.n	8004994 <HAL_TIM_PWM_Start+0x58>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b01      	cmp	r3, #1
 800498a:	bf14      	ite	ne
 800498c:	2301      	movne	r3, #1
 800498e:	2300      	moveq	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	e008      	b.n	80049a6 <HAL_TIM_PWM_Start+0x6a>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b01      	cmp	r3, #1
 800499e:	bf14      	ite	ne
 80049a0:	2301      	movne	r3, #1
 80049a2:	2300      	moveq	r3, #0
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e07c      	b.n	8004aa8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d104      	bne.n	80049be <HAL_TIM_PWM_Start+0x82>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049bc:	e013      	b.n	80049e6 <HAL_TIM_PWM_Start+0xaa>
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b04      	cmp	r3, #4
 80049c2:	d104      	bne.n	80049ce <HAL_TIM_PWM_Start+0x92>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2202      	movs	r2, #2
 80049c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049cc:	e00b      	b.n	80049e6 <HAL_TIM_PWM_Start+0xaa>
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	2b08      	cmp	r3, #8
 80049d2:	d104      	bne.n	80049de <HAL_TIM_PWM_Start+0xa2>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2202      	movs	r2, #2
 80049d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049dc:	e003      	b.n	80049e6 <HAL_TIM_PWM_Start+0xaa>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2202      	movs	r2, #2
 80049e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2201      	movs	r2, #1
 80049ec:	6839      	ldr	r1, [r7, #0]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 fce0 	bl	80053b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a2d      	ldr	r2, [pc, #180]	; (8004ab0 <HAL_TIM_PWM_Start+0x174>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d004      	beq.n	8004a08 <HAL_TIM_PWM_Start+0xcc>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a2c      	ldr	r2, [pc, #176]	; (8004ab4 <HAL_TIM_PWM_Start+0x178>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d101      	bne.n	8004a0c <HAL_TIM_PWM_Start+0xd0>
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e000      	b.n	8004a0e <HAL_TIM_PWM_Start+0xd2>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d007      	beq.n	8004a22 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a22      	ldr	r2, [pc, #136]	; (8004ab0 <HAL_TIM_PWM_Start+0x174>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d022      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x136>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a34:	d01d      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x136>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a1f      	ldr	r2, [pc, #124]	; (8004ab8 <HAL_TIM_PWM_Start+0x17c>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d018      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x136>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a1d      	ldr	r2, [pc, #116]	; (8004abc <HAL_TIM_PWM_Start+0x180>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d013      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x136>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a1c      	ldr	r2, [pc, #112]	; (8004ac0 <HAL_TIM_PWM_Start+0x184>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d00e      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x136>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a16      	ldr	r2, [pc, #88]	; (8004ab4 <HAL_TIM_PWM_Start+0x178>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d009      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x136>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a18      	ldr	r2, [pc, #96]	; (8004ac4 <HAL_TIM_PWM_Start+0x188>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d004      	beq.n	8004a72 <HAL_TIM_PWM_Start+0x136>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a16      	ldr	r2, [pc, #88]	; (8004ac8 <HAL_TIM_PWM_Start+0x18c>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d111      	bne.n	8004a96 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f003 0307 	and.w	r3, r3, #7
 8004a7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2b06      	cmp	r3, #6
 8004a82:	d010      	beq.n	8004aa6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a94:	e007      	b.n	8004aa6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f042 0201 	orr.w	r2, r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	40010000 	.word	0x40010000
 8004ab4:	40010400 	.word	0x40010400
 8004ab8:	40000400 	.word	0x40000400
 8004abc:	40000800 	.word	0x40000800
 8004ac0:	40000c00 	.word	0x40000c00
 8004ac4:	40014000 	.word	0x40014000
 8004ac8:	40001800 	.word	0x40001800

08004acc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e0ae      	b.n	8004c48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b0c      	cmp	r3, #12
 8004af6:	f200 809f 	bhi.w	8004c38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004afa:	a201      	add	r2, pc, #4	; (adr r2, 8004b00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b00:	08004b35 	.word	0x08004b35
 8004b04:	08004c39 	.word	0x08004c39
 8004b08:	08004c39 	.word	0x08004c39
 8004b0c:	08004c39 	.word	0x08004c39
 8004b10:	08004b75 	.word	0x08004b75
 8004b14:	08004c39 	.word	0x08004c39
 8004b18:	08004c39 	.word	0x08004c39
 8004b1c:	08004c39 	.word	0x08004c39
 8004b20:	08004bb7 	.word	0x08004bb7
 8004b24:	08004c39 	.word	0x08004c39
 8004b28:	08004c39 	.word	0x08004c39
 8004b2c:	08004c39 	.word	0x08004c39
 8004b30:	08004bf7 	.word	0x08004bf7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68b9      	ldr	r1, [r7, #8]
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 f9f0 	bl	8004f20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	699a      	ldr	r2, [r3, #24]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0208 	orr.w	r2, r2, #8
 8004b4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	699a      	ldr	r2, [r3, #24]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 0204 	bic.w	r2, r2, #4
 8004b5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6999      	ldr	r1, [r3, #24]
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	691a      	ldr	r2, [r3, #16]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	619a      	str	r2, [r3, #24]
      break;
 8004b72:	e064      	b.n	8004c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68b9      	ldr	r1, [r7, #8]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 fa40 	bl	8005000 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699a      	ldr	r2, [r3, #24]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	699a      	ldr	r2, [r3, #24]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	6999      	ldr	r1, [r3, #24]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	021a      	lsls	r2, r3, #8
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	430a      	orrs	r2, r1
 8004bb2:	619a      	str	r2, [r3, #24]
      break;
 8004bb4:	e043      	b.n	8004c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f000 fa95 	bl	80050ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	69da      	ldr	r2, [r3, #28]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f042 0208 	orr.w	r2, r2, #8
 8004bd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	69da      	ldr	r2, [r3, #28]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0204 	bic.w	r2, r2, #4
 8004be0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	69d9      	ldr	r1, [r3, #28]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	691a      	ldr	r2, [r3, #16]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	61da      	str	r2, [r3, #28]
      break;
 8004bf4:	e023      	b.n	8004c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68b9      	ldr	r1, [r7, #8]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fae9 	bl	80051d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	69da      	ldr	r2, [r3, #28]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	69da      	ldr	r2, [r3, #28]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	69d9      	ldr	r1, [r3, #28]
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	021a      	lsls	r2, r3, #8
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	61da      	str	r2, [r3, #28]
      break;
 8004c36:	e002      	b.n	8004c3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	75fb      	strb	r3, [r7, #23]
      break;
 8004c3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d101      	bne.n	8004c6c <HAL_TIM_ConfigClockSource+0x1c>
 8004c68:	2302      	movs	r3, #2
 8004c6a:	e0b4      	b.n	8004dd6 <HAL_TIM_ConfigClockSource+0x186>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2202      	movs	r2, #2
 8004c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ca4:	d03e      	beq.n	8004d24 <HAL_TIM_ConfigClockSource+0xd4>
 8004ca6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004caa:	f200 8087 	bhi.w	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004cae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb2:	f000 8086 	beq.w	8004dc2 <HAL_TIM_ConfigClockSource+0x172>
 8004cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cba:	d87f      	bhi.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004cbc:	2b70      	cmp	r3, #112	; 0x70
 8004cbe:	d01a      	beq.n	8004cf6 <HAL_TIM_ConfigClockSource+0xa6>
 8004cc0:	2b70      	cmp	r3, #112	; 0x70
 8004cc2:	d87b      	bhi.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004cc4:	2b60      	cmp	r3, #96	; 0x60
 8004cc6:	d050      	beq.n	8004d6a <HAL_TIM_ConfigClockSource+0x11a>
 8004cc8:	2b60      	cmp	r3, #96	; 0x60
 8004cca:	d877      	bhi.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ccc:	2b50      	cmp	r3, #80	; 0x50
 8004cce:	d03c      	beq.n	8004d4a <HAL_TIM_ConfigClockSource+0xfa>
 8004cd0:	2b50      	cmp	r3, #80	; 0x50
 8004cd2:	d873      	bhi.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004cd4:	2b40      	cmp	r3, #64	; 0x40
 8004cd6:	d058      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x13a>
 8004cd8:	2b40      	cmp	r3, #64	; 0x40
 8004cda:	d86f      	bhi.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004cdc:	2b30      	cmp	r3, #48	; 0x30
 8004cde:	d064      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0x15a>
 8004ce0:	2b30      	cmp	r3, #48	; 0x30
 8004ce2:	d86b      	bhi.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d060      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0x15a>
 8004ce8:	2b20      	cmp	r3, #32
 8004cea:	d867      	bhi.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d05c      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0x15a>
 8004cf0:	2b10      	cmp	r3, #16
 8004cf2:	d05a      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0x15a>
 8004cf4:	e062      	b.n	8004dbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6818      	ldr	r0, [r3, #0]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	6899      	ldr	r1, [r3, #8]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	f000 fb35 	bl	8005374 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68ba      	ldr	r2, [r7, #8]
 8004d20:	609a      	str	r2, [r3, #8]
      break;
 8004d22:	e04f      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6818      	ldr	r0, [r3, #0]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	6899      	ldr	r1, [r3, #8]
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	f000 fb1e 	bl	8005374 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689a      	ldr	r2, [r3, #8]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d46:	609a      	str	r2, [r3, #8]
      break;
 8004d48:	e03c      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6818      	ldr	r0, [r3, #0]
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	6859      	ldr	r1, [r3, #4]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	461a      	mov	r2, r3
 8004d58:	f000 fa92 	bl	8005280 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2150      	movs	r1, #80	; 0x50
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 faeb 	bl	800533e <TIM_ITRx_SetConfig>
      break;
 8004d68:	e02c      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6818      	ldr	r0, [r3, #0]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	6859      	ldr	r1, [r3, #4]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	461a      	mov	r2, r3
 8004d78:	f000 fab1 	bl	80052de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2160      	movs	r1, #96	; 0x60
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 fadb 	bl	800533e <TIM_ITRx_SetConfig>
      break;
 8004d88:	e01c      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6859      	ldr	r1, [r3, #4]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	461a      	mov	r2, r3
 8004d98:	f000 fa72 	bl	8005280 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2140      	movs	r1, #64	; 0x40
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 facb 	bl	800533e <TIM_ITRx_SetConfig>
      break;
 8004da8:	e00c      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4619      	mov	r1, r3
 8004db4:	4610      	mov	r0, r2
 8004db6:	f000 fac2 	bl	800533e <TIM_ITRx_SetConfig>
      break;
 8004dba:	e003      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc0:	e000      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
	...

08004de0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a40      	ldr	r2, [pc, #256]	; (8004ef4 <TIM_Base_SetConfig+0x114>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d013      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dfe:	d00f      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a3d      	ldr	r2, [pc, #244]	; (8004ef8 <TIM_Base_SetConfig+0x118>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d00b      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a3c      	ldr	r2, [pc, #240]	; (8004efc <TIM_Base_SetConfig+0x11c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d007      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a3b      	ldr	r2, [pc, #236]	; (8004f00 <TIM_Base_SetConfig+0x120>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d003      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a3a      	ldr	r2, [pc, #232]	; (8004f04 <TIM_Base_SetConfig+0x124>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d108      	bne.n	8004e32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a2f      	ldr	r2, [pc, #188]	; (8004ef4 <TIM_Base_SetConfig+0x114>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d02b      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e40:	d027      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a2c      	ldr	r2, [pc, #176]	; (8004ef8 <TIM_Base_SetConfig+0x118>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d023      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a2b      	ldr	r2, [pc, #172]	; (8004efc <TIM_Base_SetConfig+0x11c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d01f      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a2a      	ldr	r2, [pc, #168]	; (8004f00 <TIM_Base_SetConfig+0x120>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d01b      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a29      	ldr	r2, [pc, #164]	; (8004f04 <TIM_Base_SetConfig+0x124>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d017      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a28      	ldr	r2, [pc, #160]	; (8004f08 <TIM_Base_SetConfig+0x128>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d013      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a27      	ldr	r2, [pc, #156]	; (8004f0c <TIM_Base_SetConfig+0x12c>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d00f      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a26      	ldr	r2, [pc, #152]	; (8004f10 <TIM_Base_SetConfig+0x130>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00b      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a25      	ldr	r2, [pc, #148]	; (8004f14 <TIM_Base_SetConfig+0x134>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d007      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a24      	ldr	r2, [pc, #144]	; (8004f18 <TIM_Base_SetConfig+0x138>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d003      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a23      	ldr	r2, [pc, #140]	; (8004f1c <TIM_Base_SetConfig+0x13c>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d108      	bne.n	8004ea4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a0a      	ldr	r2, [pc, #40]	; (8004ef4 <TIM_Base_SetConfig+0x114>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d003      	beq.n	8004ed8 <TIM_Base_SetConfig+0xf8>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a0c      	ldr	r2, [pc, #48]	; (8004f04 <TIM_Base_SetConfig+0x124>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d103      	bne.n	8004ee0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	691a      	ldr	r2, [r3, #16]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	615a      	str	r2, [r3, #20]
}
 8004ee6:	bf00      	nop
 8004ee8:	3714      	adds	r7, #20
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	40010000 	.word	0x40010000
 8004ef8:	40000400 	.word	0x40000400
 8004efc:	40000800 	.word	0x40000800
 8004f00:	40000c00 	.word	0x40000c00
 8004f04:	40010400 	.word	0x40010400
 8004f08:	40014000 	.word	0x40014000
 8004f0c:	40014400 	.word	0x40014400
 8004f10:	40014800 	.word	0x40014800
 8004f14:	40001800 	.word	0x40001800
 8004f18:	40001c00 	.word	0x40001c00
 8004f1c:	40002000 	.word	0x40002000

08004f20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b087      	sub	sp, #28
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	f023 0201 	bic.w	r2, r3, #1
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f023 0303 	bic.w	r3, r3, #3
 8004f56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f023 0302 	bic.w	r3, r3, #2
 8004f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a20      	ldr	r2, [pc, #128]	; (8004ff8 <TIM_OC1_SetConfig+0xd8>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d003      	beq.n	8004f84 <TIM_OC1_SetConfig+0x64>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a1f      	ldr	r2, [pc, #124]	; (8004ffc <TIM_OC1_SetConfig+0xdc>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d10c      	bne.n	8004f9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f023 0308 	bic.w	r3, r3, #8
 8004f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f023 0304 	bic.w	r3, r3, #4
 8004f9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a15      	ldr	r2, [pc, #84]	; (8004ff8 <TIM_OC1_SetConfig+0xd8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d003      	beq.n	8004fae <TIM_OC1_SetConfig+0x8e>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a14      	ldr	r2, [pc, #80]	; (8004ffc <TIM_OC1_SetConfig+0xdc>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d111      	bne.n	8004fd2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	621a      	str	r2, [r3, #32]
}
 8004fec:	bf00      	nop
 8004fee:	371c      	adds	r7, #28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	40010400 	.word	0x40010400

08005000 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005000:	b480      	push	{r7}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	f023 0210 	bic.w	r2, r3, #16
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800502e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	021b      	lsls	r3, r3, #8
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	f023 0320 	bic.w	r3, r3, #32
 800504a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	011b      	lsls	r3, r3, #4
 8005052:	697a      	ldr	r2, [r7, #20]
 8005054:	4313      	orrs	r3, r2
 8005056:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a22      	ldr	r2, [pc, #136]	; (80050e4 <TIM_OC2_SetConfig+0xe4>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d003      	beq.n	8005068 <TIM_OC2_SetConfig+0x68>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a21      	ldr	r2, [pc, #132]	; (80050e8 <TIM_OC2_SetConfig+0xe8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d10d      	bne.n	8005084 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800506e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	011b      	lsls	r3, r3, #4
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	4313      	orrs	r3, r2
 800507a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005082:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a17      	ldr	r2, [pc, #92]	; (80050e4 <TIM_OC2_SetConfig+0xe4>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d003      	beq.n	8005094 <TIM_OC2_SetConfig+0x94>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a16      	ldr	r2, [pc, #88]	; (80050e8 <TIM_OC2_SetConfig+0xe8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d113      	bne.n	80050bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800509a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	699b      	ldr	r3, [r3, #24]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	697a      	ldr	r2, [r7, #20]
 80050d4:	621a      	str	r2, [r3, #32]
}
 80050d6:	bf00      	nop
 80050d8:	371c      	adds	r7, #28
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40010000 	.word	0x40010000
 80050e8:	40010400 	.word	0x40010400

080050ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b087      	sub	sp, #28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	69db      	ldr	r3, [r3, #28]
 8005112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f023 0303 	bic.w	r3, r3, #3
 8005122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	4313      	orrs	r3, r2
 800512c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	021b      	lsls	r3, r3, #8
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	4313      	orrs	r3, r2
 8005140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a21      	ldr	r2, [pc, #132]	; (80051cc <TIM_OC3_SetConfig+0xe0>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d003      	beq.n	8005152 <TIM_OC3_SetConfig+0x66>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a20      	ldr	r2, [pc, #128]	; (80051d0 <TIM_OC3_SetConfig+0xe4>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d10d      	bne.n	800516e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	4313      	orrs	r3, r2
 8005164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800516c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a16      	ldr	r2, [pc, #88]	; (80051cc <TIM_OC3_SetConfig+0xe0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d003      	beq.n	800517e <TIM_OC3_SetConfig+0x92>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a15      	ldr	r2, [pc, #84]	; (80051d0 <TIM_OC3_SetConfig+0xe4>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d113      	bne.n	80051a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800518c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	011b      	lsls	r3, r3, #4
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	4313      	orrs	r3, r2
 8005198:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	011b      	lsls	r3, r3, #4
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	697a      	ldr	r2, [r7, #20]
 80051be:	621a      	str	r2, [r3, #32]
}
 80051c0:	bf00      	nop
 80051c2:	371c      	adds	r7, #28
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr
 80051cc:	40010000 	.word	0x40010000
 80051d0:	40010400 	.word	0x40010400

080051d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800520a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	021b      	lsls	r3, r3, #8
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	4313      	orrs	r3, r2
 8005216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800521e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	031b      	lsls	r3, r3, #12
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	4313      	orrs	r3, r2
 800522a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a12      	ldr	r2, [pc, #72]	; (8005278 <TIM_OC4_SetConfig+0xa4>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d003      	beq.n	800523c <TIM_OC4_SetConfig+0x68>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a11      	ldr	r2, [pc, #68]	; (800527c <TIM_OC4_SetConfig+0xa8>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d109      	bne.n	8005250 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005242:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	695b      	ldr	r3, [r3, #20]
 8005248:	019b      	lsls	r3, r3, #6
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	4313      	orrs	r3, r2
 800524e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	685a      	ldr	r2, [r3, #4]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	621a      	str	r2, [r3, #32]
}
 800526a:	bf00      	nop
 800526c:	371c      	adds	r7, #28
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	40010000 	.word	0x40010000
 800527c:	40010400 	.word	0x40010400

08005280 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	f023 0201 	bic.w	r2, r3, #1
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	011b      	lsls	r3, r3, #4
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f023 030a 	bic.w	r3, r3, #10
 80052bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	621a      	str	r2, [r3, #32]
}
 80052d2:	bf00      	nop
 80052d4:	371c      	adds	r7, #28
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052de:	b480      	push	{r7}
 80052e0:	b087      	sub	sp, #28
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	60f8      	str	r0, [r7, #12]
 80052e6:	60b9      	str	r1, [r7, #8]
 80052e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f023 0210 	bic.w	r2, r3, #16
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6a1b      	ldr	r3, [r3, #32]
 8005300:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005308:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	031b      	lsls	r3, r3, #12
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	4313      	orrs	r3, r2
 8005312:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800531a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	011b      	lsls	r3, r3, #4
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	4313      	orrs	r3, r2
 8005324:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	621a      	str	r2, [r3, #32]
}
 8005332:	bf00      	nop
 8005334:	371c      	adds	r7, #28
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800533e:	b480      	push	{r7}
 8005340:	b085      	sub	sp, #20
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
 8005346:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005354:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	4313      	orrs	r3, r2
 800535c:	f043 0307 	orr.w	r3, r3, #7
 8005360:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	609a      	str	r2, [r3, #8]
}
 8005368:	bf00      	nop
 800536a:	3714      	adds	r7, #20
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005374:	b480      	push	{r7}
 8005376:	b087      	sub	sp, #28
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
 8005380:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800538e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	021a      	lsls	r2, r3, #8
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	431a      	orrs	r2, r3
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	4313      	orrs	r3, r2
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	4313      	orrs	r3, r2
 80053a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	609a      	str	r2, [r3, #8]
}
 80053a8:	bf00      	nop
 80053aa:	371c      	adds	r7, #28
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b087      	sub	sp, #28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 031f 	and.w	r3, r3, #31
 80053c6:	2201      	movs	r2, #1
 80053c8:	fa02 f303 	lsl.w	r3, r2, r3
 80053cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6a1a      	ldr	r2, [r3, #32]
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	43db      	mvns	r3, r3
 80053d6:	401a      	ands	r2, r3
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6a1a      	ldr	r2, [r3, #32]
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	f003 031f 	and.w	r3, r3, #31
 80053e6:	6879      	ldr	r1, [r7, #4]
 80053e8:	fa01 f303 	lsl.w	r3, r1, r3
 80053ec:	431a      	orrs	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	621a      	str	r2, [r3, #32]
}
 80053f2:	bf00      	nop
 80053f4:	371c      	adds	r7, #28
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
	...

08005400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005414:	2302      	movs	r3, #2
 8005416:	e05a      	b.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800543e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	4313      	orrs	r3, r2
 8005448:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a21      	ldr	r2, [pc, #132]	; (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d022      	beq.n	80054a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005464:	d01d      	beq.n	80054a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a1d      	ldr	r2, [pc, #116]	; (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d018      	beq.n	80054a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a1b      	ldr	r2, [pc, #108]	; (80054e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d013      	beq.n	80054a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a1a      	ldr	r2, [pc, #104]	; (80054e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d00e      	beq.n	80054a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a18      	ldr	r2, [pc, #96]	; (80054ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d009      	beq.n	80054a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a17      	ldr	r2, [pc, #92]	; (80054f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d004      	beq.n	80054a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a15      	ldr	r2, [pc, #84]	; (80054f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d10c      	bne.n	80054bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3714      	adds	r7, #20
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	40010000 	.word	0x40010000
 80054e0:	40000400 	.word	0x40000400
 80054e4:	40000800 	.word	0x40000800
 80054e8:	40000c00 	.word	0x40000c00
 80054ec:	40010400 	.word	0x40010400
 80054f0:	40014000 	.word	0x40014000
 80054f4:	40001800 	.word	0x40001800

080054f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005502:	2300      	movs	r3, #0
 8005504:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800550c:	2b01      	cmp	r3, #1
 800550e:	d101      	bne.n	8005514 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005510:	2302      	movs	r3, #2
 8005512:	e03d      	b.n	8005590 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	4313      	orrs	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	4313      	orrs	r3, r2
 8005536:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	4313      	orrs	r3, r2
 8005544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4313      	orrs	r3, r2
 8005552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	4313      	orrs	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	4313      	orrs	r3, r2
 800557c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3714      	adds	r7, #20
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e03f      	b.n	800562e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d106      	bne.n	80055c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7fd faea 	bl	8002b9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2224      	movs	r2, #36	; 0x24
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68da      	ldr	r2, [r3, #12]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 fe1d 	bl	8006220 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	691a      	ldr	r2, [r3, #16]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695a      	ldr	r2, [r3, #20]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005604:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005614:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2220      	movs	r2, #32
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b08a      	sub	sp, #40	; 0x28
 800563a:	af02      	add	r7, sp, #8
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	603b      	str	r3, [r7, #0]
 8005642:	4613      	mov	r3, r2
 8005644:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b20      	cmp	r3, #32
 8005654:	d17c      	bne.n	8005750 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d002      	beq.n	8005662 <HAL_UART_Transmit+0x2c>
 800565c:	88fb      	ldrh	r3, [r7, #6]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e075      	b.n	8005752 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_UART_Transmit+0x3e>
 8005670:	2302      	movs	r3, #2
 8005672:	e06e      	b.n	8005752 <HAL_UART_Transmit+0x11c>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2221      	movs	r2, #33	; 0x21
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800568a:	f7fd fc4b 	bl	8002f24 <HAL_GetTick>
 800568e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	88fa      	ldrh	r2, [r7, #6]
 8005694:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	88fa      	ldrh	r2, [r7, #6]
 800569a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056a4:	d108      	bne.n	80056b8 <HAL_UART_Transmit+0x82>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d104      	bne.n	80056b8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	61bb      	str	r3, [r7, #24]
 80056b6:	e003      	b.n	80056c0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80056c8:	e02a      	b.n	8005720 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	2200      	movs	r2, #0
 80056d2:	2180      	movs	r1, #128	; 0x80
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 fb9b 	bl	8005e10 <UART_WaitOnFlagUntilTimeout>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e036      	b.n	8005752 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10b      	bne.n	8005702 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	881b      	ldrh	r3, [r3, #0]
 80056ee:	461a      	mov	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	3302      	adds	r3, #2
 80056fe:	61bb      	str	r3, [r7, #24]
 8005700:	e007      	b.n	8005712 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	781a      	ldrb	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	3301      	adds	r3, #1
 8005710:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1cf      	bne.n	80056ca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2200      	movs	r2, #0
 8005732:	2140      	movs	r1, #64	; 0x40
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 fb6b 	bl	8005e10 <UART_WaitOnFlagUntilTimeout>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e006      	b.n	8005752 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	e000      	b.n	8005752 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005750:	2302      	movs	r3, #2
  }
}
 8005752:	4618      	mov	r0, r3
 8005754:	3720      	adds	r7, #32
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b08a      	sub	sp, #40	; 0x28
 800575e:	af02      	add	r7, sp, #8
 8005760:	60f8      	str	r0, [r7, #12]
 8005762:	60b9      	str	r1, [r7, #8]
 8005764:	603b      	str	r3, [r7, #0]
 8005766:	4613      	mov	r3, r2
 8005768:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800576a:	2300      	movs	r3, #0
 800576c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b20      	cmp	r3, #32
 8005778:	f040 808c 	bne.w	8005894 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <HAL_UART_Receive+0x2e>
 8005782:	88fb      	ldrh	r3, [r7, #6]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d101      	bne.n	800578c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e084      	b.n	8005896 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005792:	2b01      	cmp	r3, #1
 8005794:	d101      	bne.n	800579a <HAL_UART_Receive+0x40>
 8005796:	2302      	movs	r3, #2
 8005798:	e07d      	b.n	8005896 <HAL_UART_Receive+0x13c>
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2201      	movs	r2, #1
 800579e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2222      	movs	r2, #34	; 0x22
 80057ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057b6:	f7fd fbb5 	bl	8002f24 <HAL_GetTick>
 80057ba:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	88fa      	ldrh	r2, [r7, #6]
 80057c0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	88fa      	ldrh	r2, [r7, #6]
 80057c6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057d0:	d108      	bne.n	80057e4 <HAL_UART_Receive+0x8a>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d104      	bne.n	80057e4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80057da:	2300      	movs	r3, #0
 80057dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	61bb      	str	r3, [r7, #24]
 80057e2:	e003      	b.n	80057ec <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057e8:	2300      	movs	r3, #0
 80057ea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80057f4:	e043      	b.n	800587e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2200      	movs	r2, #0
 80057fe:	2120      	movs	r1, #32
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 fb05 	bl	8005e10 <UART_WaitOnFlagUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e042      	b.n	8005896 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10c      	bne.n	8005830 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	b29b      	uxth	r3, r3
 800581e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005822:	b29a      	uxth	r2, r3
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	3302      	adds	r3, #2
 800582c:	61bb      	str	r3, [r7, #24]
 800582e:	e01f      	b.n	8005870 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005838:	d007      	beq.n	800584a <HAL_UART_Receive+0xf0>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10a      	bne.n	8005858 <HAL_UART_Receive+0xfe>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	b2da      	uxtb	r2, r3
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	701a      	strb	r2, [r3, #0]
 8005856:	e008      	b.n	800586a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	b2db      	uxtb	r3, r3
 8005860:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005864:	b2da      	uxtb	r2, r3
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	3301      	adds	r3, #1
 800586e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005874:	b29b      	uxth	r3, r3
 8005876:	3b01      	subs	r3, #1
 8005878:	b29a      	uxth	r2, r3
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005882:	b29b      	uxth	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1b6      	bne.n	80057f6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2220      	movs	r2, #32
 800588c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8005890:	2300      	movs	r3, #0
 8005892:	e000      	b.n	8005896 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8005894:	2302      	movs	r3, #2
  }
}
 8005896:	4618      	mov	r0, r3
 8005898:	3720      	adds	r7, #32
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
	...

080058a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b0ba      	sub	sp, #232	; 0xe8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80058d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058d6:	f003 030f 	and.w	r3, r3, #15
 80058da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80058de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10f      	bne.n	8005906 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058ea:	f003 0320 	and.w	r3, r3, #32
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d009      	beq.n	8005906 <HAL_UART_IRQHandler+0x66>
 80058f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058f6:	f003 0320 	and.w	r3, r3, #32
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d003      	beq.n	8005906 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fbd3 	bl	80060aa <UART_Receive_IT>
      return;
 8005904:	e256      	b.n	8005db4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005906:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800590a:	2b00      	cmp	r3, #0
 800590c:	f000 80de 	beq.w	8005acc <HAL_UART_IRQHandler+0x22c>
 8005910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d106      	bne.n	800592a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800591c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005920:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 80d1 	beq.w	8005acc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800592a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00b      	beq.n	800594e <HAL_UART_IRQHandler+0xae>
 8005936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800593a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800593e:	2b00      	cmp	r3, #0
 8005940:	d005      	beq.n	800594e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005946:	f043 0201 	orr.w	r2, r3, #1
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800594e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005952:	f003 0304 	and.w	r3, r3, #4
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00b      	beq.n	8005972 <HAL_UART_IRQHandler+0xd2>
 800595a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d005      	beq.n	8005972 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596a:	f043 0202 	orr.w	r2, r3, #2
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00b      	beq.n	8005996 <HAL_UART_IRQHandler+0xf6>
 800597e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	d005      	beq.n	8005996 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	f043 0204 	orr.w	r2, r3, #4
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800599a:	f003 0308 	and.w	r3, r3, #8
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d011      	beq.n	80059c6 <HAL_UART_IRQHandler+0x126>
 80059a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d105      	bne.n	80059ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80059ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059b2:	f003 0301 	and.w	r3, r3, #1
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d005      	beq.n	80059c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059be:	f043 0208 	orr.w	r2, r3, #8
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 81ed 	beq.w	8005daa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059d4:	f003 0320 	and.w	r3, r3, #32
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d008      	beq.n	80059ee <HAL_UART_IRQHandler+0x14e>
 80059dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059e0:	f003 0320 	and.w	r3, r3, #32
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 fb5e 	bl	80060aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059f8:	2b40      	cmp	r3, #64	; 0x40
 80059fa:	bf0c      	ite	eq
 80059fc:	2301      	moveq	r3, #1
 80059fe:	2300      	movne	r3, #0
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0a:	f003 0308 	and.w	r3, r3, #8
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d103      	bne.n	8005a1a <HAL_UART_IRQHandler+0x17a>
 8005a12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d04f      	beq.n	8005aba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 fa66 	bl	8005eec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2a:	2b40      	cmp	r3, #64	; 0x40
 8005a2c:	d141      	bne.n	8005ab2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3314      	adds	r3, #20
 8005a34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a38:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005a3c:	e853 3f00 	ldrex	r3, [r3]
 8005a40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005a44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005a48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3314      	adds	r3, #20
 8005a56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005a5a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005a5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005a66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005a72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1d9      	bne.n	8005a2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d013      	beq.n	8005aaa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a86:	4a7d      	ldr	r2, [pc, #500]	; (8005c7c <HAL_UART_IRQHandler+0x3dc>)
 8005a88:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7fd ffc5 	bl	8003a1e <HAL_DMA_Abort_IT>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d016      	beq.n	8005ac8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa8:	e00e      	b.n	8005ac8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f99a 	bl	8005de4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab0:	e00a      	b.n	8005ac8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f996 	bl	8005de4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab8:	e006      	b.n	8005ac8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f992 	bl	8005de4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005ac6:	e170      	b.n	8005daa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac8:	bf00      	nop
    return;
 8005aca:	e16e      	b.n	8005daa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	f040 814a 	bne.w	8005d6a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ada:	f003 0310 	and.w	r3, r3, #16
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 8143 	beq.w	8005d6a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ae8:	f003 0310 	and.w	r3, r3, #16
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 813c 	beq.w	8005d6a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005af2:	2300      	movs	r3, #0
 8005af4:	60bb      	str	r3, [r7, #8]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60bb      	str	r3, [r7, #8]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	60bb      	str	r3, [r7, #8]
 8005b06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b40      	cmp	r3, #64	; 0x40
 8005b14:	f040 80b4 	bne.w	8005c80 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005b24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f000 8140 	beq.w	8005dae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005b36:	429a      	cmp	r2, r3
 8005b38:	f080 8139 	bcs.w	8005dae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005b42:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b48:	69db      	ldr	r3, [r3, #28]
 8005b4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b4e:	f000 8088 	beq.w	8005c62 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	330c      	adds	r3, #12
 8005b58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b60:	e853 3f00 	ldrex	r3, [r3]
 8005b64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005b68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005b6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	330c      	adds	r3, #12
 8005b7a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005b7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005b82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b86:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005b8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005b96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1d9      	bne.n	8005b52 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	3314      	adds	r3, #20
 8005ba4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ba8:	e853 3f00 	ldrex	r3, [r3]
 8005bac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005bae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005bb0:	f023 0301 	bic.w	r3, r3, #1
 8005bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3314      	adds	r3, #20
 8005bbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005bc2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005bc6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005bca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005bce:	e841 2300 	strex	r3, r2, [r1]
 8005bd2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005bd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1e1      	bne.n	8005b9e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3314      	adds	r3, #20
 8005be0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005be4:	e853 3f00 	ldrex	r3, [r3]
 8005be8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005bea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005bec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bf0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	3314      	adds	r3, #20
 8005bfa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005bfe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005c00:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c02:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005c04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005c06:	e841 2300 	strex	r3, r2, [r1]
 8005c0a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005c0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1e3      	bne.n	8005bda <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2220      	movs	r2, #32
 8005c16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	330c      	adds	r3, #12
 8005c26:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c2a:	e853 3f00 	ldrex	r3, [r3]
 8005c2e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005c30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c32:	f023 0310 	bic.w	r3, r3, #16
 8005c36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	330c      	adds	r3, #12
 8005c40:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005c44:	65ba      	str	r2, [r7, #88]	; 0x58
 8005c46:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005c4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c4c:	e841 2300 	strex	r3, r2, [r1]
 8005c50:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1e3      	bne.n	8005c20 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7fd fe6e 	bl	800393e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	4619      	mov	r1, r3
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f8c0 	bl	8005df8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c78:	e099      	b.n	8005dae <HAL_UART_IRQHandler+0x50e>
 8005c7a:	bf00      	nop
 8005c7c:	08005fb3 	.word	0x08005fb3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f000 808b 	beq.w	8005db2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005c9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f000 8086 	beq.w	8005db2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	330c      	adds	r3, #12
 8005cac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cb0:	e853 3f00 	ldrex	r3, [r3]
 8005cb4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cb8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cbc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	330c      	adds	r3, #12
 8005cc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005cca:	647a      	str	r2, [r7, #68]	; 0x44
 8005ccc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005cd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005cd2:	e841 2300 	strex	r3, r2, [r1]
 8005cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005cd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1e3      	bne.n	8005ca6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	3314      	adds	r3, #20
 8005ce4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce8:	e853 3f00 	ldrex	r3, [r3]
 8005cec:	623b      	str	r3, [r7, #32]
   return(result);
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	f023 0301 	bic.w	r3, r3, #1
 8005cf4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3314      	adds	r3, #20
 8005cfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005d02:	633a      	str	r2, [r7, #48]	; 0x30
 8005d04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e3      	bne.n	8005cde <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	330c      	adds	r3, #12
 8005d2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	e853 3f00 	ldrex	r3, [r3]
 8005d32:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f023 0310 	bic.w	r3, r3, #16
 8005d3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	330c      	adds	r3, #12
 8005d44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005d48:	61fa      	str	r2, [r7, #28]
 8005d4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4c:	69b9      	ldr	r1, [r7, #24]
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	e841 2300 	strex	r3, r2, [r1]
 8005d54:	617b      	str	r3, [r7, #20]
   return(result);
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1e3      	bne.n	8005d24 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d60:	4619      	mov	r1, r3
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f848 	bl	8005df8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d68:	e023      	b.n	8005db2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d009      	beq.n	8005d8a <HAL_UART_IRQHandler+0x4ea>
 8005d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f929 	bl	8005fda <UART_Transmit_IT>
    return;
 8005d88:	e014      	b.n	8005db4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00e      	beq.n	8005db4 <HAL_UART_IRQHandler+0x514>
 8005d96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d008      	beq.n	8005db4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f969 	bl	800607a <UART_EndTransmit_IT>
    return;
 8005da8:	e004      	b.n	8005db4 <HAL_UART_IRQHandler+0x514>
    return;
 8005daa:	bf00      	nop
 8005dac:	e002      	b.n	8005db4 <HAL_UART_IRQHandler+0x514>
      return;
 8005dae:	bf00      	nop
 8005db0:	e000      	b.n	8005db4 <HAL_UART_IRQHandler+0x514>
      return;
 8005db2:	bf00      	nop
  }
}
 8005db4:	37e8      	adds	r7, #232	; 0xe8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop

08005dbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005dd8:	bf00      	nop
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005dec:	bf00      	nop
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	460b      	mov	r3, r1
 8005e02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b090      	sub	sp, #64	; 0x40
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	603b      	str	r3, [r7, #0]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e20:	e050      	b.n	8005ec4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e28:	d04c      	beq.n	8005ec4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005e2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d007      	beq.n	8005e40 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e30:	f7fd f878 	bl	8002f24 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d241      	bcs.n	8005ec4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	330c      	adds	r3, #12
 8005e46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4a:	e853 3f00 	ldrex	r3, [r3]
 8005e4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	330c      	adds	r3, #12
 8005e5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e60:	637a      	str	r2, [r7, #52]	; 0x34
 8005e62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e68:	e841 2300 	strex	r3, r2, [r1]
 8005e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1e5      	bne.n	8005e40 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	3314      	adds	r3, #20
 8005e7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	e853 3f00 	ldrex	r3, [r3]
 8005e82:	613b      	str	r3, [r7, #16]
   return(result);
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	f023 0301 	bic.w	r3, r3, #1
 8005e8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	3314      	adds	r3, #20
 8005e92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e94:	623a      	str	r2, [r7, #32]
 8005e96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e98:	69f9      	ldr	r1, [r7, #28]
 8005e9a:	6a3a      	ldr	r2, [r7, #32]
 8005e9c:	e841 2300 	strex	r3, r2, [r1]
 8005ea0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1e5      	bne.n	8005e74 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2220      	movs	r2, #32
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e00f      	b.n	8005ee4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	4013      	ands	r3, r2
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	bf0c      	ite	eq
 8005ed4:	2301      	moveq	r3, #1
 8005ed6:	2300      	movne	r3, #0
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	461a      	mov	r2, r3
 8005edc:	79fb      	ldrb	r3, [r7, #7]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d09f      	beq.n	8005e22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3740      	adds	r7, #64	; 0x40
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b095      	sub	sp, #84	; 0x54
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	330c      	adds	r3, #12
 8005efa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005efe:	e853 3f00 	ldrex	r3, [r3]
 8005f02:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f06:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	330c      	adds	r3, #12
 8005f12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f14:	643a      	str	r2, [r7, #64]	; 0x40
 8005f16:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f18:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f1c:	e841 2300 	strex	r3, r2, [r1]
 8005f20:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1e5      	bne.n	8005ef4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3314      	adds	r3, #20
 8005f2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f30:	6a3b      	ldr	r3, [r7, #32]
 8005f32:	e853 3f00 	ldrex	r3, [r3]
 8005f36:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	f023 0301 	bic.w	r3, r3, #1
 8005f3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3314      	adds	r3, #20
 8005f46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f48:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f50:	e841 2300 	strex	r3, r2, [r1]
 8005f54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d1e5      	bne.n	8005f28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d119      	bne.n	8005f98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	330c      	adds	r3, #12
 8005f6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	e853 3f00 	ldrex	r3, [r3]
 8005f72:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f023 0310 	bic.w	r3, r3, #16
 8005f7a:	647b      	str	r3, [r7, #68]	; 0x44
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	330c      	adds	r3, #12
 8005f82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f84:	61ba      	str	r2, [r7, #24]
 8005f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f88:	6979      	ldr	r1, [r7, #20]
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	e841 2300 	strex	r3, r2, [r1]
 8005f90:	613b      	str	r3, [r7, #16]
   return(result);
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e5      	bne.n	8005f64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005fa6:	bf00      	nop
 8005fa8:	3754      	adds	r7, #84	; 0x54
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr

08005fb2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b084      	sub	sp, #16
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fbe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f7ff ff09 	bl	8005de4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fd2:	bf00      	nop
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b085      	sub	sp, #20
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b21      	cmp	r3, #33	; 0x21
 8005fec:	d13e      	bne.n	800606c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ff6:	d114      	bne.n	8006022 <UART_Transmit_IT+0x48>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d110      	bne.n	8006022 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	461a      	mov	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006014:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	1c9a      	adds	r2, r3, #2
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	621a      	str	r2, [r3, #32]
 8006020:	e008      	b.n	8006034 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	1c59      	adds	r1, r3, #1
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	6211      	str	r1, [r2, #32]
 800602c:	781a      	ldrb	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006038:	b29b      	uxth	r3, r3
 800603a:	3b01      	subs	r3, #1
 800603c:	b29b      	uxth	r3, r3
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	4619      	mov	r1, r3
 8006042:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006044:	2b00      	cmp	r3, #0
 8006046:	d10f      	bne.n	8006068 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68da      	ldr	r2, [r3, #12]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006056:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68da      	ldr	r2, [r3, #12]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006066:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006068:	2300      	movs	r3, #0
 800606a:	e000      	b.n	800606e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800606c:	2302      	movs	r3, #2
  }
}
 800606e:	4618      	mov	r0, r3
 8006070:	3714      	adds	r7, #20
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b082      	sub	sp, #8
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68da      	ldr	r2, [r3, #12]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006090:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2220      	movs	r2, #32
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f7ff fe8e 	bl	8005dbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3708      	adds	r7, #8
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}

080060aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060aa:	b580      	push	{r7, lr}
 80060ac:	b08c      	sub	sp, #48	; 0x30
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b22      	cmp	r3, #34	; 0x22
 80060bc:	f040 80ab 	bne.w	8006216 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060c8:	d117      	bne.n	80060fa <UART_Receive_IT+0x50>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d113      	bne.n	80060fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80060d2:	2300      	movs	r3, #0
 80060d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060da:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f2:	1c9a      	adds	r2, r3, #2
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	629a      	str	r2, [r3, #40]	; 0x28
 80060f8:	e026      	b.n	8006148 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006100:	2300      	movs	r3, #0
 8006102:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800610c:	d007      	beq.n	800611e <UART_Receive_IT+0x74>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10a      	bne.n	800612c <UART_Receive_IT+0x82>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d106      	bne.n	800612c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	b2da      	uxtb	r2, r3
 8006126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	e008      	b.n	800613e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006138:	b2da      	uxtb	r2, r3
 800613a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800613c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800614c:	b29b      	uxth	r3, r3
 800614e:	3b01      	subs	r3, #1
 8006150:	b29b      	uxth	r3, r3
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	4619      	mov	r1, r3
 8006156:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006158:	2b00      	cmp	r3, #0
 800615a:	d15a      	bne.n	8006212 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0220 	bic.w	r2, r2, #32
 800616a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68da      	ldr	r2, [r3, #12]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800617a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	695a      	ldr	r2, [r3, #20]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f022 0201 	bic.w	r2, r2, #1
 800618a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2220      	movs	r2, #32
 8006190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006198:	2b01      	cmp	r3, #1
 800619a:	d135      	bne.n	8006208 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	330c      	adds	r3, #12
 80061a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	e853 3f00 	ldrex	r3, [r3]
 80061b0:	613b      	str	r3, [r7, #16]
   return(result);
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	f023 0310 	bic.w	r3, r3, #16
 80061b8:	627b      	str	r3, [r7, #36]	; 0x24
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	330c      	adds	r3, #12
 80061c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061c2:	623a      	str	r2, [r7, #32]
 80061c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c6:	69f9      	ldr	r1, [r7, #28]
 80061c8:	6a3a      	ldr	r2, [r7, #32]
 80061ca:	e841 2300 	strex	r3, r2, [r1]
 80061ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1e5      	bne.n	80061a2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0310 	and.w	r3, r3, #16
 80061e0:	2b10      	cmp	r3, #16
 80061e2:	d10a      	bne.n	80061fa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061e4:	2300      	movs	r3, #0
 80061e6:	60fb      	str	r3, [r7, #12]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	60fb      	str	r3, [r7, #12]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	60fb      	str	r3, [r7, #12]
 80061f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061fe:	4619      	mov	r1, r3
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f7ff fdf9 	bl	8005df8 <HAL_UARTEx_RxEventCallback>
 8006206:	e002      	b.n	800620e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f7ff fde1 	bl	8005dd0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800620e:	2300      	movs	r3, #0
 8006210:	e002      	b.n	8006218 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006212:	2300      	movs	r3, #0
 8006214:	e000      	b.n	8006218 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006216:	2302      	movs	r3, #2
  }
}
 8006218:	4618      	mov	r0, r3
 800621a:	3730      	adds	r7, #48	; 0x30
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006224:	b09f      	sub	sp, #124	; 0x7c
 8006226:	af00      	add	r7, sp, #0
 8006228:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800622a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006236:	68d9      	ldr	r1, [r3, #12]
 8006238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	ea40 0301 	orr.w	r3, r0, r1
 8006240:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006242:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006244:	689a      	ldr	r2, [r3, #8]
 8006246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	431a      	orrs	r2, r3
 800624c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800624e:	695b      	ldr	r3, [r3, #20]
 8006250:	431a      	orrs	r2, r3
 8006252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	4313      	orrs	r3, r2
 8006258:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800625a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006264:	f021 010c 	bic.w	r1, r1, #12
 8006268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800626e:	430b      	orrs	r3, r1
 8006270:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006272:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800627c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800627e:	6999      	ldr	r1, [r3, #24]
 8006280:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	ea40 0301 	orr.w	r3, r0, r1
 8006288:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800628a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	4bc5      	ldr	r3, [pc, #788]	; (80065a4 <UART_SetConfig+0x384>)
 8006290:	429a      	cmp	r2, r3
 8006292:	d004      	beq.n	800629e <UART_SetConfig+0x7e>
 8006294:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	4bc3      	ldr	r3, [pc, #780]	; (80065a8 <UART_SetConfig+0x388>)
 800629a:	429a      	cmp	r2, r3
 800629c:	d103      	bne.n	80062a6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800629e:	f7fe fa27 	bl	80046f0 <HAL_RCC_GetPCLK2Freq>
 80062a2:	6778      	str	r0, [r7, #116]	; 0x74
 80062a4:	e002      	b.n	80062ac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062a6:	f7fe fa0f 	bl	80046c8 <HAL_RCC_GetPCLK1Freq>
 80062aa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062ae:	69db      	ldr	r3, [r3, #28]
 80062b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062b4:	f040 80b6 	bne.w	8006424 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062ba:	461c      	mov	r4, r3
 80062bc:	f04f 0500 	mov.w	r5, #0
 80062c0:	4622      	mov	r2, r4
 80062c2:	462b      	mov	r3, r5
 80062c4:	1891      	adds	r1, r2, r2
 80062c6:	6439      	str	r1, [r7, #64]	; 0x40
 80062c8:	415b      	adcs	r3, r3
 80062ca:	647b      	str	r3, [r7, #68]	; 0x44
 80062cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80062d0:	1912      	adds	r2, r2, r4
 80062d2:	eb45 0303 	adc.w	r3, r5, r3
 80062d6:	f04f 0000 	mov.w	r0, #0
 80062da:	f04f 0100 	mov.w	r1, #0
 80062de:	00d9      	lsls	r1, r3, #3
 80062e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80062e4:	00d0      	lsls	r0, r2, #3
 80062e6:	4602      	mov	r2, r0
 80062e8:	460b      	mov	r3, r1
 80062ea:	1911      	adds	r1, r2, r4
 80062ec:	6639      	str	r1, [r7, #96]	; 0x60
 80062ee:	416b      	adcs	r3, r5
 80062f0:	667b      	str	r3, [r7, #100]	; 0x64
 80062f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	461a      	mov	r2, r3
 80062f8:	f04f 0300 	mov.w	r3, #0
 80062fc:	1891      	adds	r1, r2, r2
 80062fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8006300:	415b      	adcs	r3, r3
 8006302:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006304:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006308:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800630c:	f7f9 ffb8 	bl	8000280 <__aeabi_uldivmod>
 8006310:	4602      	mov	r2, r0
 8006312:	460b      	mov	r3, r1
 8006314:	4ba5      	ldr	r3, [pc, #660]	; (80065ac <UART_SetConfig+0x38c>)
 8006316:	fba3 2302 	umull	r2, r3, r3, r2
 800631a:	095b      	lsrs	r3, r3, #5
 800631c:	011e      	lsls	r6, r3, #4
 800631e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006320:	461c      	mov	r4, r3
 8006322:	f04f 0500 	mov.w	r5, #0
 8006326:	4622      	mov	r2, r4
 8006328:	462b      	mov	r3, r5
 800632a:	1891      	adds	r1, r2, r2
 800632c:	6339      	str	r1, [r7, #48]	; 0x30
 800632e:	415b      	adcs	r3, r3
 8006330:	637b      	str	r3, [r7, #52]	; 0x34
 8006332:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006336:	1912      	adds	r2, r2, r4
 8006338:	eb45 0303 	adc.w	r3, r5, r3
 800633c:	f04f 0000 	mov.w	r0, #0
 8006340:	f04f 0100 	mov.w	r1, #0
 8006344:	00d9      	lsls	r1, r3, #3
 8006346:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800634a:	00d0      	lsls	r0, r2, #3
 800634c:	4602      	mov	r2, r0
 800634e:	460b      	mov	r3, r1
 8006350:	1911      	adds	r1, r2, r4
 8006352:	65b9      	str	r1, [r7, #88]	; 0x58
 8006354:	416b      	adcs	r3, r5
 8006356:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006358:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	461a      	mov	r2, r3
 800635e:	f04f 0300 	mov.w	r3, #0
 8006362:	1891      	adds	r1, r2, r2
 8006364:	62b9      	str	r1, [r7, #40]	; 0x28
 8006366:	415b      	adcs	r3, r3
 8006368:	62fb      	str	r3, [r7, #44]	; 0x2c
 800636a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800636e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006372:	f7f9 ff85 	bl	8000280 <__aeabi_uldivmod>
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	4b8c      	ldr	r3, [pc, #560]	; (80065ac <UART_SetConfig+0x38c>)
 800637c:	fba3 1302 	umull	r1, r3, r3, r2
 8006380:	095b      	lsrs	r3, r3, #5
 8006382:	2164      	movs	r1, #100	; 0x64
 8006384:	fb01 f303 	mul.w	r3, r1, r3
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	00db      	lsls	r3, r3, #3
 800638c:	3332      	adds	r3, #50	; 0x32
 800638e:	4a87      	ldr	r2, [pc, #540]	; (80065ac <UART_SetConfig+0x38c>)
 8006390:	fba2 2303 	umull	r2, r3, r2, r3
 8006394:	095b      	lsrs	r3, r3, #5
 8006396:	005b      	lsls	r3, r3, #1
 8006398:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800639c:	441e      	add	r6, r3
 800639e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063a0:	4618      	mov	r0, r3
 80063a2:	f04f 0100 	mov.w	r1, #0
 80063a6:	4602      	mov	r2, r0
 80063a8:	460b      	mov	r3, r1
 80063aa:	1894      	adds	r4, r2, r2
 80063ac:	623c      	str	r4, [r7, #32]
 80063ae:	415b      	adcs	r3, r3
 80063b0:	627b      	str	r3, [r7, #36]	; 0x24
 80063b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80063b6:	1812      	adds	r2, r2, r0
 80063b8:	eb41 0303 	adc.w	r3, r1, r3
 80063bc:	f04f 0400 	mov.w	r4, #0
 80063c0:	f04f 0500 	mov.w	r5, #0
 80063c4:	00dd      	lsls	r5, r3, #3
 80063c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80063ca:	00d4      	lsls	r4, r2, #3
 80063cc:	4622      	mov	r2, r4
 80063ce:	462b      	mov	r3, r5
 80063d0:	1814      	adds	r4, r2, r0
 80063d2:	653c      	str	r4, [r7, #80]	; 0x50
 80063d4:	414b      	adcs	r3, r1
 80063d6:	657b      	str	r3, [r7, #84]	; 0x54
 80063d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	461a      	mov	r2, r3
 80063de:	f04f 0300 	mov.w	r3, #0
 80063e2:	1891      	adds	r1, r2, r2
 80063e4:	61b9      	str	r1, [r7, #24]
 80063e6:	415b      	adcs	r3, r3
 80063e8:	61fb      	str	r3, [r7, #28]
 80063ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80063f2:	f7f9 ff45 	bl	8000280 <__aeabi_uldivmod>
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	4b6c      	ldr	r3, [pc, #432]	; (80065ac <UART_SetConfig+0x38c>)
 80063fc:	fba3 1302 	umull	r1, r3, r3, r2
 8006400:	095b      	lsrs	r3, r3, #5
 8006402:	2164      	movs	r1, #100	; 0x64
 8006404:	fb01 f303 	mul.w	r3, r1, r3
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	00db      	lsls	r3, r3, #3
 800640c:	3332      	adds	r3, #50	; 0x32
 800640e:	4a67      	ldr	r2, [pc, #412]	; (80065ac <UART_SetConfig+0x38c>)
 8006410:	fba2 2303 	umull	r2, r3, r2, r3
 8006414:	095b      	lsrs	r3, r3, #5
 8006416:	f003 0207 	and.w	r2, r3, #7
 800641a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4432      	add	r2, r6
 8006420:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006422:	e0b9      	b.n	8006598 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006424:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006426:	461c      	mov	r4, r3
 8006428:	f04f 0500 	mov.w	r5, #0
 800642c:	4622      	mov	r2, r4
 800642e:	462b      	mov	r3, r5
 8006430:	1891      	adds	r1, r2, r2
 8006432:	6139      	str	r1, [r7, #16]
 8006434:	415b      	adcs	r3, r3
 8006436:	617b      	str	r3, [r7, #20]
 8006438:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800643c:	1912      	adds	r2, r2, r4
 800643e:	eb45 0303 	adc.w	r3, r5, r3
 8006442:	f04f 0000 	mov.w	r0, #0
 8006446:	f04f 0100 	mov.w	r1, #0
 800644a:	00d9      	lsls	r1, r3, #3
 800644c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006450:	00d0      	lsls	r0, r2, #3
 8006452:	4602      	mov	r2, r0
 8006454:	460b      	mov	r3, r1
 8006456:	eb12 0804 	adds.w	r8, r2, r4
 800645a:	eb43 0905 	adc.w	r9, r3, r5
 800645e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	4618      	mov	r0, r3
 8006464:	f04f 0100 	mov.w	r1, #0
 8006468:	f04f 0200 	mov.w	r2, #0
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	008b      	lsls	r3, r1, #2
 8006472:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006476:	0082      	lsls	r2, r0, #2
 8006478:	4640      	mov	r0, r8
 800647a:	4649      	mov	r1, r9
 800647c:	f7f9 ff00 	bl	8000280 <__aeabi_uldivmod>
 8006480:	4602      	mov	r2, r0
 8006482:	460b      	mov	r3, r1
 8006484:	4b49      	ldr	r3, [pc, #292]	; (80065ac <UART_SetConfig+0x38c>)
 8006486:	fba3 2302 	umull	r2, r3, r3, r2
 800648a:	095b      	lsrs	r3, r3, #5
 800648c:	011e      	lsls	r6, r3, #4
 800648e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006490:	4618      	mov	r0, r3
 8006492:	f04f 0100 	mov.w	r1, #0
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	1894      	adds	r4, r2, r2
 800649c:	60bc      	str	r4, [r7, #8]
 800649e:	415b      	adcs	r3, r3
 80064a0:	60fb      	str	r3, [r7, #12]
 80064a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064a6:	1812      	adds	r2, r2, r0
 80064a8:	eb41 0303 	adc.w	r3, r1, r3
 80064ac:	f04f 0400 	mov.w	r4, #0
 80064b0:	f04f 0500 	mov.w	r5, #0
 80064b4:	00dd      	lsls	r5, r3, #3
 80064b6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80064ba:	00d4      	lsls	r4, r2, #3
 80064bc:	4622      	mov	r2, r4
 80064be:	462b      	mov	r3, r5
 80064c0:	1814      	adds	r4, r2, r0
 80064c2:	64bc      	str	r4, [r7, #72]	; 0x48
 80064c4:	414b      	adcs	r3, r1
 80064c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f04f 0100 	mov.w	r1, #0
 80064d2:	f04f 0200 	mov.w	r2, #0
 80064d6:	f04f 0300 	mov.w	r3, #0
 80064da:	008b      	lsls	r3, r1, #2
 80064dc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80064e0:	0082      	lsls	r2, r0, #2
 80064e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80064e6:	f7f9 fecb 	bl	8000280 <__aeabi_uldivmod>
 80064ea:	4602      	mov	r2, r0
 80064ec:	460b      	mov	r3, r1
 80064ee:	4b2f      	ldr	r3, [pc, #188]	; (80065ac <UART_SetConfig+0x38c>)
 80064f0:	fba3 1302 	umull	r1, r3, r3, r2
 80064f4:	095b      	lsrs	r3, r3, #5
 80064f6:	2164      	movs	r1, #100	; 0x64
 80064f8:	fb01 f303 	mul.w	r3, r1, r3
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	011b      	lsls	r3, r3, #4
 8006500:	3332      	adds	r3, #50	; 0x32
 8006502:	4a2a      	ldr	r2, [pc, #168]	; (80065ac <UART_SetConfig+0x38c>)
 8006504:	fba2 2303 	umull	r2, r3, r2, r3
 8006508:	095b      	lsrs	r3, r3, #5
 800650a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800650e:	441e      	add	r6, r3
 8006510:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006512:	4618      	mov	r0, r3
 8006514:	f04f 0100 	mov.w	r1, #0
 8006518:	4602      	mov	r2, r0
 800651a:	460b      	mov	r3, r1
 800651c:	1894      	adds	r4, r2, r2
 800651e:	603c      	str	r4, [r7, #0]
 8006520:	415b      	adcs	r3, r3
 8006522:	607b      	str	r3, [r7, #4]
 8006524:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006528:	1812      	adds	r2, r2, r0
 800652a:	eb41 0303 	adc.w	r3, r1, r3
 800652e:	f04f 0400 	mov.w	r4, #0
 8006532:	f04f 0500 	mov.w	r5, #0
 8006536:	00dd      	lsls	r5, r3, #3
 8006538:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800653c:	00d4      	lsls	r4, r2, #3
 800653e:	4622      	mov	r2, r4
 8006540:	462b      	mov	r3, r5
 8006542:	eb12 0a00 	adds.w	sl, r2, r0
 8006546:	eb43 0b01 	adc.w	fp, r3, r1
 800654a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	4618      	mov	r0, r3
 8006550:	f04f 0100 	mov.w	r1, #0
 8006554:	f04f 0200 	mov.w	r2, #0
 8006558:	f04f 0300 	mov.w	r3, #0
 800655c:	008b      	lsls	r3, r1, #2
 800655e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006562:	0082      	lsls	r2, r0, #2
 8006564:	4650      	mov	r0, sl
 8006566:	4659      	mov	r1, fp
 8006568:	f7f9 fe8a 	bl	8000280 <__aeabi_uldivmod>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	4b0e      	ldr	r3, [pc, #56]	; (80065ac <UART_SetConfig+0x38c>)
 8006572:	fba3 1302 	umull	r1, r3, r3, r2
 8006576:	095b      	lsrs	r3, r3, #5
 8006578:	2164      	movs	r1, #100	; 0x64
 800657a:	fb01 f303 	mul.w	r3, r1, r3
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	011b      	lsls	r3, r3, #4
 8006582:	3332      	adds	r3, #50	; 0x32
 8006584:	4a09      	ldr	r2, [pc, #36]	; (80065ac <UART_SetConfig+0x38c>)
 8006586:	fba2 2303 	umull	r2, r3, r2, r3
 800658a:	095b      	lsrs	r3, r3, #5
 800658c:	f003 020f 	and.w	r2, r3, #15
 8006590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4432      	add	r2, r6
 8006596:	609a      	str	r2, [r3, #8]
}
 8006598:	bf00      	nop
 800659a:	377c      	adds	r7, #124	; 0x7c
 800659c:	46bd      	mov	sp, r7
 800659e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065a2:	bf00      	nop
 80065a4:	40011000 	.word	0x40011000
 80065a8:	40011400 	.word	0x40011400
 80065ac:	51eb851f 	.word	0x51eb851f

080065b0 <__errno>:
 80065b0:	4b01      	ldr	r3, [pc, #4]	; (80065b8 <__errno+0x8>)
 80065b2:	6818      	ldr	r0, [r3, #0]
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	2000000c 	.word	0x2000000c

080065bc <__libc_init_array>:
 80065bc:	b570      	push	{r4, r5, r6, lr}
 80065be:	4d0d      	ldr	r5, [pc, #52]	; (80065f4 <__libc_init_array+0x38>)
 80065c0:	4c0d      	ldr	r4, [pc, #52]	; (80065f8 <__libc_init_array+0x3c>)
 80065c2:	1b64      	subs	r4, r4, r5
 80065c4:	10a4      	asrs	r4, r4, #2
 80065c6:	2600      	movs	r6, #0
 80065c8:	42a6      	cmp	r6, r4
 80065ca:	d109      	bne.n	80065e0 <__libc_init_array+0x24>
 80065cc:	4d0b      	ldr	r5, [pc, #44]	; (80065fc <__libc_init_array+0x40>)
 80065ce:	4c0c      	ldr	r4, [pc, #48]	; (8006600 <__libc_init_array+0x44>)
 80065d0:	f000 fc4e 	bl	8006e70 <_init>
 80065d4:	1b64      	subs	r4, r4, r5
 80065d6:	10a4      	asrs	r4, r4, #2
 80065d8:	2600      	movs	r6, #0
 80065da:	42a6      	cmp	r6, r4
 80065dc:	d105      	bne.n	80065ea <__libc_init_array+0x2e>
 80065de:	bd70      	pop	{r4, r5, r6, pc}
 80065e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80065e4:	4798      	blx	r3
 80065e6:	3601      	adds	r6, #1
 80065e8:	e7ee      	b.n	80065c8 <__libc_init_array+0xc>
 80065ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80065ee:	4798      	blx	r3
 80065f0:	3601      	adds	r6, #1
 80065f2:	e7f2      	b.n	80065da <__libc_init_array+0x1e>
 80065f4:	080075fc 	.word	0x080075fc
 80065f8:	080075fc 	.word	0x080075fc
 80065fc:	080075fc 	.word	0x080075fc
 8006600:	08007600 	.word	0x08007600

08006604 <memset>:
 8006604:	4402      	add	r2, r0
 8006606:	4603      	mov	r3, r0
 8006608:	4293      	cmp	r3, r2
 800660a:	d100      	bne.n	800660e <memset+0xa>
 800660c:	4770      	bx	lr
 800660e:	f803 1b01 	strb.w	r1, [r3], #1
 8006612:	e7f9      	b.n	8006608 <memset+0x4>

08006614 <siprintf>:
 8006614:	b40e      	push	{r1, r2, r3}
 8006616:	b500      	push	{lr}
 8006618:	b09c      	sub	sp, #112	; 0x70
 800661a:	ab1d      	add	r3, sp, #116	; 0x74
 800661c:	9002      	str	r0, [sp, #8]
 800661e:	9006      	str	r0, [sp, #24]
 8006620:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006624:	4809      	ldr	r0, [pc, #36]	; (800664c <siprintf+0x38>)
 8006626:	9107      	str	r1, [sp, #28]
 8006628:	9104      	str	r1, [sp, #16]
 800662a:	4909      	ldr	r1, [pc, #36]	; (8006650 <siprintf+0x3c>)
 800662c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006630:	9105      	str	r1, [sp, #20]
 8006632:	6800      	ldr	r0, [r0, #0]
 8006634:	9301      	str	r3, [sp, #4]
 8006636:	a902      	add	r1, sp, #8
 8006638:	f000 f868 	bl	800670c <_svfiprintf_r>
 800663c:	9b02      	ldr	r3, [sp, #8]
 800663e:	2200      	movs	r2, #0
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	b01c      	add	sp, #112	; 0x70
 8006644:	f85d eb04 	ldr.w	lr, [sp], #4
 8006648:	b003      	add	sp, #12
 800664a:	4770      	bx	lr
 800664c:	2000000c 	.word	0x2000000c
 8006650:	ffff0208 	.word	0xffff0208

08006654 <__ssputs_r>:
 8006654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006658:	688e      	ldr	r6, [r1, #8]
 800665a:	429e      	cmp	r6, r3
 800665c:	4682      	mov	sl, r0
 800665e:	460c      	mov	r4, r1
 8006660:	4690      	mov	r8, r2
 8006662:	461f      	mov	r7, r3
 8006664:	d838      	bhi.n	80066d8 <__ssputs_r+0x84>
 8006666:	898a      	ldrh	r2, [r1, #12]
 8006668:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800666c:	d032      	beq.n	80066d4 <__ssputs_r+0x80>
 800666e:	6825      	ldr	r5, [r4, #0]
 8006670:	6909      	ldr	r1, [r1, #16]
 8006672:	eba5 0901 	sub.w	r9, r5, r1
 8006676:	6965      	ldr	r5, [r4, #20]
 8006678:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800667c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006680:	3301      	adds	r3, #1
 8006682:	444b      	add	r3, r9
 8006684:	106d      	asrs	r5, r5, #1
 8006686:	429d      	cmp	r5, r3
 8006688:	bf38      	it	cc
 800668a:	461d      	movcc	r5, r3
 800668c:	0553      	lsls	r3, r2, #21
 800668e:	d531      	bpl.n	80066f4 <__ssputs_r+0xa0>
 8006690:	4629      	mov	r1, r5
 8006692:	f000 fb47 	bl	8006d24 <_malloc_r>
 8006696:	4606      	mov	r6, r0
 8006698:	b950      	cbnz	r0, 80066b0 <__ssputs_r+0x5c>
 800669a:	230c      	movs	r3, #12
 800669c:	f8ca 3000 	str.w	r3, [sl]
 80066a0:	89a3      	ldrh	r3, [r4, #12]
 80066a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066a6:	81a3      	strh	r3, [r4, #12]
 80066a8:	f04f 30ff 	mov.w	r0, #4294967295
 80066ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066b0:	6921      	ldr	r1, [r4, #16]
 80066b2:	464a      	mov	r2, r9
 80066b4:	f000 fabe 	bl	8006c34 <memcpy>
 80066b8:	89a3      	ldrh	r3, [r4, #12]
 80066ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80066be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066c2:	81a3      	strh	r3, [r4, #12]
 80066c4:	6126      	str	r6, [r4, #16]
 80066c6:	6165      	str	r5, [r4, #20]
 80066c8:	444e      	add	r6, r9
 80066ca:	eba5 0509 	sub.w	r5, r5, r9
 80066ce:	6026      	str	r6, [r4, #0]
 80066d0:	60a5      	str	r5, [r4, #8]
 80066d2:	463e      	mov	r6, r7
 80066d4:	42be      	cmp	r6, r7
 80066d6:	d900      	bls.n	80066da <__ssputs_r+0x86>
 80066d8:	463e      	mov	r6, r7
 80066da:	4632      	mov	r2, r6
 80066dc:	6820      	ldr	r0, [r4, #0]
 80066de:	4641      	mov	r1, r8
 80066e0:	f000 fab6 	bl	8006c50 <memmove>
 80066e4:	68a3      	ldr	r3, [r4, #8]
 80066e6:	6822      	ldr	r2, [r4, #0]
 80066e8:	1b9b      	subs	r3, r3, r6
 80066ea:	4432      	add	r2, r6
 80066ec:	60a3      	str	r3, [r4, #8]
 80066ee:	6022      	str	r2, [r4, #0]
 80066f0:	2000      	movs	r0, #0
 80066f2:	e7db      	b.n	80066ac <__ssputs_r+0x58>
 80066f4:	462a      	mov	r2, r5
 80066f6:	f000 fb6f 	bl	8006dd8 <_realloc_r>
 80066fa:	4606      	mov	r6, r0
 80066fc:	2800      	cmp	r0, #0
 80066fe:	d1e1      	bne.n	80066c4 <__ssputs_r+0x70>
 8006700:	6921      	ldr	r1, [r4, #16]
 8006702:	4650      	mov	r0, sl
 8006704:	f000 fabe 	bl	8006c84 <_free_r>
 8006708:	e7c7      	b.n	800669a <__ssputs_r+0x46>
	...

0800670c <_svfiprintf_r>:
 800670c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006710:	4698      	mov	r8, r3
 8006712:	898b      	ldrh	r3, [r1, #12]
 8006714:	061b      	lsls	r3, r3, #24
 8006716:	b09d      	sub	sp, #116	; 0x74
 8006718:	4607      	mov	r7, r0
 800671a:	460d      	mov	r5, r1
 800671c:	4614      	mov	r4, r2
 800671e:	d50e      	bpl.n	800673e <_svfiprintf_r+0x32>
 8006720:	690b      	ldr	r3, [r1, #16]
 8006722:	b963      	cbnz	r3, 800673e <_svfiprintf_r+0x32>
 8006724:	2140      	movs	r1, #64	; 0x40
 8006726:	f000 fafd 	bl	8006d24 <_malloc_r>
 800672a:	6028      	str	r0, [r5, #0]
 800672c:	6128      	str	r0, [r5, #16]
 800672e:	b920      	cbnz	r0, 800673a <_svfiprintf_r+0x2e>
 8006730:	230c      	movs	r3, #12
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	f04f 30ff 	mov.w	r0, #4294967295
 8006738:	e0d1      	b.n	80068de <_svfiprintf_r+0x1d2>
 800673a:	2340      	movs	r3, #64	; 0x40
 800673c:	616b      	str	r3, [r5, #20]
 800673e:	2300      	movs	r3, #0
 8006740:	9309      	str	r3, [sp, #36]	; 0x24
 8006742:	2320      	movs	r3, #32
 8006744:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006748:	f8cd 800c 	str.w	r8, [sp, #12]
 800674c:	2330      	movs	r3, #48	; 0x30
 800674e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80068f8 <_svfiprintf_r+0x1ec>
 8006752:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006756:	f04f 0901 	mov.w	r9, #1
 800675a:	4623      	mov	r3, r4
 800675c:	469a      	mov	sl, r3
 800675e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006762:	b10a      	cbz	r2, 8006768 <_svfiprintf_r+0x5c>
 8006764:	2a25      	cmp	r2, #37	; 0x25
 8006766:	d1f9      	bne.n	800675c <_svfiprintf_r+0x50>
 8006768:	ebba 0b04 	subs.w	fp, sl, r4
 800676c:	d00b      	beq.n	8006786 <_svfiprintf_r+0x7a>
 800676e:	465b      	mov	r3, fp
 8006770:	4622      	mov	r2, r4
 8006772:	4629      	mov	r1, r5
 8006774:	4638      	mov	r0, r7
 8006776:	f7ff ff6d 	bl	8006654 <__ssputs_r>
 800677a:	3001      	adds	r0, #1
 800677c:	f000 80aa 	beq.w	80068d4 <_svfiprintf_r+0x1c8>
 8006780:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006782:	445a      	add	r2, fp
 8006784:	9209      	str	r2, [sp, #36]	; 0x24
 8006786:	f89a 3000 	ldrb.w	r3, [sl]
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 80a2 	beq.w	80068d4 <_svfiprintf_r+0x1c8>
 8006790:	2300      	movs	r3, #0
 8006792:	f04f 32ff 	mov.w	r2, #4294967295
 8006796:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800679a:	f10a 0a01 	add.w	sl, sl, #1
 800679e:	9304      	str	r3, [sp, #16]
 80067a0:	9307      	str	r3, [sp, #28]
 80067a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067a6:	931a      	str	r3, [sp, #104]	; 0x68
 80067a8:	4654      	mov	r4, sl
 80067aa:	2205      	movs	r2, #5
 80067ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067b0:	4851      	ldr	r0, [pc, #324]	; (80068f8 <_svfiprintf_r+0x1ec>)
 80067b2:	f7f9 fd15 	bl	80001e0 <memchr>
 80067b6:	9a04      	ldr	r2, [sp, #16]
 80067b8:	b9d8      	cbnz	r0, 80067f2 <_svfiprintf_r+0xe6>
 80067ba:	06d0      	lsls	r0, r2, #27
 80067bc:	bf44      	itt	mi
 80067be:	2320      	movmi	r3, #32
 80067c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067c4:	0711      	lsls	r1, r2, #28
 80067c6:	bf44      	itt	mi
 80067c8:	232b      	movmi	r3, #43	; 0x2b
 80067ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067ce:	f89a 3000 	ldrb.w	r3, [sl]
 80067d2:	2b2a      	cmp	r3, #42	; 0x2a
 80067d4:	d015      	beq.n	8006802 <_svfiprintf_r+0xf6>
 80067d6:	9a07      	ldr	r2, [sp, #28]
 80067d8:	4654      	mov	r4, sl
 80067da:	2000      	movs	r0, #0
 80067dc:	f04f 0c0a 	mov.w	ip, #10
 80067e0:	4621      	mov	r1, r4
 80067e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067e6:	3b30      	subs	r3, #48	; 0x30
 80067e8:	2b09      	cmp	r3, #9
 80067ea:	d94e      	bls.n	800688a <_svfiprintf_r+0x17e>
 80067ec:	b1b0      	cbz	r0, 800681c <_svfiprintf_r+0x110>
 80067ee:	9207      	str	r2, [sp, #28]
 80067f0:	e014      	b.n	800681c <_svfiprintf_r+0x110>
 80067f2:	eba0 0308 	sub.w	r3, r0, r8
 80067f6:	fa09 f303 	lsl.w	r3, r9, r3
 80067fa:	4313      	orrs	r3, r2
 80067fc:	9304      	str	r3, [sp, #16]
 80067fe:	46a2      	mov	sl, r4
 8006800:	e7d2      	b.n	80067a8 <_svfiprintf_r+0x9c>
 8006802:	9b03      	ldr	r3, [sp, #12]
 8006804:	1d19      	adds	r1, r3, #4
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	9103      	str	r1, [sp, #12]
 800680a:	2b00      	cmp	r3, #0
 800680c:	bfbb      	ittet	lt
 800680e:	425b      	neglt	r3, r3
 8006810:	f042 0202 	orrlt.w	r2, r2, #2
 8006814:	9307      	strge	r3, [sp, #28]
 8006816:	9307      	strlt	r3, [sp, #28]
 8006818:	bfb8      	it	lt
 800681a:	9204      	strlt	r2, [sp, #16]
 800681c:	7823      	ldrb	r3, [r4, #0]
 800681e:	2b2e      	cmp	r3, #46	; 0x2e
 8006820:	d10c      	bne.n	800683c <_svfiprintf_r+0x130>
 8006822:	7863      	ldrb	r3, [r4, #1]
 8006824:	2b2a      	cmp	r3, #42	; 0x2a
 8006826:	d135      	bne.n	8006894 <_svfiprintf_r+0x188>
 8006828:	9b03      	ldr	r3, [sp, #12]
 800682a:	1d1a      	adds	r2, r3, #4
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	9203      	str	r2, [sp, #12]
 8006830:	2b00      	cmp	r3, #0
 8006832:	bfb8      	it	lt
 8006834:	f04f 33ff 	movlt.w	r3, #4294967295
 8006838:	3402      	adds	r4, #2
 800683a:	9305      	str	r3, [sp, #20]
 800683c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006908 <_svfiprintf_r+0x1fc>
 8006840:	7821      	ldrb	r1, [r4, #0]
 8006842:	2203      	movs	r2, #3
 8006844:	4650      	mov	r0, sl
 8006846:	f7f9 fccb 	bl	80001e0 <memchr>
 800684a:	b140      	cbz	r0, 800685e <_svfiprintf_r+0x152>
 800684c:	2340      	movs	r3, #64	; 0x40
 800684e:	eba0 000a 	sub.w	r0, r0, sl
 8006852:	fa03 f000 	lsl.w	r0, r3, r0
 8006856:	9b04      	ldr	r3, [sp, #16]
 8006858:	4303      	orrs	r3, r0
 800685a:	3401      	adds	r4, #1
 800685c:	9304      	str	r3, [sp, #16]
 800685e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006862:	4826      	ldr	r0, [pc, #152]	; (80068fc <_svfiprintf_r+0x1f0>)
 8006864:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006868:	2206      	movs	r2, #6
 800686a:	f7f9 fcb9 	bl	80001e0 <memchr>
 800686e:	2800      	cmp	r0, #0
 8006870:	d038      	beq.n	80068e4 <_svfiprintf_r+0x1d8>
 8006872:	4b23      	ldr	r3, [pc, #140]	; (8006900 <_svfiprintf_r+0x1f4>)
 8006874:	bb1b      	cbnz	r3, 80068be <_svfiprintf_r+0x1b2>
 8006876:	9b03      	ldr	r3, [sp, #12]
 8006878:	3307      	adds	r3, #7
 800687a:	f023 0307 	bic.w	r3, r3, #7
 800687e:	3308      	adds	r3, #8
 8006880:	9303      	str	r3, [sp, #12]
 8006882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006884:	4433      	add	r3, r6
 8006886:	9309      	str	r3, [sp, #36]	; 0x24
 8006888:	e767      	b.n	800675a <_svfiprintf_r+0x4e>
 800688a:	fb0c 3202 	mla	r2, ip, r2, r3
 800688e:	460c      	mov	r4, r1
 8006890:	2001      	movs	r0, #1
 8006892:	e7a5      	b.n	80067e0 <_svfiprintf_r+0xd4>
 8006894:	2300      	movs	r3, #0
 8006896:	3401      	adds	r4, #1
 8006898:	9305      	str	r3, [sp, #20]
 800689a:	4619      	mov	r1, r3
 800689c:	f04f 0c0a 	mov.w	ip, #10
 80068a0:	4620      	mov	r0, r4
 80068a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068a6:	3a30      	subs	r2, #48	; 0x30
 80068a8:	2a09      	cmp	r2, #9
 80068aa:	d903      	bls.n	80068b4 <_svfiprintf_r+0x1a8>
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d0c5      	beq.n	800683c <_svfiprintf_r+0x130>
 80068b0:	9105      	str	r1, [sp, #20]
 80068b2:	e7c3      	b.n	800683c <_svfiprintf_r+0x130>
 80068b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80068b8:	4604      	mov	r4, r0
 80068ba:	2301      	movs	r3, #1
 80068bc:	e7f0      	b.n	80068a0 <_svfiprintf_r+0x194>
 80068be:	ab03      	add	r3, sp, #12
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	462a      	mov	r2, r5
 80068c4:	4b0f      	ldr	r3, [pc, #60]	; (8006904 <_svfiprintf_r+0x1f8>)
 80068c6:	a904      	add	r1, sp, #16
 80068c8:	4638      	mov	r0, r7
 80068ca:	f3af 8000 	nop.w
 80068ce:	1c42      	adds	r2, r0, #1
 80068d0:	4606      	mov	r6, r0
 80068d2:	d1d6      	bne.n	8006882 <_svfiprintf_r+0x176>
 80068d4:	89ab      	ldrh	r3, [r5, #12]
 80068d6:	065b      	lsls	r3, r3, #25
 80068d8:	f53f af2c 	bmi.w	8006734 <_svfiprintf_r+0x28>
 80068dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068de:	b01d      	add	sp, #116	; 0x74
 80068e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e4:	ab03      	add	r3, sp, #12
 80068e6:	9300      	str	r3, [sp, #0]
 80068e8:	462a      	mov	r2, r5
 80068ea:	4b06      	ldr	r3, [pc, #24]	; (8006904 <_svfiprintf_r+0x1f8>)
 80068ec:	a904      	add	r1, sp, #16
 80068ee:	4638      	mov	r0, r7
 80068f0:	f000 f87a 	bl	80069e8 <_printf_i>
 80068f4:	e7eb      	b.n	80068ce <_svfiprintf_r+0x1c2>
 80068f6:	bf00      	nop
 80068f8:	080075c0 	.word	0x080075c0
 80068fc:	080075ca 	.word	0x080075ca
 8006900:	00000000 	.word	0x00000000
 8006904:	08006655 	.word	0x08006655
 8006908:	080075c6 	.word	0x080075c6

0800690c <_printf_common>:
 800690c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006910:	4616      	mov	r6, r2
 8006912:	4699      	mov	r9, r3
 8006914:	688a      	ldr	r2, [r1, #8]
 8006916:	690b      	ldr	r3, [r1, #16]
 8006918:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800691c:	4293      	cmp	r3, r2
 800691e:	bfb8      	it	lt
 8006920:	4613      	movlt	r3, r2
 8006922:	6033      	str	r3, [r6, #0]
 8006924:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006928:	4607      	mov	r7, r0
 800692a:	460c      	mov	r4, r1
 800692c:	b10a      	cbz	r2, 8006932 <_printf_common+0x26>
 800692e:	3301      	adds	r3, #1
 8006930:	6033      	str	r3, [r6, #0]
 8006932:	6823      	ldr	r3, [r4, #0]
 8006934:	0699      	lsls	r1, r3, #26
 8006936:	bf42      	ittt	mi
 8006938:	6833      	ldrmi	r3, [r6, #0]
 800693a:	3302      	addmi	r3, #2
 800693c:	6033      	strmi	r3, [r6, #0]
 800693e:	6825      	ldr	r5, [r4, #0]
 8006940:	f015 0506 	ands.w	r5, r5, #6
 8006944:	d106      	bne.n	8006954 <_printf_common+0x48>
 8006946:	f104 0a19 	add.w	sl, r4, #25
 800694a:	68e3      	ldr	r3, [r4, #12]
 800694c:	6832      	ldr	r2, [r6, #0]
 800694e:	1a9b      	subs	r3, r3, r2
 8006950:	42ab      	cmp	r3, r5
 8006952:	dc26      	bgt.n	80069a2 <_printf_common+0x96>
 8006954:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006958:	1e13      	subs	r3, r2, #0
 800695a:	6822      	ldr	r2, [r4, #0]
 800695c:	bf18      	it	ne
 800695e:	2301      	movne	r3, #1
 8006960:	0692      	lsls	r2, r2, #26
 8006962:	d42b      	bmi.n	80069bc <_printf_common+0xb0>
 8006964:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006968:	4649      	mov	r1, r9
 800696a:	4638      	mov	r0, r7
 800696c:	47c0      	blx	r8
 800696e:	3001      	adds	r0, #1
 8006970:	d01e      	beq.n	80069b0 <_printf_common+0xa4>
 8006972:	6823      	ldr	r3, [r4, #0]
 8006974:	68e5      	ldr	r5, [r4, #12]
 8006976:	6832      	ldr	r2, [r6, #0]
 8006978:	f003 0306 	and.w	r3, r3, #6
 800697c:	2b04      	cmp	r3, #4
 800697e:	bf08      	it	eq
 8006980:	1aad      	subeq	r5, r5, r2
 8006982:	68a3      	ldr	r3, [r4, #8]
 8006984:	6922      	ldr	r2, [r4, #16]
 8006986:	bf0c      	ite	eq
 8006988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800698c:	2500      	movne	r5, #0
 800698e:	4293      	cmp	r3, r2
 8006990:	bfc4      	itt	gt
 8006992:	1a9b      	subgt	r3, r3, r2
 8006994:	18ed      	addgt	r5, r5, r3
 8006996:	2600      	movs	r6, #0
 8006998:	341a      	adds	r4, #26
 800699a:	42b5      	cmp	r5, r6
 800699c:	d11a      	bne.n	80069d4 <_printf_common+0xc8>
 800699e:	2000      	movs	r0, #0
 80069a0:	e008      	b.n	80069b4 <_printf_common+0xa8>
 80069a2:	2301      	movs	r3, #1
 80069a4:	4652      	mov	r2, sl
 80069a6:	4649      	mov	r1, r9
 80069a8:	4638      	mov	r0, r7
 80069aa:	47c0      	blx	r8
 80069ac:	3001      	adds	r0, #1
 80069ae:	d103      	bne.n	80069b8 <_printf_common+0xac>
 80069b0:	f04f 30ff 	mov.w	r0, #4294967295
 80069b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b8:	3501      	adds	r5, #1
 80069ba:	e7c6      	b.n	800694a <_printf_common+0x3e>
 80069bc:	18e1      	adds	r1, r4, r3
 80069be:	1c5a      	adds	r2, r3, #1
 80069c0:	2030      	movs	r0, #48	; 0x30
 80069c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069c6:	4422      	add	r2, r4
 80069c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069d0:	3302      	adds	r3, #2
 80069d2:	e7c7      	b.n	8006964 <_printf_common+0x58>
 80069d4:	2301      	movs	r3, #1
 80069d6:	4622      	mov	r2, r4
 80069d8:	4649      	mov	r1, r9
 80069da:	4638      	mov	r0, r7
 80069dc:	47c0      	blx	r8
 80069de:	3001      	adds	r0, #1
 80069e0:	d0e6      	beq.n	80069b0 <_printf_common+0xa4>
 80069e2:	3601      	adds	r6, #1
 80069e4:	e7d9      	b.n	800699a <_printf_common+0x8e>
	...

080069e8 <_printf_i>:
 80069e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069ec:	460c      	mov	r4, r1
 80069ee:	4691      	mov	r9, r2
 80069f0:	7e27      	ldrb	r7, [r4, #24]
 80069f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80069f4:	2f78      	cmp	r7, #120	; 0x78
 80069f6:	4680      	mov	r8, r0
 80069f8:	469a      	mov	sl, r3
 80069fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069fe:	d807      	bhi.n	8006a10 <_printf_i+0x28>
 8006a00:	2f62      	cmp	r7, #98	; 0x62
 8006a02:	d80a      	bhi.n	8006a1a <_printf_i+0x32>
 8006a04:	2f00      	cmp	r7, #0
 8006a06:	f000 80d8 	beq.w	8006bba <_printf_i+0x1d2>
 8006a0a:	2f58      	cmp	r7, #88	; 0x58
 8006a0c:	f000 80a3 	beq.w	8006b56 <_printf_i+0x16e>
 8006a10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006a14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a18:	e03a      	b.n	8006a90 <_printf_i+0xa8>
 8006a1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a1e:	2b15      	cmp	r3, #21
 8006a20:	d8f6      	bhi.n	8006a10 <_printf_i+0x28>
 8006a22:	a001      	add	r0, pc, #4	; (adr r0, 8006a28 <_printf_i+0x40>)
 8006a24:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006a28:	08006a81 	.word	0x08006a81
 8006a2c:	08006a95 	.word	0x08006a95
 8006a30:	08006a11 	.word	0x08006a11
 8006a34:	08006a11 	.word	0x08006a11
 8006a38:	08006a11 	.word	0x08006a11
 8006a3c:	08006a11 	.word	0x08006a11
 8006a40:	08006a95 	.word	0x08006a95
 8006a44:	08006a11 	.word	0x08006a11
 8006a48:	08006a11 	.word	0x08006a11
 8006a4c:	08006a11 	.word	0x08006a11
 8006a50:	08006a11 	.word	0x08006a11
 8006a54:	08006ba1 	.word	0x08006ba1
 8006a58:	08006ac5 	.word	0x08006ac5
 8006a5c:	08006b83 	.word	0x08006b83
 8006a60:	08006a11 	.word	0x08006a11
 8006a64:	08006a11 	.word	0x08006a11
 8006a68:	08006bc3 	.word	0x08006bc3
 8006a6c:	08006a11 	.word	0x08006a11
 8006a70:	08006ac5 	.word	0x08006ac5
 8006a74:	08006a11 	.word	0x08006a11
 8006a78:	08006a11 	.word	0x08006a11
 8006a7c:	08006b8b 	.word	0x08006b8b
 8006a80:	680b      	ldr	r3, [r1, #0]
 8006a82:	1d1a      	adds	r2, r3, #4
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	600a      	str	r2, [r1, #0]
 8006a88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006a8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a90:	2301      	movs	r3, #1
 8006a92:	e0a3      	b.n	8006bdc <_printf_i+0x1f4>
 8006a94:	6825      	ldr	r5, [r4, #0]
 8006a96:	6808      	ldr	r0, [r1, #0]
 8006a98:	062e      	lsls	r6, r5, #24
 8006a9a:	f100 0304 	add.w	r3, r0, #4
 8006a9e:	d50a      	bpl.n	8006ab6 <_printf_i+0xce>
 8006aa0:	6805      	ldr	r5, [r0, #0]
 8006aa2:	600b      	str	r3, [r1, #0]
 8006aa4:	2d00      	cmp	r5, #0
 8006aa6:	da03      	bge.n	8006ab0 <_printf_i+0xc8>
 8006aa8:	232d      	movs	r3, #45	; 0x2d
 8006aaa:	426d      	negs	r5, r5
 8006aac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ab0:	485e      	ldr	r0, [pc, #376]	; (8006c2c <_printf_i+0x244>)
 8006ab2:	230a      	movs	r3, #10
 8006ab4:	e019      	b.n	8006aea <_printf_i+0x102>
 8006ab6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006aba:	6805      	ldr	r5, [r0, #0]
 8006abc:	600b      	str	r3, [r1, #0]
 8006abe:	bf18      	it	ne
 8006ac0:	b22d      	sxthne	r5, r5
 8006ac2:	e7ef      	b.n	8006aa4 <_printf_i+0xbc>
 8006ac4:	680b      	ldr	r3, [r1, #0]
 8006ac6:	6825      	ldr	r5, [r4, #0]
 8006ac8:	1d18      	adds	r0, r3, #4
 8006aca:	6008      	str	r0, [r1, #0]
 8006acc:	0628      	lsls	r0, r5, #24
 8006ace:	d501      	bpl.n	8006ad4 <_printf_i+0xec>
 8006ad0:	681d      	ldr	r5, [r3, #0]
 8006ad2:	e002      	b.n	8006ada <_printf_i+0xf2>
 8006ad4:	0669      	lsls	r1, r5, #25
 8006ad6:	d5fb      	bpl.n	8006ad0 <_printf_i+0xe8>
 8006ad8:	881d      	ldrh	r5, [r3, #0]
 8006ada:	4854      	ldr	r0, [pc, #336]	; (8006c2c <_printf_i+0x244>)
 8006adc:	2f6f      	cmp	r7, #111	; 0x6f
 8006ade:	bf0c      	ite	eq
 8006ae0:	2308      	moveq	r3, #8
 8006ae2:	230a      	movne	r3, #10
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006aea:	6866      	ldr	r6, [r4, #4]
 8006aec:	60a6      	str	r6, [r4, #8]
 8006aee:	2e00      	cmp	r6, #0
 8006af0:	bfa2      	ittt	ge
 8006af2:	6821      	ldrge	r1, [r4, #0]
 8006af4:	f021 0104 	bicge.w	r1, r1, #4
 8006af8:	6021      	strge	r1, [r4, #0]
 8006afa:	b90d      	cbnz	r5, 8006b00 <_printf_i+0x118>
 8006afc:	2e00      	cmp	r6, #0
 8006afe:	d04d      	beq.n	8006b9c <_printf_i+0x1b4>
 8006b00:	4616      	mov	r6, r2
 8006b02:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b06:	fb03 5711 	mls	r7, r3, r1, r5
 8006b0a:	5dc7      	ldrb	r7, [r0, r7]
 8006b0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b10:	462f      	mov	r7, r5
 8006b12:	42bb      	cmp	r3, r7
 8006b14:	460d      	mov	r5, r1
 8006b16:	d9f4      	bls.n	8006b02 <_printf_i+0x11a>
 8006b18:	2b08      	cmp	r3, #8
 8006b1a:	d10b      	bne.n	8006b34 <_printf_i+0x14c>
 8006b1c:	6823      	ldr	r3, [r4, #0]
 8006b1e:	07df      	lsls	r7, r3, #31
 8006b20:	d508      	bpl.n	8006b34 <_printf_i+0x14c>
 8006b22:	6923      	ldr	r3, [r4, #16]
 8006b24:	6861      	ldr	r1, [r4, #4]
 8006b26:	4299      	cmp	r1, r3
 8006b28:	bfde      	ittt	le
 8006b2a:	2330      	movle	r3, #48	; 0x30
 8006b2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b30:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b34:	1b92      	subs	r2, r2, r6
 8006b36:	6122      	str	r2, [r4, #16]
 8006b38:	f8cd a000 	str.w	sl, [sp]
 8006b3c:	464b      	mov	r3, r9
 8006b3e:	aa03      	add	r2, sp, #12
 8006b40:	4621      	mov	r1, r4
 8006b42:	4640      	mov	r0, r8
 8006b44:	f7ff fee2 	bl	800690c <_printf_common>
 8006b48:	3001      	adds	r0, #1
 8006b4a:	d14c      	bne.n	8006be6 <_printf_i+0x1fe>
 8006b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b50:	b004      	add	sp, #16
 8006b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b56:	4835      	ldr	r0, [pc, #212]	; (8006c2c <_printf_i+0x244>)
 8006b58:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b5c:	6823      	ldr	r3, [r4, #0]
 8006b5e:	680e      	ldr	r6, [r1, #0]
 8006b60:	061f      	lsls	r7, r3, #24
 8006b62:	f856 5b04 	ldr.w	r5, [r6], #4
 8006b66:	600e      	str	r6, [r1, #0]
 8006b68:	d514      	bpl.n	8006b94 <_printf_i+0x1ac>
 8006b6a:	07d9      	lsls	r1, r3, #31
 8006b6c:	bf44      	itt	mi
 8006b6e:	f043 0320 	orrmi.w	r3, r3, #32
 8006b72:	6023      	strmi	r3, [r4, #0]
 8006b74:	b91d      	cbnz	r5, 8006b7e <_printf_i+0x196>
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	f023 0320 	bic.w	r3, r3, #32
 8006b7c:	6023      	str	r3, [r4, #0]
 8006b7e:	2310      	movs	r3, #16
 8006b80:	e7b0      	b.n	8006ae4 <_printf_i+0xfc>
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	f043 0320 	orr.w	r3, r3, #32
 8006b88:	6023      	str	r3, [r4, #0]
 8006b8a:	2378      	movs	r3, #120	; 0x78
 8006b8c:	4828      	ldr	r0, [pc, #160]	; (8006c30 <_printf_i+0x248>)
 8006b8e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006b92:	e7e3      	b.n	8006b5c <_printf_i+0x174>
 8006b94:	065e      	lsls	r6, r3, #25
 8006b96:	bf48      	it	mi
 8006b98:	b2ad      	uxthmi	r5, r5
 8006b9a:	e7e6      	b.n	8006b6a <_printf_i+0x182>
 8006b9c:	4616      	mov	r6, r2
 8006b9e:	e7bb      	b.n	8006b18 <_printf_i+0x130>
 8006ba0:	680b      	ldr	r3, [r1, #0]
 8006ba2:	6826      	ldr	r6, [r4, #0]
 8006ba4:	6960      	ldr	r0, [r4, #20]
 8006ba6:	1d1d      	adds	r5, r3, #4
 8006ba8:	600d      	str	r5, [r1, #0]
 8006baa:	0635      	lsls	r5, r6, #24
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	d501      	bpl.n	8006bb4 <_printf_i+0x1cc>
 8006bb0:	6018      	str	r0, [r3, #0]
 8006bb2:	e002      	b.n	8006bba <_printf_i+0x1d2>
 8006bb4:	0671      	lsls	r1, r6, #25
 8006bb6:	d5fb      	bpl.n	8006bb0 <_printf_i+0x1c8>
 8006bb8:	8018      	strh	r0, [r3, #0]
 8006bba:	2300      	movs	r3, #0
 8006bbc:	6123      	str	r3, [r4, #16]
 8006bbe:	4616      	mov	r6, r2
 8006bc0:	e7ba      	b.n	8006b38 <_printf_i+0x150>
 8006bc2:	680b      	ldr	r3, [r1, #0]
 8006bc4:	1d1a      	adds	r2, r3, #4
 8006bc6:	600a      	str	r2, [r1, #0]
 8006bc8:	681e      	ldr	r6, [r3, #0]
 8006bca:	6862      	ldr	r2, [r4, #4]
 8006bcc:	2100      	movs	r1, #0
 8006bce:	4630      	mov	r0, r6
 8006bd0:	f7f9 fb06 	bl	80001e0 <memchr>
 8006bd4:	b108      	cbz	r0, 8006bda <_printf_i+0x1f2>
 8006bd6:	1b80      	subs	r0, r0, r6
 8006bd8:	6060      	str	r0, [r4, #4]
 8006bda:	6863      	ldr	r3, [r4, #4]
 8006bdc:	6123      	str	r3, [r4, #16]
 8006bde:	2300      	movs	r3, #0
 8006be0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006be4:	e7a8      	b.n	8006b38 <_printf_i+0x150>
 8006be6:	6923      	ldr	r3, [r4, #16]
 8006be8:	4632      	mov	r2, r6
 8006bea:	4649      	mov	r1, r9
 8006bec:	4640      	mov	r0, r8
 8006bee:	47d0      	blx	sl
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	d0ab      	beq.n	8006b4c <_printf_i+0x164>
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	079b      	lsls	r3, r3, #30
 8006bf8:	d413      	bmi.n	8006c22 <_printf_i+0x23a>
 8006bfa:	68e0      	ldr	r0, [r4, #12]
 8006bfc:	9b03      	ldr	r3, [sp, #12]
 8006bfe:	4298      	cmp	r0, r3
 8006c00:	bfb8      	it	lt
 8006c02:	4618      	movlt	r0, r3
 8006c04:	e7a4      	b.n	8006b50 <_printf_i+0x168>
 8006c06:	2301      	movs	r3, #1
 8006c08:	4632      	mov	r2, r6
 8006c0a:	4649      	mov	r1, r9
 8006c0c:	4640      	mov	r0, r8
 8006c0e:	47d0      	blx	sl
 8006c10:	3001      	adds	r0, #1
 8006c12:	d09b      	beq.n	8006b4c <_printf_i+0x164>
 8006c14:	3501      	adds	r5, #1
 8006c16:	68e3      	ldr	r3, [r4, #12]
 8006c18:	9903      	ldr	r1, [sp, #12]
 8006c1a:	1a5b      	subs	r3, r3, r1
 8006c1c:	42ab      	cmp	r3, r5
 8006c1e:	dcf2      	bgt.n	8006c06 <_printf_i+0x21e>
 8006c20:	e7eb      	b.n	8006bfa <_printf_i+0x212>
 8006c22:	2500      	movs	r5, #0
 8006c24:	f104 0619 	add.w	r6, r4, #25
 8006c28:	e7f5      	b.n	8006c16 <_printf_i+0x22e>
 8006c2a:	bf00      	nop
 8006c2c:	080075d1 	.word	0x080075d1
 8006c30:	080075e2 	.word	0x080075e2

08006c34 <memcpy>:
 8006c34:	440a      	add	r2, r1
 8006c36:	4291      	cmp	r1, r2
 8006c38:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c3c:	d100      	bne.n	8006c40 <memcpy+0xc>
 8006c3e:	4770      	bx	lr
 8006c40:	b510      	push	{r4, lr}
 8006c42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c4a:	4291      	cmp	r1, r2
 8006c4c:	d1f9      	bne.n	8006c42 <memcpy+0xe>
 8006c4e:	bd10      	pop	{r4, pc}

08006c50 <memmove>:
 8006c50:	4288      	cmp	r0, r1
 8006c52:	b510      	push	{r4, lr}
 8006c54:	eb01 0402 	add.w	r4, r1, r2
 8006c58:	d902      	bls.n	8006c60 <memmove+0x10>
 8006c5a:	4284      	cmp	r4, r0
 8006c5c:	4623      	mov	r3, r4
 8006c5e:	d807      	bhi.n	8006c70 <memmove+0x20>
 8006c60:	1e43      	subs	r3, r0, #1
 8006c62:	42a1      	cmp	r1, r4
 8006c64:	d008      	beq.n	8006c78 <memmove+0x28>
 8006c66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c6e:	e7f8      	b.n	8006c62 <memmove+0x12>
 8006c70:	4402      	add	r2, r0
 8006c72:	4601      	mov	r1, r0
 8006c74:	428a      	cmp	r2, r1
 8006c76:	d100      	bne.n	8006c7a <memmove+0x2a>
 8006c78:	bd10      	pop	{r4, pc}
 8006c7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c82:	e7f7      	b.n	8006c74 <memmove+0x24>

08006c84 <_free_r>:
 8006c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c86:	2900      	cmp	r1, #0
 8006c88:	d048      	beq.n	8006d1c <_free_r+0x98>
 8006c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c8e:	9001      	str	r0, [sp, #4]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f1a1 0404 	sub.w	r4, r1, #4
 8006c96:	bfb8      	it	lt
 8006c98:	18e4      	addlt	r4, r4, r3
 8006c9a:	f000 f8d3 	bl	8006e44 <__malloc_lock>
 8006c9e:	4a20      	ldr	r2, [pc, #128]	; (8006d20 <_free_r+0x9c>)
 8006ca0:	9801      	ldr	r0, [sp, #4]
 8006ca2:	6813      	ldr	r3, [r2, #0]
 8006ca4:	4615      	mov	r5, r2
 8006ca6:	b933      	cbnz	r3, 8006cb6 <_free_r+0x32>
 8006ca8:	6063      	str	r3, [r4, #4]
 8006caa:	6014      	str	r4, [r2, #0]
 8006cac:	b003      	add	sp, #12
 8006cae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cb2:	f000 b8cd 	b.w	8006e50 <__malloc_unlock>
 8006cb6:	42a3      	cmp	r3, r4
 8006cb8:	d90b      	bls.n	8006cd2 <_free_r+0x4e>
 8006cba:	6821      	ldr	r1, [r4, #0]
 8006cbc:	1862      	adds	r2, r4, r1
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	bf04      	itt	eq
 8006cc2:	681a      	ldreq	r2, [r3, #0]
 8006cc4:	685b      	ldreq	r3, [r3, #4]
 8006cc6:	6063      	str	r3, [r4, #4]
 8006cc8:	bf04      	itt	eq
 8006cca:	1852      	addeq	r2, r2, r1
 8006ccc:	6022      	streq	r2, [r4, #0]
 8006cce:	602c      	str	r4, [r5, #0]
 8006cd0:	e7ec      	b.n	8006cac <_free_r+0x28>
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	b10b      	cbz	r3, 8006cdc <_free_r+0x58>
 8006cd8:	42a3      	cmp	r3, r4
 8006cda:	d9fa      	bls.n	8006cd2 <_free_r+0x4e>
 8006cdc:	6811      	ldr	r1, [r2, #0]
 8006cde:	1855      	adds	r5, r2, r1
 8006ce0:	42a5      	cmp	r5, r4
 8006ce2:	d10b      	bne.n	8006cfc <_free_r+0x78>
 8006ce4:	6824      	ldr	r4, [r4, #0]
 8006ce6:	4421      	add	r1, r4
 8006ce8:	1854      	adds	r4, r2, r1
 8006cea:	42a3      	cmp	r3, r4
 8006cec:	6011      	str	r1, [r2, #0]
 8006cee:	d1dd      	bne.n	8006cac <_free_r+0x28>
 8006cf0:	681c      	ldr	r4, [r3, #0]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	6053      	str	r3, [r2, #4]
 8006cf6:	4421      	add	r1, r4
 8006cf8:	6011      	str	r1, [r2, #0]
 8006cfa:	e7d7      	b.n	8006cac <_free_r+0x28>
 8006cfc:	d902      	bls.n	8006d04 <_free_r+0x80>
 8006cfe:	230c      	movs	r3, #12
 8006d00:	6003      	str	r3, [r0, #0]
 8006d02:	e7d3      	b.n	8006cac <_free_r+0x28>
 8006d04:	6825      	ldr	r5, [r4, #0]
 8006d06:	1961      	adds	r1, r4, r5
 8006d08:	428b      	cmp	r3, r1
 8006d0a:	bf04      	itt	eq
 8006d0c:	6819      	ldreq	r1, [r3, #0]
 8006d0e:	685b      	ldreq	r3, [r3, #4]
 8006d10:	6063      	str	r3, [r4, #4]
 8006d12:	bf04      	itt	eq
 8006d14:	1949      	addeq	r1, r1, r5
 8006d16:	6021      	streq	r1, [r4, #0]
 8006d18:	6054      	str	r4, [r2, #4]
 8006d1a:	e7c7      	b.n	8006cac <_free_r+0x28>
 8006d1c:	b003      	add	sp, #12
 8006d1e:	bd30      	pop	{r4, r5, pc}
 8006d20:	200008cc 	.word	0x200008cc

08006d24 <_malloc_r>:
 8006d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d26:	1ccd      	adds	r5, r1, #3
 8006d28:	f025 0503 	bic.w	r5, r5, #3
 8006d2c:	3508      	adds	r5, #8
 8006d2e:	2d0c      	cmp	r5, #12
 8006d30:	bf38      	it	cc
 8006d32:	250c      	movcc	r5, #12
 8006d34:	2d00      	cmp	r5, #0
 8006d36:	4606      	mov	r6, r0
 8006d38:	db01      	blt.n	8006d3e <_malloc_r+0x1a>
 8006d3a:	42a9      	cmp	r1, r5
 8006d3c:	d903      	bls.n	8006d46 <_malloc_r+0x22>
 8006d3e:	230c      	movs	r3, #12
 8006d40:	6033      	str	r3, [r6, #0]
 8006d42:	2000      	movs	r0, #0
 8006d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d46:	f000 f87d 	bl	8006e44 <__malloc_lock>
 8006d4a:	4921      	ldr	r1, [pc, #132]	; (8006dd0 <_malloc_r+0xac>)
 8006d4c:	680a      	ldr	r2, [r1, #0]
 8006d4e:	4614      	mov	r4, r2
 8006d50:	b99c      	cbnz	r4, 8006d7a <_malloc_r+0x56>
 8006d52:	4f20      	ldr	r7, [pc, #128]	; (8006dd4 <_malloc_r+0xb0>)
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	b923      	cbnz	r3, 8006d62 <_malloc_r+0x3e>
 8006d58:	4621      	mov	r1, r4
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f000 f862 	bl	8006e24 <_sbrk_r>
 8006d60:	6038      	str	r0, [r7, #0]
 8006d62:	4629      	mov	r1, r5
 8006d64:	4630      	mov	r0, r6
 8006d66:	f000 f85d 	bl	8006e24 <_sbrk_r>
 8006d6a:	1c43      	adds	r3, r0, #1
 8006d6c:	d123      	bne.n	8006db6 <_malloc_r+0x92>
 8006d6e:	230c      	movs	r3, #12
 8006d70:	6033      	str	r3, [r6, #0]
 8006d72:	4630      	mov	r0, r6
 8006d74:	f000 f86c 	bl	8006e50 <__malloc_unlock>
 8006d78:	e7e3      	b.n	8006d42 <_malloc_r+0x1e>
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	1b5b      	subs	r3, r3, r5
 8006d7e:	d417      	bmi.n	8006db0 <_malloc_r+0x8c>
 8006d80:	2b0b      	cmp	r3, #11
 8006d82:	d903      	bls.n	8006d8c <_malloc_r+0x68>
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	441c      	add	r4, r3
 8006d88:	6025      	str	r5, [r4, #0]
 8006d8a:	e004      	b.n	8006d96 <_malloc_r+0x72>
 8006d8c:	6863      	ldr	r3, [r4, #4]
 8006d8e:	42a2      	cmp	r2, r4
 8006d90:	bf0c      	ite	eq
 8006d92:	600b      	streq	r3, [r1, #0]
 8006d94:	6053      	strne	r3, [r2, #4]
 8006d96:	4630      	mov	r0, r6
 8006d98:	f000 f85a 	bl	8006e50 <__malloc_unlock>
 8006d9c:	f104 000b 	add.w	r0, r4, #11
 8006da0:	1d23      	adds	r3, r4, #4
 8006da2:	f020 0007 	bic.w	r0, r0, #7
 8006da6:	1ac2      	subs	r2, r0, r3
 8006da8:	d0cc      	beq.n	8006d44 <_malloc_r+0x20>
 8006daa:	1a1b      	subs	r3, r3, r0
 8006dac:	50a3      	str	r3, [r4, r2]
 8006dae:	e7c9      	b.n	8006d44 <_malloc_r+0x20>
 8006db0:	4622      	mov	r2, r4
 8006db2:	6864      	ldr	r4, [r4, #4]
 8006db4:	e7cc      	b.n	8006d50 <_malloc_r+0x2c>
 8006db6:	1cc4      	adds	r4, r0, #3
 8006db8:	f024 0403 	bic.w	r4, r4, #3
 8006dbc:	42a0      	cmp	r0, r4
 8006dbe:	d0e3      	beq.n	8006d88 <_malloc_r+0x64>
 8006dc0:	1a21      	subs	r1, r4, r0
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	f000 f82e 	bl	8006e24 <_sbrk_r>
 8006dc8:	3001      	adds	r0, #1
 8006dca:	d1dd      	bne.n	8006d88 <_malloc_r+0x64>
 8006dcc:	e7cf      	b.n	8006d6e <_malloc_r+0x4a>
 8006dce:	bf00      	nop
 8006dd0:	200008cc 	.word	0x200008cc
 8006dd4:	200008d0 	.word	0x200008d0

08006dd8 <_realloc_r>:
 8006dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dda:	4607      	mov	r7, r0
 8006ddc:	4614      	mov	r4, r2
 8006dde:	460e      	mov	r6, r1
 8006de0:	b921      	cbnz	r1, 8006dec <_realloc_r+0x14>
 8006de2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006de6:	4611      	mov	r1, r2
 8006de8:	f7ff bf9c 	b.w	8006d24 <_malloc_r>
 8006dec:	b922      	cbnz	r2, 8006df8 <_realloc_r+0x20>
 8006dee:	f7ff ff49 	bl	8006c84 <_free_r>
 8006df2:	4625      	mov	r5, r4
 8006df4:	4628      	mov	r0, r5
 8006df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006df8:	f000 f830 	bl	8006e5c <_malloc_usable_size_r>
 8006dfc:	42a0      	cmp	r0, r4
 8006dfe:	d20f      	bcs.n	8006e20 <_realloc_r+0x48>
 8006e00:	4621      	mov	r1, r4
 8006e02:	4638      	mov	r0, r7
 8006e04:	f7ff ff8e 	bl	8006d24 <_malloc_r>
 8006e08:	4605      	mov	r5, r0
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	d0f2      	beq.n	8006df4 <_realloc_r+0x1c>
 8006e0e:	4631      	mov	r1, r6
 8006e10:	4622      	mov	r2, r4
 8006e12:	f7ff ff0f 	bl	8006c34 <memcpy>
 8006e16:	4631      	mov	r1, r6
 8006e18:	4638      	mov	r0, r7
 8006e1a:	f7ff ff33 	bl	8006c84 <_free_r>
 8006e1e:	e7e9      	b.n	8006df4 <_realloc_r+0x1c>
 8006e20:	4635      	mov	r5, r6
 8006e22:	e7e7      	b.n	8006df4 <_realloc_r+0x1c>

08006e24 <_sbrk_r>:
 8006e24:	b538      	push	{r3, r4, r5, lr}
 8006e26:	4d06      	ldr	r5, [pc, #24]	; (8006e40 <_sbrk_r+0x1c>)
 8006e28:	2300      	movs	r3, #0
 8006e2a:	4604      	mov	r4, r0
 8006e2c:	4608      	mov	r0, r1
 8006e2e:	602b      	str	r3, [r5, #0]
 8006e30:	f7fb ffa0 	bl	8002d74 <_sbrk>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	d102      	bne.n	8006e3e <_sbrk_r+0x1a>
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	b103      	cbz	r3, 8006e3e <_sbrk_r+0x1a>
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	bd38      	pop	{r3, r4, r5, pc}
 8006e40:	20000d00 	.word	0x20000d00

08006e44 <__malloc_lock>:
 8006e44:	4801      	ldr	r0, [pc, #4]	; (8006e4c <__malloc_lock+0x8>)
 8006e46:	f000 b811 	b.w	8006e6c <__retarget_lock_acquire_recursive>
 8006e4a:	bf00      	nop
 8006e4c:	20000d08 	.word	0x20000d08

08006e50 <__malloc_unlock>:
 8006e50:	4801      	ldr	r0, [pc, #4]	; (8006e58 <__malloc_unlock+0x8>)
 8006e52:	f000 b80c 	b.w	8006e6e <__retarget_lock_release_recursive>
 8006e56:	bf00      	nop
 8006e58:	20000d08 	.word	0x20000d08

08006e5c <_malloc_usable_size_r>:
 8006e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e60:	1f18      	subs	r0, r3, #4
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	bfbc      	itt	lt
 8006e66:	580b      	ldrlt	r3, [r1, r0]
 8006e68:	18c0      	addlt	r0, r0, r3
 8006e6a:	4770      	bx	lr

08006e6c <__retarget_lock_acquire_recursive>:
 8006e6c:	4770      	bx	lr

08006e6e <__retarget_lock_release_recursive>:
 8006e6e:	4770      	bx	lr

08006e70 <_init>:
 8006e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e72:	bf00      	nop
 8006e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e76:	bc08      	pop	{r3}
 8006e78:	469e      	mov	lr, r3
 8006e7a:	4770      	bx	lr

08006e7c <_fini>:
 8006e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7e:	bf00      	nop
 8006e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e82:	bc08      	pop	{r3}
 8006e84:	469e      	mov	lr, r3
 8006e86:	4770      	bx	lr
