library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Bin7SegDecoder is
    port(binInputH , binInputL : in std_logic_vector(5 downto 0);
    decOut_H , decOut_L : out std_logic_vector(6 downto 0);
    enable    : in std_logic);
    end Bin7SegDecoder;

    architecture Behavioral of Bin7SegDecoder is
begin
	decOut_H <="1111111" when enable = '0' else
                "1111001" when (binInputH = "0001") else --1
                "0100100" when (binInputH = "0010") else --2
                "0110000" when (binInputH = "0011") else --3
                "0011001" when (binInputH = "0100") else --4
                "0010010" when (binInputH = "0101") else --5
                "0000010" when (binInputH = "0110") else --6
                "1111000" when (binInputH = "0111") else --7
                "0000000" when (binInputH = "1000") else --8
                "0010000" when (binInputH = "1001") else --9
                "1000000"; --0
					 
	decOut_L <="1111111" when enable = '0' else
                "1111001" when (binInputH = "0001") else --1
                "0100100" when (binInputH = "0010") else --2
                "0110000" when (binInputH = "0011") else --3
                "0011001" when (binInputH = "0100") else --4
                "0010010" when (binInputH = "0101") else --5
                "0000010" when (binInputH = "0110") else --6
                "1111000" when (binInputH = "0111") else --7
                "0000000" when (binInputH = "1000") else --8
                "0010000" when (binInputH = "1001") else --9
                "1000000"; --0
end Behavioral;