module decoder_2X4_df(D,A,B,enable);

	output [3:0] D;
	input A, B, enable;
	
	assign 
		D[0]=(~A&~B&enable),
		D[1]=(~A&B&enable),
		D[2]=(A&~B&enable),
		D[3]=(A&B&enable);


endmodule

module t_decode_2X4;
	wire [3:0] D;
	reg A,B,enable;

	decoder_2X4_df D1(D,A,B,enable);

	initial # 40 $finish;
	
	initial begin 
		A=0; B=0; enable=1;
		#5 A=0; B=1; enable=1;
		#5 A=1; B=1;enable=1;
		#5 A=1; B=0;enable=1;
	end 

endmodule	