module full_adder_tb;
  reg a,b,c;
  wire sum,cout;
  
  full_adder dut(.a(a),.b(b),.c(c),.sum(sum),.cout(cout));
  
  initial
    begin
      $monitor("a=%0d  b=%0d c=%0d  sum=%0d  carry=%0d",a,b,c,sum,cout);
      #10 a=0; b=0; c=0;
      #10 a=0; b=0; c=1;
      #10 a=0; b=1; c=0;
      #10 a=0; b=1; c=1;
      #10 a=1; b=0; c=0;
      #10 a=1; b=0; c=1;
      #10 a=1; b=1; c=0;
      #10 a=1; b=1; c=1;
    end
  
  
endmodule
