t distribut memori parallel architectur base modular linear array d separ transform comput a framework map systemat dimension d separ transform parallel architectur consist fulli pipelin linear array stage present result model architectur character gener high degre modular high throughput exclus use distribut memori control central share memori block facilit transposit intermedi result commonli case rowcolumn imag process architectur avoid share central memori posit implic speed area power dissip scalabl architectur architectur present may use realiz separ d transform chang coeffici store process element pipelin linear array comput d discret fourier transform d separ convolut present exampl perform evalu b introduct separ transform play fundament role digit signal imag process nearli everi problem dsp base transform time space domain signal altern space better suit effici storag transmiss interpret estim commonli employ dimension d signal transform discret cosin fourier sine transform dct dft dst discret hough radon transform dht drt known separ due special type symmetri kernel separ transform comput less expens nonsepar one time complex om per output data element oppos om nonsepar form appli size theta input imag major avail vlsi implement separ transform base popular rowcolumn approach see exampl rao yip guo et al yp lee et al bhaskaran konstantinid gertner shamash chakrabarti jaja d transform perform three step i d transform input row follow ii intermedi result transposit usual implement transposit memori iii d transform intermedi result column illustr fig a figur throughout paper assum imag input becom avail rasterscan order is continu sequenc row vector array accept produc data rasterscan avoid expens host interfac memori buffer d row column process block fig a may realiz either highli modular structur standard pipelin array ident process element pe type architectur optim target transform howev one main shortcom convent rowcolumn architectur central memori block sever limit modular overal structur despit possibl modular row column array addit central memori requir moder complex address gener circuitri row column decod sens amplifi depend size control coordin concurr access two row column architectur share memori larg central memori also neg implic lowpow design paper present method synthes fulli pipelin modular array d separ transform deriv comput structur use smallsiz fifo memori local pe requir neither address gener central control memorytoarray rout faster clock speed smaller area low power achiev architectur regular set simpl pe distribut memori control reduc size memori structur shown reduc power consumpt larg due reduc effect bu capacit smaller memori absenc sens amplifi architectur synthes gener sens separ transform realiz program pe memori bank transposit address row process a row column raster scan input b logic column process figur a convent architectur rasterscan d separ transform reli share central memori bank transposit intermedi result b propos altern architectur base two linear array central memori bank replac fifo queue distribut pe appropri set kernel coeffici benefit elimin memori transposit recogn lim swartzland wang chang author treat dft problem context multidimension systol array method distinct primarili restrict singl input si linear array use rasterscan io fisher kung shown linear array bound clock skew regardless size wherea higher d array arbitrari size may technolog feasibl see lee kedem discuss gener aspect map algorithm linear array although dct array present avoid transposit mean local pe storag result architectur requir multipli theta input mani case may prohibit array develop paper requir multipli anoth import characterist propos architectur use local commun interconnect complex om for theta separ d transform best knowledg parallel architectur may use less om pe also requir om inputoutput port may exhibit nonloc commun among pe ie interconnect complex may grow faster om furthermor reduct number pe becom possibl exploit specif coeffici symmetri ie architectur may comput desir d separ transform someth architectur develop capabl of addit gener comput structur also deriv exampl array d dft d separ convolut although pure comput effici point view dft expens fast fourier transform fft vlsi implement point view signific reason dft may prefer fft particularli small number coeffici fft complex data rout limit overal speed expens term chip area see swartzland thompson paper use d dft array beraldin et al deriv modular array structur comput d dft without transposit memori d separ convolut studi extens mani year see exampl dudgeon mersereau use basi construct gener transfer function abramat et al use separ fir system construct nonsepar iir filter treitel shank use parallel separ filter approxim nonsepar one despit limit rang frequenc respons separ filter attract due low comput cost compar nonsepar system addi tion separ convolut play central role discret wavelet transform dwt current basi use d dwt separ rest paper organ follow section fix notat defin gener separ d transform discuss altern view convent rowcolumn d process allow us formul equival algorithm suitabl raster scan io section deriv algorithm transform systemat fulli pipelin linear array structur distribut memori control use appropri linear spacetim map oper section appli gener method develop section deriv modular linear array d dft d separ convolut respect transform definit notat d transform theta signal xi given notic gener dimension d transform d distinct orthonorm basi function span transform space name g where g denot complex conjug g separ symmetr transform properti lm i henc one express yl m l i order formul transform matrix form adopt follow notat let theta k matrix element index zero interchang also denot ai k ik furthermor let column vector theta denot lowercas letter superscript denot transposit adopt golub van loan matlablik notat denot submatric au v u v integ column vector pick row column defin submatrix also index vector specifi colon notat impli l exampl theta submatrix contain row column matrix a entir row column specifi singl colon a k correspond as kth column ai denot as ith row index vector nonunit increment specifi denot count p r lengthq increment let x transform input transform coeffici output theta matric respect theta matrix g separ transform kernel whose column d distinct basi vector gi matrix notat place eqn rewritten m consequ separ transform comput two consecut matrixmatrix product first matrix product written view oper matrix g row input x produc row intermedi result z second matrix product view oper matrix g column z produc column interpret form basi tradit rowcolumn process method necessit transposit z section show obtain process directli row z order becom avail thu elimin need transposit give definit raster scan order definit given set matrix element g say element xi preced raster scan order element xi either raster scan induc total order input set equival rowmajor order let us also defin vector x z x j z j column vector view matric x z respect suitabl raster scan process mean p th row z deriv multipli p th row x time g ie zp set equat express compactli use kroneck product multipli theta input vector x time momega g obtain z momega g equival matrixvector product eqn altern view eqn allow us deriv algorithm dimens two ie algorithm index space dimens two row process rather dimens three impli matrixmatrix product form eqn reformul algorithm lower dimension index space here effect techniqu simplifi map algorithm high dimens simpl effici monodimension linear array structur avoid complex multiproject intermedi result column vector z eqn view either compos consecut vector zi correspond row matrix z vector interspers stride factor correspond column matrix z given g adopt latter view column d transform eqn express z vector defin similarli x z array synthesi framework separ transform section elabor space time map two compon gener d separ transform array one row one column process gener treat d transform matrix vector product make use addit comput save might possibl due kernel symmetri rather write three dimension singl assign form saf algorithm row process suggest eqn con vention theta matrixmatrix product work eqn matrixvector product nest loop algorithm eqn dimens two trivial map linear array process input rasterscan order due way construct vector x z check recal altern definit separ transform basi matrix size theta written kroneck product basi theta matrix g time see akansu substitut eqn eqn get tomega im x use properti aomega bcomega acomega bd algorithm saf one variabl assign singl valu throughout entir execut statement form xi xi b allow defin g eqn given algorithm input xi initi z z k i output z algorithm defin d index space fi g use linear spacetim map method space transform algorithm transform array process element pe effici due block diagon spars structur g appli transform index variabl defin cm obtain equival algorithm rectangular constant bound index space cbi given g new algorithm map linear array fulli util effici pe local broadcast variabl complex rich problem maintain focu address detail requir write algorithm local form variabl common domain support rather give algorithm one possibl local algorithm suitabl raster scan process note variabl zi local equival xk g zk respect algorithm input xk gi output zb k pictori local algorithm repres depend graph dg shown fig a input xk appear along horizont kaxi shown correspond element matrix x oper model dg node shown fig b figur arrow repres data depend seen local among dg node variabl x z shown figur depend vector associ variabl g horizont length note coeffici matrix g appear dg replic time one term dg section use linear space map dg fig a project along axi give rise linear array fig c linear time map schedul use consist raster scan process input stream raster scan fed pe one data point per schedul time period output stream becom avail initi delay three time unit also raster scan exampl avail pe again note although output becom avail singl pe everi time instant one pe produc z valu consequ output collect mean bu connect pe output local pe control need realiz output partial result z algorithm ie recogn interrow boundari k dg fig a implement simpli attach bittag call decod bit fig d input data token x bit set last element everi row matrix x pe accumul local result multiplyaccumul oper z bit input set pe find input x arriv decod bit set place result output link rather intern z regist clear intern z regist column transform coeffici g store bank regist fed multipli sequenc wraparound next deriv saf algorithm transform view either i matrix g oper column vector z k produc column vector ii matrix z oper row vector g i produc row vector i use latter interpret turn equal from express follow nestedloop saf algorithm given similar algorithm except fact basic multiplyadd oper type scalar time vector plu vector algorithm altern output also systol pipelin along input x becom avail singl pem gamma see beraldin et al discuss output pipelin systol dft socal saxpi oper z x c row array bit cntr z x output d intern pe structur column array input a row dg b dg node figur a depend graph dg transform row x node oper c result row array appli linear spacetim map oper along io processortim schedul d intern structur process element pe input matric z g initi output scalar multipl one multipl scalar g vector z result vector ad vector import aspect formul allow us oper directli row intermedi matrix z therebi exploit raster scan order z becom avail row array and result avoid intermedi matrix transposit furthermor although eqn matrixmatrix product defin d index space construct algorithm matrixvector product d index space variabl i k use vector data object instead scalar similarli algorithm algorithm local propag variabl zk along iaxi accumul output i along kaxi dg local algorithm shown fig a basic dg node oper consist scalar multipl scalar addit data depend among dg node consist parallel vector depict one thick arc fig b show oper model dg node saxpi map dg shown fig a use space transform appli dg algorithm name result column linear array shown fig c schedul dg accomplish mean function map comput within dg node i k schedul time period index pick lth element row zk schedul vector use row array exampl dg node depict fig b i comput schedul execut pe first comput dg node i name schedul pe note time function two resolut level one assign node dg macro time step one assign individu multiplyadd oper within dg node actual time step clock cycl regular schedul allow simpl implement addit local pe control and importantli widthm data depend zk point upward column dg fig a map physic link rather singl physic link suffic propag input z sinc sequenc z valu produc rate one scalar token per schedul time period row array addit z token consum vector array rate produc a column dg b dg node i i i i bit cntr clock z output d pe structur c column array z row array depend map singl physic link fifo fifo figur a depend graph dg transform dg column z node repres scalarvector multipli vectorvector add c result column array appli linear spacetim map oper along io processortim schedul d intern structur process element pe array ident structur row array fig c shown fig c along io schedul differ amount memori requir column array hold entir row z rather singl element fig d show intern pe structur see io regist x z row array replac lengthm fifo queue z column array respect perform character calcul latenc pipelin period propos array fig show complet io schedul array row column transform size two consecut input matric x x figur see array perfectli space time match output stream z gener row array immedi consum column array exact rate product consequ intermedi buffer requir problem latenc total time singl separ transform input x calcul follow assum row array start comput know schedul time first intermedi result produc ie point on one intermedi result becom avail per schedul time period henc column array requir time step process entir stream z token time accept z produc gener mt time unit sinc first input column array becom avail latenc ie total time requir parallel architectur comput d separ transform singl imag consid continu stream problem input matric fx relev measur perform block pipelin period ie number time step initi two consecut problem refer fig note first last data token first input enter row array x figur thu time first element next input x may enter row array next time column array may start accept input intermedi result z of problem instanc assum row array accept x earliest possibl time unit later first data token second input stream becom avail column array exactli column time column array readi accept it consequ result block pipelin period loos speak name second array column array vector array remind us produc result column array implement convent rowcolumn approach figur a note howev array z provid raster scan order ie sequenc row column x x x x x x x y y y y y y y x input row array x x x x x x x x input row array intermedi result z intermedi result z column array output time last x input first intermedi result z column array figur overal time schedul array consid two success input x x exampl sinc singl input line row array thu one token fed per time step theoret minimum fi maximum throughput attain effici given ratio total number comput product latenc time number processor singl input effici fulli pipelin array exactli impli one output i becom avail everi schedul time period sinc perform metric depend particular schedul chosen here number avail tradeoff explor instanc nonsystol schedul use column array with time function lead reduc latenc block pipelin period remain minim howev case output a column becom avail simultan everi time step collect parallel singl input parallel output sipo architectur array d discret fourier transform section deriv parallel architectur d discret fourier transform dft special case comput structur deriv section therefor array present similar shown fig except use dft algorithm known goertzel dft may reduc kernel coeffici storag simplifi control complex goertzel dft dft d msampl sequenc xk given set coeffici dft d theta msampl sequenc xi k given clearli kernel g lm i li dft separ d kernel g l li d dft array beraldin et al base socal goertzel algorithm deriv appli horner polynomi multipl rule follow recurs equat equival d dft zm k denot th dft coeffici k th recurs step m consid exampl comput dft coeffici z which accord eqn given x now unravel recurs eqn z z x inde equal dft coeffici z sinc w gamma w gamma goertzel algorithm dft coeffici comput use singl twiddl factor w gammam rather twiddl factor direct applic eqn modular dft array deriv let x z input intermedi result theta vector repres correspond raster scan matric x z section examin eqn reveal that togeth definit x z algorithm similar local saf algorithm see section formul w gammai play role gi k statement updat z addit take place multipl henc local saf algorithm eqn given algorithm input xk w gammai equat frequenc index k time index output zb k xi k gi zi local equival variabl xk w gammai zk re spectiv dg algorithm similar structur one shown fig a except instead g coeffici propag lengthm horizont depend along k direct complex twiddl factor propag lengthon depend along kdirect also order intern pe oper revers algorithm map space transform result row array shown fig a shown fig b intern pe structur dft row array simpler array gener transform singl complex twiddl factor alway use multiplicand sort simplif exploit design special multipli particular twiddl factor exampl depend valu w gammai use approxim w gammai factor power two fast shiftadd accumul use rather array multipli dg dft column array vector version eqn construct similarli one gener case shown fig a dg node shown fig b vector dg goertzel dft column algorithm similar gener one fig a except twiddl factor propag kdirect oper pe exchang order illustr differ solut better latenc perform array section schedul column dft dg function map comput l dg node i k time period instead map vector dg s result column array shown fig c intern pe structur shown fig d column array use schedul need input fifo queue hold intermedi result z elimin result total latenc memori nearli one half gener version section schedul also applic gener array section specif neither dft goertzel formul howev realiz perform gain parallel output port need order collect parallel one full column result everi clock cycl z output d c column array z x output b a row array fifo figur parallel architectur d dft a row array processortim io schedul bthe intern structur pe c column array processortim io schedul d intern pe structur perform character latenc overal architectur schedul row column array m faster gener architectur develop section latenc almost factor two due broadcast intermedi result zi pe column array avail parallel output port result entir column final result becom avail simultan shown fig c time pipelin period ident array section ie howev smaller latenc obtain broadcast come expens potenti larger durat time step ie reduc maximum rate run clock increas array d separ convolut d convolut linear d convolut theta k input xi given notic that contrast gener transform case eqn summat limit convolut rang region depend support function gdelta delta xdelta delta sinc deal case kernel g smaller support input x summat limit defin kernel support region separ filter properti gi substanti differ complex nonsepar separ filter former requir l l k multipl l addit per output sampl latter requir multipl addit per sampl eqn impli input xi first process rasterscan order perform convolut row result intermedi result zi final result obtain perform k d columnwis convolut zi k k simplic exposit without loss gener assum method restrict small convolut kernel focu vlsi array rel small number pe figur a show exampl dg rowwis convolut rasterscan input xi k figur omit data depend vector arrowhead indic data flow direct broadcast variabl x g includ point upward local accumul variabl z contrast gener transform case section see fig convolut slight spillov output row interfac boundari propos solut let input row separ slot enter array and result need introduc control mechan row interfac manag typic ineffici incur leav empti comput row schedul small order let linear spacetim map oper ta given index processor denot schedul time period result array along io schedul shown fig b everi input token made simultan avail pe arrow io schedul indic progress partial result lead comput output z row interfac control need long pad end input row exampl time instant follow input x two zero insert input stream clear filter subsequ insert row x k use notat introduc section write convolut base saxpi row oper vector level dg fig a accept row input produc row output i filter coeffici gi still scalar valu intern dg node structur shown fig b k one accept argument element row filter coeffici gi subsequ ad product one partial result propag bottom top lead comput correspond element i fig c show complet d convolut pipelin architectur consist two linear array stage first shown left call row array process dg fig a follow anoth linear array stage call column array process vector dg fig a pe altern space row slot introduc control tag carri last first element everi row result perfect row pipelin howev effici improv perfect row pipelin solut present neglig row row row a b figur a rowwis d convolut xi result zi k note row space slot input b array rowwis convolut processortim snapshot array oper yi yi yi a b fifo d fifo figur a column d convolut dg vector form dark node repres scalar comput thick edg repres data depend among vector variabl b intern structur dg node i c parallel architectur comput d separ convolut first stage linear array perform row second column process respectivelyd intern row column array pe structur identifi two indic p q q indic whether pe row process column process space transform column array time function map comput schedul time period given choic time function impli pe serial execut k scalar oper model dg node i follow g two array perfectli space time match order correspond exactli order output produc pe row array see fig result intermedi output broadcast column array pe via bu soon produc need introduc addit control memori interfac two pipelin array stage figur d show intern structur pe array everi schedul time period pe pq perform follow three oper a multipl valu input bu local filter coeffici b addit product incom partial result c propag result pe pgammaq regard partial result accumul column array sinc everi dg node produc output also number regist fifo queue requir everi pair pe see fig c note howev buse broadcast well link move partial result yi fifo carri scalar quantiti bitwidth one word and depend k l perform character latenc memori total comput time singl input problem instanc xi k follow row array comput time column array comput time sinc commun structur perfectli pipelin delay one time unit produc first output y result total comput time vector exampl consid typic number imag process result effici loss due imperfect row pipelin effici rel small effici loss result array virtual control circuitri altern effici loss row requir process time mk lk gamma insert zero row caus step total number comput sinc l processor effici given could reduc introduc control pelevel manag interfac row row array as oppos insert zero block pipelin period input sequenc fx impli complet output yi k avail everi fi time step substanti improv effici effici case next prove proposit lower bound memori architectur process input raster scan order show d convolut array propos nearli attain lower bound proposit show array requir larger memori storag convent transposit memori solut result hold also structur present section follow io model draw boundari around circuit consider assum input stream xi k cross boundari raster scan rowmajor order input enter circuit held local storag use comput last time discard assum input xi k appear input stream circuit cannot request xi k host again manag throughout lifetim thi analysi similar proposit lower bound memori d convolut separ ltap nonsepar filter rowscan input proof consid output yi k eqn nonsepar eqn separ know comput yi requir set l input element lg rowscan order impos def last element set enter circuit boundari xi k minimum time xi spend insid boundari calcul look last output element requir xi comput shown yi make assumpt circuit oper perfect pipelin henc one output element avail everi singl time period minimum time need spend insid boundari row final time t least m k new input element enter boundari therefor minimum memori lower bound storag element total memori requir propos convolut array fig c domin column fifo account total m k memori regist meet exactli lower memori bound proposit addit total l regist local store filter coeffici which could reduc l correspond pe deriv also hold substitut columnmajor rowmajor order long consist array share coeffici l regist accumul zi result row array array propos section also meet lower memori bound case global transform ie dft equal support region kernel input proposit reduc trivial case storag entir theta frame requir conclus paper shown basi construct modular architectur d separ transform array d transform result overal architectur reflect modular array restrict requir d transform array accept input gener output raster scan order regular architectur consist two fulli pipelin linear array stage share memori deriv base key idea dg first linear array perform row process structur equival dg second linear array for column process differ latter dg oper coarser level granular vector instead scalar comput idea exploit even separ transform complex comput structur sinc principl avoid transposit share memori depend d transform structur detail rather depend i raster scan order d transform ii chang abstract level scalar vector oper d dft d convolut use case studi demonstr gener effect propos architectur conjectur method use deriv pipelin array structur multidimension separ transform dimens also appli methodolog discret wavelet transform timescal transform repres finit energi signal set basi function shift translat singl prototyp mother wavelet modular array comput d dwt propos literatur d solut usual reli transposit form complex data rout mechan destroy modular sinc current applic research wavelet base separ fir wavelet filter abl appli result section d array present depend graph spacetim transform pair deriv here suppli input rapid prototyp tool dgvhdl develop group gener automat high qualiti hardwar descript languag model individu pe overal processor array architectur gener vhdl model use perform behavior simul array synthes use industri strength behavior compil synopsi rapidli gener hardwar implement algorithm target varieti devic includ increasingli popular field programm gate array applic specif integr circuit asic use idea present here modular linear array core d discret cosin transform dct support varieti differ io pattern synthes compar r multiresolut signal decomposit discret cosin transform algorithm advantag applica tion an novel cordicbas array architectur multidimension discret hartley transform a costeffect architectur x twodimension dctidct use direct method imag video compress standar vlsi architectur multidimension fourier transform process vlsi architectur multidimension transform lowpow video encoderdecod use wavelettsvq condit replenish multidimension systol array multidimension dft highli parallel vlsi architectur d dct idct comput synchron larg systol array synthes linear array algorithm nest loop algo rithm vlsi signal process system fourier transform vlsi effici onedimension systol array realiz discret fourier transform multidimension digit signal process design d recurs filter separ denomin transfer function the design multistag separ planar filter parallel algorithm architectur discret wavelet transform fundament digit imag process matrix comput algorithm discret fourier transform convolut vlsi array processor on synthesi regular vlsi architectur d discret wavelet transform distribut memori control vlsi architectur d discret wavelet transform d discret wavelet transform data depend analysi synthesi distribut memori control array architectur on time map uniform depend algorithm lower dimension processor array systol array implemen nest loop pro gram synthes systol array control signal recurr equa tion comput aspect vlsi dgvhdl tool facilit high level synthesi parallel process array architectur dgvhdl tool facilit synthesi parallel vlsi architectur use dgvhdl synthes fpga implement d discret wavelet transform synthesi array architectur block match motion estim design explor use tool dgvhdl behavior synthesi design synthesi maximum throughput parallel array architectur realtim imag transform tr vlsi array processor vlsi architectur multidimension fourier transform process synthes linear array algorithm nest loop algorithm fundament digit imag process discret cosin transform algorithm advantag applic vlsi architectur multidimension transform behavior synthesi vlsi signal process system imag video compress standard multiresolut signal decomposit multidimension digit signal process time map uniform depend algorithm lower dimension processor array synchron larg vlsi processor array parallel architectur algorithm discret wavelet transform