Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/emif_cal.ip --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/emif_cal --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/emif_cal.ip --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/emif_cal --family="Agilex 7" --part=AGFB014R24B2E2V
Info: emif_cal: "Transforming system: emif_cal"
Info: Interconnect is inserted between master jtag_master.master and slave emif_cal.cal_debug because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: emif_cal: "Naming system components in system: emif_cal"
Info: emif_cal: "Processing generation queue"
Info: emif_cal: "Generating: emif_cal"
Info: emif_cal: "Generating: emif_cal_altera_emif_cal_274_qortvxi"
Info: emif_cal: "Generating: emif_cal_altera_emif_cal_iossm_274_kxwbfsa"
Info: emif_cal: "Generating: emif_cal_alt_mem_if_jtag_master_191_rksoe3i"
Info: emif_cal: "Generating: emif_cal_altera_mm_interconnect_1920_pvpm4mq"
Info: emif_cal: "Generating: altera_avalon_st_jtag_interface"
Info: emif_cal: "Generating: emif_cal_timing_adapter_1940_5ju4ddy"
Info: emif_cal: "Generating: emif_cal_altera_avalon_sc_fifo_1932_5j7ufsq"
Info: emif_cal: "Generating: altera_avalon_st_bytes_to_packets"
Info: emif_cal: "Generating: altera_avalon_st_packets_to_bytes"
Info: emif_cal: "Generating: altera_avalon_packets_to_master"
Info: emif_cal: "Generating: emif_cal_channel_adapter_1921_5wnzrci"
Info: emif_cal: "Generating: emif_cal_channel_adapter_1921_fkajlia"
Info: emif_cal: "Generating: altera_reset_controller"
Info: emif_cal: "Generating: emif_cal_altera_merlin_master_translator_192_lykd4la"
Info: emif_cal: "Generating: emif_cal_altera_merlin_slave_translator_191_x56fcki"
Info: emif_cal: Done "emif_cal" with 16 modules, 37 files
Info: Finished: Create HDL design files for synthesis
