#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2694a90 .scope module, "reg_000h" "reg_000h" 2 134;
 .timescale -9 -12;
P_0x2641858 .param/l "width" 2 149, +C4<0100000>;
L_0x27b4990 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x268d100_0 .net "SDMA_System_Address_in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x26808c0_0 .net "SDMA_System_Address_out", 31 0, v0x26866c0_0; 1 drivers
v0x2680960_0 .var "ack", 0 0;
v0x2680a00_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x2680ab0_0 .net "data_in", 31 0, L_0x27b4990; 1 drivers
v0x26866c0_0 .var "data_out", 31 0;
v0x26867a0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x2686840_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x2768980 .event edge, v0x2680ab0_0, v0x26866c0_0;
E_0x27707d0 .event posedge, v0x2680a00_0;
S_0x26d9a40 .scope module, "reg_004h" "reg_004h" 2 222;
 .timescale -9 -12;
P_0x26015c8 .param/l "width" 2 239, +C4<010000>;
L_0x27bac00 .functor BUFZ 12, C4<zzzzzzzzzzzz>, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x27bad50 .functor BUFZ 3, C4<zzz>, C4<000>, C4<000>, C4<000>;
v0x268c530_0 .net "HostSDMABufferBoundry_in", 2 0, C4<zzz>; 0 drivers
v0x268c5f0_0 .net "HostSDMABufferBoundry_out", 2 0, L_0x27baea0; 1 drivers
v0x268c690_0 .net "TransferBlockSize_in", 11 0, C4<zzzzzzzzzzzz>; 0 drivers
v0x268fa60_0 .net "TransferBlockSize_out", 11 0, L_0x27bae00; 1 drivers
v0x268fb10_0 .net *"_s11", 2 0, L_0x27bad50; 1 drivers
v0x268fb90_0 .net *"_s2", 0 0, C4<0>; 1 drivers
v0x268fc30_0 .net *"_s7", 11 0, L_0x27bac00; 1 drivers
v0x2693180_0 .var "ack", 0 0;
v0x2693250_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb58348 .resolv tri, L_0x27baac0, L_0x27bab60, L_0x27bacb0, C4<zzzzzzzzzzzzzzzz>;
v0x26932f0_0 .net8 "data_in", 15 0, RS_0x7f0e1fb58348; 3 drivers
v0x269ccc0_0 .var "data_out", 15 0;
v0x269cd40_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x269ce50_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x26a3af0_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x26a3c10_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x2680a80 .event edge, v0x26932f0_0, v0x269ccc0_0;
E_0x268c4e0 .event posedge, v0x2693250_0;
L_0x27baac0 .part/pv C4<0>, 15, 1, 16;
L_0x27bab60 .part/pv L_0x27bac00, 0, 12, 16;
L_0x27bacb0 .part/pv L_0x27bad50, 12, 3, 16;
L_0x27bae00 .part v0x269ccc0_0, 0, 12;
L_0x27baea0 .part v0x269ccc0_0, 12, 3;
S_0x26eb070 .scope module, "reg_006h" "reg_006h" 2 321;
 .timescale -9 -12;
P_0x2785f88 .param/l "width" 2 336, +C4<010000>;
L_0x27baf90 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x26ad2c0_0 .net "BlockCount4CurrentTrans_in", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x26ad380_0 .net "BlockCount4CurrentTrans_out", 15 0, v0x26b1d90_0; 1 drivers
v0x26ad420_0 .var "ack", 0 0;
v0x26ad4c0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x26b1cf0_0 .net "data_in", 15 0, L_0x27baf90; 1 drivers
v0x26b1d90_0 .var "data_out", 15 0;
v0x26b1e30_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x26b1ed0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x26b7400_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x26b74a0_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x268fae0 .event edge, v0x26b1cf0_0, v0x26b1d90_0;
E_0x26a3cf0 .event posedge, v0x26ad4c0_0;
S_0x277cc40 .scope module, "reg_00ch" "reg_00ch" 2 481;
 .timescale -9 -12;
P_0x2786228 .param/l "width" 2 505, +C4<010000>;
L_0x27bb360 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bb5a0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bb6d0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bb890 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bba10 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x26b7600_0 .net "AutoCMD12enable_in", 0 0, C4<z>; 0 drivers
v0x26bb0a0_0 .net "AutoCMD12enable_out", 0 0, L_0x27bbd30; 1 drivers
v0x26bb120_0 .net "BlockCountenable_in", 0 0, C4<z>; 0 drivers
v0x26bb1c0_0 .net "BlockCountenable_out", 0 0, L_0x27bbc10; 1 drivers
v0x26bb270_0 .net "DMAenable_in", 0 0, C4<z>; 0 drivers
v0x26a8060_0 .net "DMAenable_out", 0 0, L_0x27bbac0; 1 drivers
v0x26a80e0_0 .net "DataTransferDirectionSelect_in", 0 0, C4<z>; 0 drivers
v0x26a8180_0 .net "DataTransferDirectionSelect_out", 0 0, L_0x27bbe30; 1 drivers
v0x26a8220_0 .net "MultiSingleBselect_in", 0 0, C4<z>; 0 drivers
v0x26bfa80_0 .net "MultiSingleBselect_out", 0 0, L_0x27bbf90; 1 drivers
v0x26bfb80_0 .net *"_s11", 0 0, L_0x27bb360; 1 drivers
v0x26bfc20_0 .net *"_s15", 0 0, L_0x27bb5a0; 1 drivers
v0x26c7d40_0 .net *"_s19", 0 0, L_0x27bb6d0; 1 drivers
v0x26c7de0_0 .net/s *"_s2", 9 0, C4<0000000000>; 1 drivers
v0x26c7f00_0 .net *"_s23", 0 0, L_0x27bb890; 1 drivers
v0x26cffe0_0 .net *"_s27", 0 0, L_0x27bba10; 1 drivers
v0x26c7e60_0 .net/s *"_s6", 0 0, C4<0>; 1 drivers
v0x26d0130_0 .var "ack", 0 0;
v0x26d0060_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb589d8/0/0 .resolv tri, L_0x27bb050, L_0x27bb180, L_0x27bb2c0, L_0x27bb410;
RS_0x7f0e1fb589d8/0/4 .resolv tri, L_0x27bb600, L_0x27bb780, L_0x27bb940, C4<zzzzzzzzzzzzzzzz>;
RS_0x7f0e1fb589d8 .resolv tri, RS_0x7f0e1fb589d8/0/0, RS_0x7f0e1fb589d8/0/4, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x26d8170_0 .net8 "data_in", 15 0, RS_0x7f0e1fb589d8; 7 drivers
v0x26d01b0_0 .var "data_out", 15 0;
v0x26d82a0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x26d81f0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x26e1630_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x26d8320_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x26b7540 .event edge, v0x26d8170_0, v0x26d01b0_0;
E_0x26b75b0 .event posedge, v0x26d0060_0;
L_0x27bb050 .part/pv C4<0000000000>, 6, 10, 16;
L_0x27bb180 .part/pv C4<0>, 3, 1, 16;
L_0x27bb2c0 .part/pv L_0x27bb360, 0, 1, 16;
L_0x27bb410 .part/pv L_0x27bb5a0, 1, 1, 16;
L_0x27bb600 .part/pv L_0x27bb6d0, 2, 1, 16;
L_0x27bb780 .part/pv L_0x27bb890, 4, 1, 16;
L_0x27bb940 .part/pv L_0x27bba10, 5, 1, 16;
L_0x27bbac0 .part v0x26d01b0_0, 0, 1;
L_0x27bbc10 .part v0x26d01b0_0, 1, 1;
L_0x27bbd30 .part v0x26d01b0_0, 2, 1;
L_0x27bbe30 .part v0x26d01b0_0, 4, 1;
L_0x27bbf90 .part v0x26d01b0_0, 5, 1;
S_0x26a8e30 .scope module, "reg_020h" "reg_020h" 2 811;
 .timescale -9 -12;
P_0x277b6c8 .param/l "width" 2 825, +C4<0100000>;
L_0x27bbdd0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26e17d0_0 .net "BufferData_in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x26e97a0_0 .net "BufferData_out", 31 0, v0x26f2c20_0; 1 drivers
v0x26e9840_0 .var "ack", 0 0;
v0x26e98e0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x26e9960_0 .net "data_in", 31 0, L_0x27bbdd0; 1 drivers
v0x26f2c20_0 .var "data_out", 31 0;
v0x26f2cc0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x26f2d60_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x26f2e00_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x266c2d0_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x26bb240 .event edge, v0x26e9960_0, v0x26f2c20_0;
E_0x26e1780 .event posedge, v0x26e98e0_0;
S_0x26b2ab0 .scope module, "reg_028h" "reg_028h" 2 1077;
 .timescale -9 -12;
P_0x279a578 .param/l "width" 2 1103, +C4<01000>;
L_0x27bc280 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bc380 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bc500 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bc6e0 .functor BUFZ 2, C4<zz>, C4<00>, C4<00>, C4<00>;
L_0x27bc840 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bc9c0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bcb50 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x266c3d0_0 .net "CardDetectSignalSelection_in", 0 0, C4<z>; 0 drivers
v0x266c490_0 .net "CardDetectSignalSelection_out", 0 0, L_0x27bcc00; 1 drivers
v0x263a7d0_0 .net "CardDetectTestLevel_in", 0 0, C4<z>; 0 drivers
v0x263a870_0 .net "CardDetectTestLevel_out", 0 0, L_0x27bcd20; 1 drivers
v0x263a8f0_0 .net "DMAselect_in", 1 0, C4<zz>; 0 drivers
v0x263a990_0 .net "DMAselect_out", 1 0, L_0x27bcf40; 1 drivers
v0x264ecd0_0 .net "DataTransferWidth_in", 0 0, C4<z>; 0 drivers
v0x264ed70_0 .net "DataTransferWidth_out", 0 0, L_0x27bd1e0; 1 drivers
v0x264ee10_0 .net "ExtendDataTransferWidth_in", 0 0, C4<z>; 0 drivers
v0x264eeb0_0 .net "ExtendDataTransferWidth_out", 0 0, L_0x27bce40; 1 drivers
v0x26544f0_0 .net "HighSpeedEnable_in", 0 0, C4<z>; 0 drivers
v0x2654590_0 .net "HighSpeedEnable_out", 0 0, L_0x27bd0a0; 1 drivers
v0x2654630_0 .net "LEDcontrol_in", 0 0, C4<z>; 0 drivers
v0x279d560_0 .net "LEDcontrol_out", 0 0, L_0x27bd2b0; 1 drivers
v0x279d660_0 .net *"_s11", 0 0, L_0x27bc500; 1 drivers
v0x279d6e0_0 .net *"_s15", 1 0, L_0x27bc6e0; 1 drivers
v0x279d5e0_0 .net *"_s19", 0 0, L_0x27bc840; 1 drivers
v0x279d810_0 .net *"_s23", 0 0, L_0x27bc9c0; 1 drivers
v0x279d930_0 .net *"_s27", 0 0, L_0x27bcb50; 1 drivers
v0x279d9b0_0 .net *"_s3", 0 0, L_0x27bc280; 1 drivers
v0x279d890_0 .net *"_s7", 0 0, L_0x27bc380; 1 drivers
v0x279dae0_0 .var "ack", 0 0;
v0x279da30_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb59128/0/0 .resolv tri, L_0x27bc180, L_0x27bc2e0, L_0x27bc430, L_0x27bc5b0;
RS_0x7f0e1fb59128/0/4 .resolv tri, L_0x27bc770, L_0x27bc8f0, L_0x27bcab0, C4<zzzzzzzz>;
RS_0x7f0e1fb59128 .resolv tri, RS_0x7f0e1fb59128/0/0, RS_0x7f0e1fb59128/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0x279dc20_0 .net8 "data_in", 7 0, RS_0x7f0e1fb59128; 7 drivers
v0x279db80_0 .var "data_out", 7 0;
v0x279dd70_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x279dcc0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x279ded0_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x279de10_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x26e1890 .event edge, v0x279dc20_0, v0x279db80_0;
E_0x26f2e80 .event posedge, v0x279da30_0;
L_0x27bc180 .part/pv L_0x27bc280, 7, 1, 8;
L_0x27bc2e0 .part/pv L_0x27bc380, 6, 1, 8;
L_0x27bc430 .part/pv L_0x27bc500, 5, 1, 8;
L_0x27bc5b0 .part/pv L_0x27bc6e0, 3, 2, 8;
L_0x27bc770 .part/pv L_0x27bc840, 2, 1, 8;
L_0x27bc8f0 .part/pv L_0x27bc9c0, 1, 1, 8;
L_0x27bcab0 .part/pv L_0x27bcb50, 0, 1, 8;
L_0x27bcc00 .part v0x279db80_0, 7, 1;
L_0x27bcd20 .part v0x279db80_0, 6, 1;
L_0x27bce40 .part v0x279db80_0, 5, 1;
L_0x27bcf40 .part v0x279db80_0, 3, 2;
L_0x27bd0a0 .part v0x279db80_0, 2, 1;
L_0x27bd1e0 .part v0x279db80_0, 1, 1;
L_0x27bd2b0 .part v0x279db80_0, 0, 1;
S_0x2687480 .scope module, "reg_029h" "reg_029h" 2 1217;
 .timescale -9 -12;
P_0x278f3b8 .param/l "width" 2 1233, +C4<01000>;
L_0x27bcee0 .functor BUFZ 3, C4<zzz>, C4<000>, C4<000>, C4<000>;
L_0x27bd690 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x279e0b0_0 .net "SDbusPower_in", 0 0, C4<z>; 0 drivers
v0x279e170_0 .net "SDbusPower_out", 0 0, L_0x27bd870; 1 drivers
v0x279e210_0 .net "SDbusVoltageSelect_in", 2 0, C4<zzz>; 0 drivers
v0x279e2b0_0 .net "SDbusVoltageSelect_out", 2 0, L_0x27bd740; 1 drivers
v0x279e360_0 .net *"_s11", 0 0, L_0x27bd690; 1 drivers
v0x279e400_0 .net/s *"_s2", 3 0, C4<0000>; 1 drivers
v0x279e4a0_0 .net *"_s7", 2 0, L_0x27bcee0; 1 drivers
v0x279e540_0 .var "ack", 0 0;
v0x279e5e0_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb593f8 .resolv tri, L_0x27bd400, L_0x27bd4d0, L_0x27bd5c0, C4<zzzzzzzz>;
v0x279e680_0 .net8 "data_in", 7 0, RS_0x7f0e1fb593f8; 3 drivers
v0x279e720_0 .var "data_out", 7 0;
v0x279e7c0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x279e860_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x279e900_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x279ea20_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x266c530 .event edge, v0x279e680_0, v0x279e720_0;
E_0x279e060 .event posedge, v0x279e5e0_0;
L_0x27bd400 .part/pv C4<0000>, 4, 4, 8;
L_0x27bd4d0 .part/pv L_0x27bcee0, 1, 3, 8;
L_0x27bd5c0 .part/pv L_0x27bd690, 0, 1, 8;
L_0x27bd740 .part v0x279e720_0, 1, 3;
L_0x27bd870 .part v0x279e720_0, 0, 1;
S_0x278fac0 .scope module, "reg_02Bh" "reg_02Bh" 2 1438;
 .timescale -9 -12;
P_0x278f658 .param/l "width" 2 1456, +C4<01000>;
L_0x27bdbe0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bdd30 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bdf70 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x279eb50_0 .net "WakeupEnbonCrdinsertion_in", 0 0, C4<z>; 0 drivers
v0x279ec10_0 .net "WakeupEnbonCrdinsertion_out", 0 0, L_0x27be0d0; 1 drivers
v0x279ecb0_0 .net "WakeupEnbonCrdinterrupt_in", 0 0, C4<z>; 0 drivers
v0x279ed50_0 .net "WakeupEnbonCrdinterrupt_out", 0 0, L_0x27be230; 1 drivers
v0x279ee00_0 .net "WakeupEnbonCrdremoval_in", 0 0, C4<z>; 0 drivers
v0x279eea0_0 .net "WakeupEnbonCrdremoval_out", 0 0, L_0x27bdfd0; 1 drivers
v0x279ef40_0 .net *"_s11", 0 0, L_0x27bdd30; 1 drivers
v0x279efe0_0 .net *"_s15", 0 0, L_0x27bdf70; 1 drivers
v0x279f080_0 .net/s *"_s2", 4 0, C4<00000>; 1 drivers
v0x279f120_0 .net *"_s7", 0 0, L_0x27bdbe0; 1 drivers
v0x279f1c0_0 .var "ack", 0 0;
v0x279f260_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb59758 .resolv tri, L_0x27bd990, L_0x27bdaf0, L_0x27bdc90, L_0x27bdde0;
v0x279f300_0 .net8 "data_in", 7 0, RS_0x7f0e1fb59758; 4 drivers
v0x279f3a0_0 .var "data_out", 7 0;
v0x279f4c0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x279f560_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x279f420_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x279f6b0_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x279e330 .event edge, v0x279f300_0, v0x279f3a0_0;
E_0x279eb00 .event posedge, v0x279f260_0;
L_0x27bd990 .part/pv C4<00000>, 3, 5, 8;
L_0x27bdaf0 .part/pv L_0x27bdbe0, 2, 1, 8;
L_0x27bdc90 .part/pv L_0x27bdd30, 1, 1, 8;
L_0x27bdde0 .part/pv L_0x27bdf70, 0, 1, 8;
L_0x27bdfd0 .part v0x279f3a0_0, 2, 1;
L_0x27be0d0 .part v0x279f3a0_0, 1, 1;
L_0x27be230 .part v0x279f3a0_0, 0, 1;
S_0x278aee0 .scope module, "reg_02Ch" "reg_02Ch" 2 1547;
 .timescale -9 -12;
P_0x279aab8 .param/l "width" 2 1569, +C4<010000>;
L_0x27be780 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27be990 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27beb00 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x279f7f0_0 .net "InternalClockEnable_in", 0 0, C4<z>; 0 drivers
v0x279f8b0_0 .net "InternalClockEnable_out", 0 0, L_0x27befe0; 1 drivers
v0x279f950_0 .net "InternalClockStable_in", 0 0, C4<z>; 0 drivers
v0x279f9f0_0 .net "InternalClockStable_out", 0 0, L_0x27beee0; 1 drivers
v0x279faa0_0 .net "SDCLKenable_in", 0 0, C4<z>; 0 drivers
v0x279fb40_0 .net "SDCLKenable_out", 0 0, L_0x27bedf0; 1 drivers
v0x279fbe0_0 .net "SDCLKfrqselect_in", 6 0, C4<zzzzzzz>; 0 drivers
v0x279fc80_0 .net "SDCLKfrqselect_out", 6 0, L_0x27bec80; 1 drivers
v0x279fd20_0 .net *"_s13", 0 0, L_0x27be780; 1 drivers
v0x279fdc0_0 .net *"_s17", 0 0, L_0x27be990; 1 drivers
v0x279fe60_0 .net/s *"_s2", 4 0, C4<00000>; 1 drivers
v0x279ff00_0 .net *"_s21", 0 0, L_0x27beb00; 1 drivers
v0x279ffa0_0 .net *"_s23", 7 0, L_0x27bebb0; 1 drivers
v0x27a0040_0 .net *"_s6", 7 0, L_0x27be560; 1 drivers
v0x27a0160_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x27a0200_0 .var "ack", 0 0;
v0x27a00c0_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb59ba8/0/0 .resolv tri, L_0x27be2d0, L_0x27be470, L_0x27be6e0, L_0x27be830;
RS_0x7f0e1fb59ba8/0/4 .resolv tri, L_0x27be9f0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
RS_0x7f0e1fb59ba8 .resolv tri, RS_0x7f0e1fb59ba8/0/0, RS_0x7f0e1fb59ba8/0/4, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x27a0350_0 .net8 "data_in", 15 0, RS_0x7f0e1fb59ba8; 5 drivers
v0x27a0470_0 .var "data_out", 15 0;
v0x27a04f0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a03d0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a0620_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a0570_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x279edd0 .event edge, v0x27a0350_0, v0x27a0470_0;
E_0x279f640 .event posedge, v0x27a00c0_0;
L_0x27be2d0 .part/pv C4<00000>, 3, 5, 16;
L_0x27be470 .part/pv L_0x27be560, 8, 8, 16;
L_0x27be560 .concat [ 7 1 0 0], C4<zzzzzzz>, C4<0>;
L_0x27be6e0 .part/pv L_0x27be780, 2, 1, 16;
L_0x27be830 .part/pv L_0x27be990, 1, 1, 16;
L_0x27be9f0 .part/pv L_0x27beb00, 0, 1, 16;
L_0x27bebb0 .part v0x27a0470_0, 8, 8;
L_0x27bec80 .part L_0x27bebb0, 0, 7;
L_0x27bedf0 .part v0x27a0470_0, 2, 1;
L_0x27beee0 .part v0x27a0470_0, 1, 1;
L_0x27befe0 .part v0x27a0470_0, 0, 1;
S_0x274af30 .scope module, "reg_02Eh" "reg_02Eh" 2 1664;
 .timescale -9 -12;
P_0x277cd68 .param/l "width" 2 1679, +C4<01000>;
L_0x27bf330 .functor BUFZ 4, C4<zzzz>, C4<0000>, C4<0000>, C4<0000>;
v0x27a07f0_0 .net "DataTimeoutCounterValue_in", 3 0, C4<zzzz>; 0 drivers
v0x27a08b0_0 .net "DataTimeoutCounterValue_out", 3 0, L_0x27bf3e0; 1 drivers
v0x27a0950_0 .net/s *"_s2", 3 0, C4<0000>; 1 drivers
v0x27a09f0_0 .net *"_s7", 3 0, L_0x27bf330; 1 drivers
v0x27a0aa0_0 .var "ack", 0 0;
v0x27a0b40_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb59de8 .resolv tri, L_0x27bf140, L_0x27bf240, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0x27a0be0_0 .net8 "data_in", 7 0, RS_0x7f0e1fb59de8; 2 drivers
v0x27a0c80_0 .var "data_out", 7 0;
v0x27a0d20_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a0dc0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a0e60_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a0f00_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x279fa70 .event edge, v0x27a0be0_0, v0x27a0c80_0;
E_0x27a07a0 .event posedge, v0x27a0b40_0;
L_0x27bf140 .part/pv C4<0000>, 4, 4, 8;
L_0x27bf240 .part/pv L_0x27bf330, 0, 4, 8;
L_0x27bf3e0 .part v0x27a0c80_0, 0, 4;
S_0x272aa70 .scope module, "reg_02Fh" "reg_02Fh" 2 1754;
 .timescale -9 -12;
P_0x2748a28 .param/l "width" 2 1774, +C4<01000>;
L_0x27bf6f0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bf840 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27bfa80 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x27a1030_0 .net "SoftwareResetALLline_in", 0 0, C4<z>; 0 drivers
v0x27a10f0_0 .net "SoftwareResetALLline_out", 0 0, L_0x27bfd40; 1 drivers
v0x27a1190_0 .net "SoftwareResetCMDline_in", 0 0, C4<z>; 0 drivers
v0x27a1230_0 .net "SoftwareResetCMDline_out", 0 0, L_0x27bfbe0; 1 drivers
v0x27a12e0_0 .net "SoftwareResetDATline_in", 0 0, C4<z>; 0 drivers
v0x27a1380_0 .net "SoftwareResetDATline_out", 0 0, L_0x27bfae0; 1 drivers
v0x27a1420_0 .net *"_s11", 0 0, L_0x27bf840; 1 drivers
v0x27a14c0_0 .net *"_s15", 0 0, L_0x27bfa80; 1 drivers
v0x27a1560_0 .net/s *"_s2", 4 0, C4<00000>; 1 drivers
v0x27a1600_0 .net *"_s7", 0 0, L_0x27bf6f0; 1 drivers
v0x27a16a0_0 .var "ack", 0 0;
v0x27a1740_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb5a148 .resolv tri, L_0x27bf4b0, L_0x27bf600, L_0x27bf7a0, L_0x27bf8f0;
v0x27a1850_0 .net8 "data_in", 7 0, RS_0x7f0e1fb5a148; 4 drivers
v0x27a18f0_0 .var "data_out", 7 0;
v0x27a1a10_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a1ab0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a1970_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a1c00_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a0a70 .event edge, v0x27a1850_0, v0x27a18f0_0;
E_0x27a0fe0 .event posedge, v0x27a1740_0;
L_0x27bf4b0 .part/pv C4<00000>, 3, 5, 8;
L_0x27bf600 .part/pv L_0x27bf6f0, 2, 1, 8;
L_0x27bf7a0 .part/pv L_0x27bf840, 1, 1, 8;
L_0x27bf8f0 .part/pv L_0x27bfa80, 0, 1, 8;
L_0x27bfae0 .part v0x27a18f0_0, 2, 1;
L_0x27bfbe0 .part v0x27a18f0_0, 1, 1;
L_0x27bfd40 .part v0x27a18f0_0, 0, 1;
S_0x27265d0 .scope module, "reg_02ah" "reg_02ah" 2 1318;
 .timescale -9 -12;
P_0x272a5e8 .param/l "width" 2 1340, +C4<01000>;
L_0x27c0040 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c0190 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c03d0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c0500 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x27a1d40_0 .net "ContinueRequest_in", 0 0, C4<z>; 0 drivers
v0x27a1e00_0 .net "ContinueRequest_out", 0 0, L_0x27c0810; 1 drivers
v0x27a1ea0_0 .net "Interruptatblockgap_in", 0 0, C4<z>; 0 drivers
v0x27a1f40_0 .net "Interruptatblockgap_out", 0 0, L_0x27c05e0; 1 drivers
v0x27a1ff0_0 .net "ReadWaitControl_in", 0 0, C4<z>; 0 drivers
v0x27a2090_0 .net "ReadWaitControl_out", 0 0, L_0x27c0720; 1 drivers
v0x27a2130_0 .net "StopatBlockGapRequest_in", 0 0, C4<z>; 0 drivers
v0x27a21d0_0 .net "StopatBlockGapRequest_out", 0 0, L_0x27c0900; 1 drivers
v0x27a2270_0 .net *"_s11", 0 0, L_0x27c0190; 1 drivers
v0x27a2310_0 .net *"_s15", 0 0, L_0x27c03d0; 1 drivers
v0x27a23b0_0 .net *"_s19", 0 0, L_0x27c0500; 1 drivers
v0x27a2450_0 .net/s *"_s2", 3 0, C4<0000>; 1 drivers
v0x27a24f0_0 .net *"_s7", 0 0, L_0x27c0040; 1 drivers
v0x27a2590_0 .var "ack", 0 0;
v0x27a26b0_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb5a538/0/0 .resolv tri, L_0x27bfde0, L_0x27bffa0, L_0x27c00f0, L_0x27c0240;
RS_0x7f0e1fb5a538/0/4 .resolv tri, L_0x27c0430, C4<zzzzzzzz>, C4<zzzzzzzz>, C4<zzzzzzzz>;
RS_0x7f0e1fb5a538 .resolv tri, RS_0x7f0e1fb5a538/0/0, RS_0x7f0e1fb5a538/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0x27a2750_0 .net8 "data_in", 7 0, RS_0x7f0e1fb5a538; 5 drivers
v0x27a2610_0 .var "data_out", 7 0;
v0x27a28a0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a29c0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a2a40_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a2920_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a12b0 .event edge, v0x27a2750_0, v0x27a2610_0;
E_0x27a1b90 .event posedge, v0x27a26b0_0;
L_0x27bfde0 .part/pv C4<0000>, 4, 4, 8;
L_0x27bffa0 .part/pv L_0x27c0040, 3, 1, 8;
L_0x27c00f0 .part/pv L_0x27c0190, 2, 1, 8;
L_0x27c0240 .part/pv L_0x27c03d0, 1, 1, 8;
L_0x27c0430 .part/pv L_0x27c0500, 0, 1, 8;
L_0x27c05e0 .part v0x27a2610_0, 3, 1;
L_0x27c0720 .part v0x27a2610_0, 2, 1;
L_0x27c0810 .part v0x27a2610_0, 1, 1;
L_0x27c0900 .part v0x27a2610_0, 0, 1;
S_0x26007e0 .scope module, "reg_034h" "reg_034h" 2 2177;
 .timescale -9 -12;
P_0x27241a8 .param/l "width" 2 2211, +C4<010000>;
L_0x27bff40 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c0f00 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c1030 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c11f0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c1340 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c15a0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c16f0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c1870 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c1a10 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x27a2be0_0 .net "BlockGapEventStatus_in", 0 0, C4<z>; 0 drivers
v0x27a2ca0_0 .net "BlockGapEventStatus_out", 0 0, L_0x27c2200; 1 drivers
v0x27a2d40_0 .net "BuffReadReadyStatus_in", 0 0, C4<z>; 0 drivers
v0x27a2de0_0 .net "BuffReadReadyStatus_out", 0 0, L_0x27c1e70; 1 drivers
v0x27a2e90_0 .net "BuffWriteReadyStatus_in", 0 0, C4<z>; 0 drivers
v0x27a2f30_0 .net "BuffWriteReadyStatus_out", 0 0, L_0x27c1fd0; 1 drivers
v0x27a2fd0_0 .net "CardInsertionStatus_in", 0 0, C4<z>; 0 drivers
v0x27a3070_0 .net "CardInsertionStatus_out", 0 0, L_0x27c1d50; 1 drivers
v0x27a3110_0 .net "CardInterruptStatus_in", 0 0, C4<z>; 0 drivers
v0x27a31b0_0 .net "CardInterruptStatus_out", 0 0, L_0x27c1ac0; 1 drivers
v0x27a3250_0 .net "CardRemovalStatus_in", 0 0, C4<z>; 0 drivers
v0x27a32f0_0 .net "CardRemovalStatus_out", 0 0, L_0x27c1c30; 1 drivers
v0x27a3390_0 .net "CommandCompleteStatus_in", 0 0, C4<z>; 0 drivers
v0x27a3430_0 .net "CommandCompleteStatus_out", 0 0, L_0x27c2520; 1 drivers
v0x27a3550_0 .net "DMAInterruptStatus_in", 0 0, C4<z>; 0 drivers
v0x27a35f0_0 .net "DMAInterruptStatus_out", 0 0, L_0x27c2130; 1 drivers
v0x27a34b0_0 .net "TransferCompleteStatus_in", 0 0, C4<z>; 0 drivers
v0x27a3740_0 .net "TransferCompleteStatus_out", 0 0, L_0x27c2370; 1 drivers
v0x27a3860_0 .net *"_s11", 0 0, L_0x27bff40; 1 drivers
v0x27a38e0_0 .net *"_s15", 0 0, L_0x27c0f00; 1 drivers
v0x27a37c0_0 .net *"_s19", 0 0, L_0x27c1030; 1 drivers
v0x27a3a10_0 .net/s *"_s2", 5 0, C4<000000>; 1 drivers
v0x27a3960_0 .net *"_s23", 0 0, L_0x27c11f0; 1 drivers
v0x27a3b50_0 .net *"_s27", 0 0, L_0x27c1340; 1 drivers
v0x27a3ab0_0 .net *"_s31", 0 0, L_0x27c15a0; 1 drivers
v0x27a3ca0_0 .net *"_s35", 0 0, L_0x27c16f0; 1 drivers
v0x27a3bf0_0 .net *"_s39", 0 0, L_0x27c1870; 1 drivers
v0x27a3e00_0 .net *"_s43", 0 0, L_0x27c1a10; 1 drivers
v0x27a3d40_0 .net/s *"_s6", 0 0, C4<0>; 1 drivers
v0x27a3f70_0 .var "ack", 0 0;
v0x27a3e80_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb5ac28/0/0 .resolv tri, L_0x27c0a60, L_0x27c0b60, L_0x27c0ce0, L_0x27c0dd0;
RS_0x7f0e1fb5ac28/0/4 .resolv tri, L_0x27c0f60, L_0x27c10e0, L_0x27c12a0, L_0x27c13f0;
RS_0x7f0e1fb5ac28/0/8 .resolv tri, L_0x27c1650, L_0x27c17a0, L_0x27c1970, C4<zzzzzzzzzzzzzzzz>;
RS_0x7f0e1fb5ac28 .resolv tri, RS_0x7f0e1fb5ac28/0/0, RS_0x7f0e1fb5ac28/0/4, RS_0x7f0e1fb5ac28/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27a40f0_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5ac28; 11 drivers
v0x27a3ff0_0 .var "data_out", 15 0;
v0x27a4280_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a4170_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a4420_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a4300_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a1fc0 .event edge, v0x27a40f0_0, v0x27a3ff0_0;
E_0x27a2b90 .event posedge, v0x27a3e80_0;
L_0x27c0a60 .part/pv C4<000000>, 9, 6, 16;
L_0x27c0b60 .part/pv C4<0>, 15, 1, 16;
L_0x27c0ce0 .part/pv L_0x27bff40, 8, 1, 16;
L_0x27c0dd0 .part/pv L_0x27c0f00, 7, 1, 16;
L_0x27c0f60 .part/pv L_0x27c1030, 6, 1, 16;
L_0x27c10e0 .part/pv L_0x27c11f0, 5, 1, 16;
L_0x27c12a0 .part/pv L_0x27c1340, 4, 1, 16;
L_0x27c13f0 .part/pv L_0x27c15a0, 3, 1, 16;
L_0x27c1650 .part/pv L_0x27c16f0, 2, 1, 16;
L_0x27c17a0 .part/pv L_0x27c1870, 1, 1, 16;
L_0x27c1970 .part/pv L_0x27c1a10, 0, 1, 16;
L_0x27c1ac0 .part v0x27a3ff0_0, 8, 1;
L_0x27c1c30 .part v0x27a3ff0_0, 7, 1;
L_0x27c1d50 .part v0x27a3ff0_0, 6, 1;
L_0x27c1e70 .part v0x27a3ff0_0, 5, 1;
L_0x27c1fd0 .part v0x27a3ff0_0, 4, 1;
L_0x27c2130 .part v0x27a3ff0_0, 3, 1;
L_0x27c2200 .part v0x27a3ff0_0, 2, 1;
L_0x27c2370 .part v0x27a3ff0_0, 1, 1;
L_0x27c2520 .part v0x27a3ff0_0, 0, 1;
S_0x2787a30 .scope module, "reg_036h" "reg_036h" 2 2345;
 .timescale -9 -12;
P_0x26555b8 .param/l "width" 2 2381, +C4<010000>;
L_0x27c0ea0 .functor BUFZ 4, C4<zzzz>, C4<0000>, C4<0000>, C4<0000>;
L_0x27c2800 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c1f70 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c2ad0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c2cc0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c2e10 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c30b0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c3200 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c3400 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c3560 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c33a0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x27a45d0_0 .net "ADMAErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a4650_0 .net "ADMAErrStatus_out", 0 0, L_0x27c3810; 1 drivers
v0x27a46d0_0 .net "AutoCMD12ErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a4750_0 .net "AutoCMD12ErrStatus_out", 0 0, L_0x27c3930; 1 drivers
v0x27a4800_0 .net "CommandCRCErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a48a0_0 .net "CommandCRCErrStatus_out", 0 0, L_0x27c4100; 1 drivers
v0x27a4940_0 .net "CommandEndBitErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a49e0_0 .net "CommandEndBitErrStatus_out", 0 0, L_0x27c3d60; 1 drivers
v0x27a4a80_0 .net "CommandIndexErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a4b20_0 .net "CommandIndexErrStatus_out", 0 0, L_0x27c3ea0; 1 drivers
v0x27a4bc0_0 .net "CommandTimeoutErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a4c60_0 .net "CommandTimeoutErrStatus_out", 0 0, L_0x27c4050; 1 drivers
v0x27a4d00_0 .net "CurrentLimitErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a4da0_0 .net "CurrentLimitErrStatus_out", 0 0, L_0x27c39d0; 1 drivers
v0x27a4ec0_0 .net "DataCRCErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a4f60_0 .net "DataCRCErrStatus_out", 0 0, L_0x27c3c90; 1 drivers
v0x27a4e20_0 .net "DataEndBitErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a50b0_0 .net "DataEndBitErrStatus_out", 0 0, L_0x27c3bc0; 1 drivers
v0x27a51d0_0 .net "DataTimeoutErrStatus_in", 0 0, C4<z>; 0 drivers
v0x27a5250_0 .net "DataTimeoutErrStatus_out", 0 0, L_0x27c3e00; 1 drivers
v0x27a5130_0 .net "VendorErrStatus_in", 3 0, C4<zzzz>; 0 drivers
v0x27a5380_0 .net "VendorErrStatus_out", 3 0, L_0x27c3740; 1 drivers
v0x27a52d0_0 .net *"_s11", 0 0, L_0x27c2800; 1 drivers
v0x27a54c0_0 .net *"_s15", 0 0, L_0x27c1f70; 1 drivers
v0x27a5420_0 .net *"_s19", 0 0, L_0x27c2ad0; 1 drivers
v0x27a5610_0 .net/s *"_s2", 1 0, C4<00>; 1 drivers
v0x27a5560_0 .net *"_s23", 0 0, L_0x27c2cc0; 1 drivers
v0x27a5770_0 .net *"_s27", 0 0, L_0x27c2e10; 1 drivers
v0x27a56b0_0 .net *"_s31", 0 0, L_0x27c30b0; 1 drivers
v0x27a58e0_0 .net *"_s35", 0 0, L_0x27c3200; 1 drivers
v0x27a57f0_0 .net *"_s39", 0 0, L_0x27c3400; 1 drivers
v0x27a5a60_0 .net *"_s43", 0 0, L_0x27c3560; 1 drivers
v0x27a5960_0 .net *"_s47", 0 0, L_0x27c33a0; 1 drivers
v0x27a5bf0_0 .net *"_s7", 3 0, L_0x27c0ea0; 1 drivers
v0x27a5ae0_0 .var "ack", 0 0;
v0x27a5d90_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb5b408/0/0 .resolv tri, L_0x27c22d0, L_0x27c2670, L_0x27c2760, L_0x27c28b0;
RS_0x7f0e1fb5b408/0/4 .resolv tri, L_0x27c2a30, L_0x27c2bb0, L_0x27c2d70, L_0x27c2f00;
RS_0x7f0e1fb5b408/0/8 .resolv tri, L_0x27c3160, L_0x27c3300, L_0x27c3490, L_0x27c3670;
RS_0x7f0e1fb5b408 .resolv tri, RS_0x7f0e1fb5b408/0/0, RS_0x7f0e1fb5b408/0/4, RS_0x7f0e1fb5b408/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27a5c70_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5b408; 12 drivers
v0x27a5d10_0 .var "data_out", 15 0;
v0x27a5f50_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a5fd0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a5e10_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a5eb0_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a2e60 .event edge, v0x27a5c70_0, v0x27a5d10_0;
E_0x27a40b0 .event posedge, v0x27a5d90_0;
L_0x27c22d0 .part/pv C4<00>, 10, 2, 16;
L_0x27c2670 .part/pv L_0x27c0ea0, 12, 4, 16;
L_0x27c2760 .part/pv L_0x27c2800, 9, 1, 16;
L_0x27c28b0 .part/pv L_0x27c1f70, 8, 1, 16;
L_0x27c2a30 .part/pv L_0x27c2ad0, 7, 1, 16;
L_0x27c2bb0 .part/pv L_0x27c2cc0, 6, 1, 16;
L_0x27c2d70 .part/pv L_0x27c2e10, 5, 1, 16;
L_0x27c2f00 .part/pv L_0x27c30b0, 4, 1, 16;
L_0x27c3160 .part/pv L_0x27c3200, 3, 1, 16;
L_0x27c3300 .part/pv L_0x27c3400, 2, 1, 16;
L_0x27c3490 .part/pv L_0x27c3560, 1, 1, 16;
L_0x27c3670 .part/pv L_0x27c33a0, 0, 1, 16;
L_0x27c3740 .part v0x27a5d10_0, 12, 4;
L_0x27c3810 .part v0x27a5d10_0, 9, 1;
L_0x27c3930 .part v0x27a5d10_0, 8, 1;
L_0x27c39d0 .part v0x27a5d10_0, 7, 1;
L_0x27c3bc0 .part v0x27a5d10_0, 6, 1;
L_0x27c3c90 .part v0x27a5d10_0, 5, 1;
L_0x27c3e00 .part v0x27a5d10_0, 4, 1;
L_0x27c3ea0 .part v0x27a5d10_0, 3, 1;
L_0x27c3d60 .part v0x27a5d10_0, 2, 1;
L_0x27c4100 .part v0x27a5d10_0, 1, 1;
L_0x27c4050 .part v0x27a5d10_0, 0, 1;
S_0x27877b0 .scope module, "reg_038h" "reg_038h" 2 2518;
 .timescale -9 -12;
P_0x2655218 .param/l "width" 2 2551, +C4<010000>;
L_0x27c4510 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c46f0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c4820 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c49a0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c4af0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c4d50 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c4ea0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c5020 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c51c0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x27a6200_0 .net "BlockGapEventSignal_in", 0 0, C4<z>; 0 drivers
v0x27a62c0_0 .net "BlockGapEventSignal_out", 0 0, L_0x27c5940; 1 drivers
v0x27a6360_0 .net "BuffReadReadySignal_in", 0 0, C4<z>; 0 drivers
v0x27a6400_0 .net "BuffReadReadySignal_out", 0 0, L_0x27c55b0; 1 drivers
v0x27a64b0_0 .net "BuffWriteReadySignal_in", 0 0, C4<z>; 0 drivers
v0x27a6550_0 .net "BuffWriteReadySignal_out", 0 0, L_0x27c5710; 1 drivers
v0x27a65f0_0 .net "CardInsertionSignal_in", 0 0, C4<z>; 0 drivers
v0x27a6690_0 .net "CardInsertionSignal_out", 0 0, L_0x27c5490; 1 drivers
v0x27a6730_0 .net "CardInterruptSignal_in", 0 0, C4<z>; 0 drivers
v0x27a67d0_0 .net "CardInterruptSignal_out", 0 0, L_0x27c5270; 1 drivers
v0x27a6870_0 .net "CardRemovalSignal_in", 0 0, C4<z>; 0 drivers
v0x27a6910_0 .net "CardRemovalSignal_out", 0 0, L_0x27c5370; 1 drivers
v0x27a69b0_0 .net "CommandCompleteSignal_in", 0 0, C4<z>; 0 drivers
v0x27a6a50_0 .net "CommandCompleteSignal_out", 0 0, L_0x27c5c60; 1 drivers
v0x27a6b70_0 .net "DMAInterruptSignal_in", 0 0, C4<z>; 0 drivers
v0x27a6c10_0 .net "DMAInterruptSignal_out", 0 0, L_0x27c5870; 1 drivers
v0x27a6ad0_0 .net "TransferCompleteSignal_in", 0 0, C4<z>; 0 drivers
v0x27a6d60_0 .net "TransferCompleteSignal_out", 0 0, L_0x27c5ab0; 1 drivers
v0x27a6e80_0 .net *"_s11", 0 0, L_0x27c4510; 1 drivers
v0x27a6f00_0 .net *"_s15", 0 0, L_0x27c46f0; 1 drivers
v0x27a6de0_0 .net *"_s19", 0 0, L_0x27c4820; 1 drivers
v0x27a7030_0 .net/s *"_s2", 6 0, C4<0000000>; 1 drivers
v0x27a6f80_0 .net *"_s23", 0 0, L_0x27c49a0; 1 drivers
v0x27a7170_0 .net *"_s27", 0 0, L_0x27c4af0; 1 drivers
v0x27a70d0_0 .net *"_s31", 0 0, L_0x27c4d50; 1 drivers
v0x27a72c0_0 .net *"_s35", 0 0, L_0x27c4ea0; 1 drivers
v0x27a7210_0 .net *"_s39", 0 0, L_0x27c5020; 1 drivers
v0x27a7420_0 .net *"_s43", 0 0, L_0x27c51c0; 1 drivers
v0x27a7360_0 .net/s *"_s6", 0 0, C4<0>; 1 drivers
v0x27a7590_0 .var "ack", 0 0;
v0x27a74a0_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb5baf8/0/0 .resolv tri, L_0x27c4260, L_0x27c4330, L_0x27c4470, L_0x27c45c0;
RS_0x7f0e1fb5baf8/0/4 .resolv tri, L_0x27c4750, L_0x27c48d0, L_0x27c4a50, L_0x27c4ba0;
RS_0x7f0e1fb5baf8/0/8 .resolv tri, L_0x27c4e00, L_0x27c4f50, L_0x27c5120, C4<zzzzzzzzzzzzzzzz>;
RS_0x7f0e1fb5baf8 .resolv tri, RS_0x7f0e1fb5baf8/0/0, RS_0x7f0e1fb5baf8/0/4, RS_0x7f0e1fb5baf8/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27a7710_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5baf8; 11 drivers
v0x27a7610_0 .var "data_out", 15 0;
v0x27a78a0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a7790_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a7a40_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a7920_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a47d0 .event edge, v0x27a7710_0, v0x27a7610_0;
E_0x27a61b0 .event posedge, v0x27a74a0_0;
L_0x27c4260 .part/pv C4<0000000>, 9, 7, 16;
L_0x27c4330 .part/pv C4<0>, 15, 1, 16;
L_0x27c4470 .part/pv L_0x27c4510, 8, 1, 16;
L_0x27c45c0 .part/pv L_0x27c46f0, 7, 1, 16;
L_0x27c4750 .part/pv L_0x27c4820, 6, 1, 16;
L_0x27c48d0 .part/pv L_0x27c49a0, 5, 1, 16;
L_0x27c4a50 .part/pv L_0x27c4af0, 4, 1, 16;
L_0x27c4ba0 .part/pv L_0x27c4d50, 3, 1, 16;
L_0x27c4e00 .part/pv L_0x27c4ea0, 2, 1, 16;
L_0x27c4f50 .part/pv L_0x27c5020, 1, 1, 16;
L_0x27c5120 .part/pv L_0x27c51c0, 0, 1, 16;
L_0x27c5270 .part v0x27a7610_0, 8, 1;
L_0x27c5370 .part v0x27a7610_0, 7, 1;
L_0x27c5490 .part v0x27a7610_0, 6, 1;
L_0x27c55b0 .part v0x27a7610_0, 5, 1;
L_0x27c5710 .part v0x27a7610_0, 4, 1;
L_0x27c5870 .part v0x27a7610_0, 3, 1;
L_0x27c5940 .part v0x27a7610_0, 2, 1;
L_0x27c5ab0 .part v0x27a7610_0, 1, 1;
L_0x27c5c60 .part v0x27a7610_0, 0, 1;
S_0x2787530 .scope module, "reg_03Ah" "reg_03Ah" 2 2685;
 .timescale -9 -12;
P_0x2654f58 .param/l "width" 2 2721, +C4<010000>;
L_0x27c4690 .functor BUFZ 4, C4<zzzz>, C4<0000>, C4<0000>, C4<0000>;
L_0x27c5fd0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c56b0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c62a0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c6490 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c65e0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c6880 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c69d0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c6bd0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c6d30 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c6b70 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x27a7bf0_0 .net "ADMAErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a7c70_0 .net "ADMAErrSignal_out", 0 0, L_0x27c6fe0; 1 drivers
v0x27a7cf0_0 .net "AutoCMD12ErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a7d70_0 .net "AutoCMD12ErrSignal_out", 0 0, L_0x27c7100; 1 drivers
v0x27a7e20_0 .net "CommandCRCErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a7ec0_0 .net "CommandCRCErrSignal_out", 0 0, L_0x27c78d0; 1 drivers
v0x27a7f60_0 .net "CommandEndBitErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a8000_0 .net "CommandEndBitErrSignal_out", 0 0, L_0x27c7530; 1 drivers
v0x27a80a0_0 .net "CommandIndexErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a8140_0 .net "CommandIndexErrSignal_out", 0 0, L_0x27c7670; 1 drivers
v0x27a81e0_0 .net "CommandTimeoutErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a8280_0 .net "CommandTimeoutErrSignal_out", 0 0, L_0x27c7820; 1 drivers
v0x27a8320_0 .net "CurrentLimitErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a83c0_0 .net "CurrentLimitErrSignal_out", 0 0, L_0x27c71a0; 1 drivers
v0x27a84e0_0 .net "DataCRCErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a8580_0 .net "DataCRCErrSignal_out", 0 0, L_0x27c7460; 1 drivers
v0x27a8440_0 .net "DataEndBitErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a86d0_0 .net "DataEndBitErrSignal_out", 0 0, L_0x27c7390; 1 drivers
v0x27a87f0_0 .net "DataTimeoutErrSignal_in", 0 0, C4<z>; 0 drivers
v0x27a8870_0 .net "DataTimeoutErrSignal_out", 0 0, L_0x27c75d0; 1 drivers
v0x27a8750_0 .net "VendorErrSignal_in", 3 0, C4<zzzz>; 0 drivers
v0x27a89a0_0 .net "VendorErrSignal_out", 3 0, L_0x27c6f10; 1 drivers
v0x27a88f0_0 .net *"_s11", 0 0, L_0x27c5fd0; 1 drivers
v0x27a8ae0_0 .net *"_s15", 0 0, L_0x27c56b0; 1 drivers
v0x27a8a40_0 .net *"_s19", 0 0, L_0x27c62a0; 1 drivers
v0x27a8c30_0 .net/s *"_s2", 1 0, C4<00>; 1 drivers
v0x27a8b80_0 .net *"_s23", 0 0, L_0x27c6490; 1 drivers
v0x27a8d90_0 .net *"_s27", 0 0, L_0x27c65e0; 1 drivers
v0x27a8cd0_0 .net *"_s31", 0 0, L_0x27c6880; 1 drivers
v0x27a8f00_0 .net *"_s35", 0 0, L_0x27c69d0; 1 drivers
v0x27a8e10_0 .net *"_s39", 0 0, L_0x27c6bd0; 1 drivers
v0x27a9080_0 .net *"_s43", 0 0, L_0x27c6d30; 1 drivers
v0x27a8f80_0 .net *"_s47", 0 0, L_0x27c6b70; 1 drivers
v0x27a9210_0 .net *"_s7", 3 0, L_0x27c4690; 1 drivers
v0x27a9100_0 .var "ack", 0 0;
v0x27a93b0_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb5c2d8/0/0 .resolv tri, L_0x27c5a10, L_0x27c5e40, L_0x27c5f30, L_0x27c6080;
RS_0x7f0e1fb5c2d8/0/4 .resolv tri, L_0x27c6200, L_0x27c6380, L_0x27c6540, L_0x27c66d0;
RS_0x7f0e1fb5c2d8/0/8 .resolv tri, L_0x27c6930, L_0x27c6ad0, L_0x27c6c60, L_0x27c6e40;
RS_0x7f0e1fb5c2d8 .resolv tri, RS_0x7f0e1fb5c2d8/0/0, RS_0x7f0e1fb5c2d8/0/4, RS_0x7f0e1fb5c2d8/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27a9290_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5c2d8; 12 drivers
v0x27a9330_0 .var "data_out", 15 0;
v0x27a9570_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a95f0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27a9430_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27a94d0_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a6480 .event edge, v0x27a9290_0, v0x27a9330_0;
E_0x27a76d0 .event posedge, v0x27a93b0_0;
L_0x27c5a10 .part/pv C4<00>, 10, 2, 16;
L_0x27c5e40 .part/pv L_0x27c4690, 12, 4, 16;
L_0x27c5f30 .part/pv L_0x27c5fd0, 9, 1, 16;
L_0x27c6080 .part/pv L_0x27c56b0, 8, 1, 16;
L_0x27c6200 .part/pv L_0x27c62a0, 7, 1, 16;
L_0x27c6380 .part/pv L_0x27c6490, 6, 1, 16;
L_0x27c6540 .part/pv L_0x27c65e0, 5, 1, 16;
L_0x27c66d0 .part/pv L_0x27c6880, 4, 1, 16;
L_0x27c6930 .part/pv L_0x27c69d0, 3, 1, 16;
L_0x27c6ad0 .part/pv L_0x27c6bd0, 2, 1, 16;
L_0x27c6c60 .part/pv L_0x27c6d30, 1, 1, 16;
L_0x27c6e40 .part/pv L_0x27c6b70, 0, 1, 16;
L_0x27c6f10 .part v0x27a9330_0, 12, 4;
L_0x27c6fe0 .part v0x27a9330_0, 9, 1;
L_0x27c7100 .part v0x27a9330_0, 8, 1;
L_0x27c71a0 .part v0x27a9330_0, 7, 1;
L_0x27c7390 .part v0x27a9330_0, 6, 1;
L_0x27c7460 .part v0x27a9330_0, 5, 1;
L_0x27c75d0 .part v0x27a9330_0, 4, 1;
L_0x27c7670 .part v0x27a9330_0, 3, 1;
L_0x27c7530 .part v0x27a9330_0, 2, 1;
L_0x27c78d0 .part v0x27a9330_0, 1, 1;
L_0x27c7820 .part v0x27a9330_0, 0, 1;
S_0x27872b0 .scope module, "reg_058h" "reg_058h" 2 2861;
 .timescale -9 -12;
P_0x2654b78 .param/l "width" 2 2877, +C4<01000000>;
v0x27a9820_0 .net "AdmaSystemAddress_in", 0 0, C4<z>; 0 drivers
v0x27a98e0_0 .net "AdmaSystemAddress_out", 0 0, L_0x27c7b80; 1 drivers
v0x27a9980_0 .net *"_s3", 62 0, C4<000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x27a9a20_0 .var "ack", 0 0;
v0x27a9ad0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x27a9b70_0 .net "data_in", 63 0, L_0x27c7a30; 1 drivers
v0x27a9c10_0 .var "data_out", 63 0;
v0x27a9cb0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27a9d50_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a7df0 .event edge, v0x27a9b70_0, v0x27a9c10_0;
E_0x27a97d0 .event posedge, v0x27a9ad0_0;
L_0x27c7a30 .concat [ 1 63 0 0], C4<z>, C4<000000000000000000000000000000000000000000000000000000000000000>;
L_0x27c7b80 .part v0x27a9c10_0, 0, 1;
S_0x2787030 .scope module, "reg_template" "reg_template" 2 2;
 .timescale -9 -12;
P_0x26500b8 .param/l "width" 2 27, +C4<010000>;
L_0x27c8250 .functor BUFZ 2, C4<zz>, C4<00>, C4<00>, C4<00>;
L_0x27c83c0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c8510 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c86e0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x27c81f0 .functor BUFZ 2, C4<zz>, C4<00>, C4<00>, C4<00>;
v0x27a9e80_0 .net "CommandCRCCheckEnable_in", 0 0, C4<z>; 0 drivers
v0x27a9f40_0 .net "CommandCRCCheckEnable_out", 0 0, L_0x27c8ee0; 1 drivers
v0x27a9fe0_0 .net "CommandIndex_in", 4 0, C4<zzzzz>; 0 drivers
v0x27aa080_0 .net "CommandIndex_out", 4 0, L_0x27c8b20; 1 drivers
v0x27aa130_0 .net "CommandIndezCheckEnable_in", 0 0, C4<z>; 0 drivers
v0x27aa1d0_0 .net "CommandIndezCheckEnable_out", 0 0, L_0x27c8d80; 1 drivers
v0x27aa270_0 .net "CommandType_in", 1 0, C4<zz>; 0 drivers
v0x27aa310_0 .net "CommandType_out", 1 0, L_0x27c8bf0; 1 drivers
v0x27aa400_0 .net "DataPresentState_in", 0 0, C4<z>; 0 drivers
v0x27aa4a0_0 .net "DataPresentState_out", 0 0, L_0x27c8ce0; 1 drivers
v0x27aa540_0 .net "ResponseTypeSelect_in", 1 0, C4<zz>; 0 drivers
v0x27aa5e0_0 .net "ResponseTypeSelect_out", 1 0, L_0x27c8fb0; 1 drivers
v0x27aa680_0 .net *"_s10", 5 0, L_0x27c7fd0; 1 drivers
v0x27aa720_0 .net *"_s13", 0 0, C4<0>; 1 drivers
v0x27aa840_0 .net *"_s17", 1 0, L_0x27c8250; 1 drivers
v0x27aa8e0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x27aa7a0_0 .net *"_s21", 0 0, L_0x27c83c0; 1 drivers
v0x27aaa30_0 .net *"_s25", 0 0, L_0x27c8510; 1 drivers
v0x27aab50_0 .net *"_s29", 0 0, L_0x27c86e0; 1 drivers
v0x27aabd0_0 .net *"_s33", 1 0, L_0x27c81f0; 1 drivers
v0x27aaab0_0 .net *"_s35", 5 0, L_0x27c89c0; 1 drivers
v0x27aad00_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v0x27aac50_0 .var "ack", 0 0;
v0x27aae40_0 .net "clk", 0 0, C4<z>; 0 drivers
RS_0x7f0e1fb5ca28/0/0 .resolv tri, L_0x27c7c50, L_0x27c7e40, L_0x27c7f30, L_0x27c7da0;
RS_0x7f0e1fb5ca28/0/4 .resolv tri, L_0x27c82b0, L_0x27c8470, L_0x27c85c0, L_0x27c87c0;
RS_0x7f0e1fb5ca28 .resolv tri, RS_0x7f0e1fb5ca28/0/0, RS_0x7f0e1fb5ca28/0/4, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x27aada0_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5ca28; 8 drivers
v0x27aaf90_0 .var "data_out", 15 0;
v0x27aaee0_0 .net "enb_block0", 0 0, C4<z>; 0 drivers
v0x27ab0f0_0 .net "enb_block1", 0 0, C4<z>; 0 drivers
v0x27ab030_0 .net "enb_block2", 0 0, C4<z>; 0 drivers
v0x27ab260_0 .net "rst", 0 0, C4<z>; 0 drivers
E_0x27a9aa0 .event edge, v0x27aada0_0, v0x27aaf90_0;
E_0x27a9e30 .event posedge, v0x27aae40_0;
L_0x27c7c50 .part/pv C4<00>, 14, 2, 16;
L_0x27c7e40 .part/pv C4<0>, 2, 1, 16;
L_0x27c7f30 .part/pv L_0x27c7fd0, 8, 6, 16;
L_0x27c7fd0 .concat [ 5 1 0 0], C4<zzzzz>, C4<0>;
L_0x27c7da0 .part/pv L_0x27c8250, 6, 2, 16;
L_0x27c82b0 .part/pv L_0x27c83c0, 5, 1, 16;
L_0x27c8470 .part/pv L_0x27c8510, 4, 1, 16;
L_0x27c85c0 .part/pv L_0x27c86e0, 3, 1, 16;
L_0x27c87c0 .part/pv L_0x27c81f0, 0, 2, 16;
L_0x27c89c0 .part v0x27aaf90_0, 8, 6;
L_0x27c8b20 .part L_0x27c89c0, 0, 5;
L_0x27c8bf0 .part v0x27aaf90_0, 6, 2;
L_0x27c8ce0 .part v0x27aaf90_0, 5, 1;
L_0x27c8d80 .part v0x27aaf90_0, 4, 1;
L_0x27c8ee0 .part v0x27aaf90_0, 3, 1;
L_0x27c8fb0 .part v0x27aaf90_0, 0, 2;
S_0x2786db0 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v0x27b9ff0_0 .net "R008h_CPU", 31 0, v0x27b9ae0_0; 1 drivers
v0x27ba070_0 .net "R008h_CPU_out", 31 0, v0x27b13d0_0; 1 drivers
v0x27ba180_0 .net "R00eh_CPU", 15 0, v0x27b9b60_0; 1 drivers
RS_0x7f0e1fb5eee8/0/0 .resolv tri, L_0x27c97f0, L_0x27c9650, L_0x27cb560, L_0x27cb650;
RS_0x7f0e1fb5eee8/0/4 .resolv tri, L_0x27cb7e0, L_0x27cb880, L_0x27cb740, L_0x27cbb30;
RS_0x7f0e1fb5eee8 .resolv tri, RS_0x7f0e1fb5eee8/0/0, RS_0x7f0e1fb5eee8/0/4, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x27ba200_0 .net8 "R00eh_CPU_out", 15 0, RS_0x7f0e1fb5eee8; 8 drivers
v0x27ba280_0 .net "R024h_CPU", 31 0, v0x27b9be0_0; 1 drivers
RS_0x7f0e1fb5ef48/0/0 .resolv tri, L_0x27c8110, L_0x27c9520, L_0x27c9380, L_0x27d4a40;
RS_0x7f0e1fb5ef48/0/4 .resolv tri, L_0x27d4ae0, L_0x27d47d0, L_0x27d4980, L_0x27d4bd0;
RS_0x7f0e1fb5ef48/0/8 .resolv tri, L_0x27d4cc0, L_0x27d4db0, L_0x27d5190, L_0x27d4ea0;
RS_0x7f0e1fb5ef48/0/12 .resolv tri, L_0x27d4f90, L_0x27d5080, L_0x27d48c0, L_0x27d5280;
RS_0x7f0e1fb5ef48 .resolv tri, RS_0x7f0e1fb5ef48/0/0, RS_0x7f0e1fb5ef48/0/4, RS_0x7f0e1fb5ef48/0/8, RS_0x7f0e1fb5ef48/0/12;
v0x27ba300_0 .net8 "R024h_CPU_out", 31 0, RS_0x7f0e1fb5ef48; 16 drivers
v0x27ba380_0 .net "R030h_CPU", 15 0, v0x27b9c60_0; 1 drivers
RS_0x7f0e1fb5efa8/0/0 .resolv tri, L_0x27c9200, L_0x27ce200, L_0x27ce100, L_0x27ce490;
RS_0x7f0e1fb5efa8/0/4 .resolv tri, L_0x27ce2f0, L_0x27ce650, L_0x27ce530, L_0x27ce3e0;
RS_0x7f0e1fb5efa8/0/8 .resolv tri, L_0x27ce740, L_0x27ceb10, L_0x27ce9d0, C4<zzzzzzzzzzzzzzzz>;
RS_0x7f0e1fb5efa8 .resolv tri, RS_0x7f0e1fb5efa8/0/0, RS_0x7f0e1fb5efa8/0/4, RS_0x7f0e1fb5efa8/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27ba400_0 .net8 "R030h_CPU_out", 15 0, RS_0x7f0e1fb5efa8; 11 drivers
v0x27ba4d0_0 .net "R032h_CPU", 15 0, v0x27b9ce0_0; 1 drivers
RS_0x7f0e1fb5f008/0/0 .resolv tri, L_0x27c9110, L_0x27d0e70, L_0x27d0f10, L_0x27d1310;
RS_0x7f0e1fb5f008/0/4 .resolv tri, L_0x27d13b0, L_0x27d1150, L_0x27d1620, L_0x27d1450;
RS_0x7f0e1fb5f008/0/8 .resolv tri, L_0x27d1540, L_0x27d18b0, L_0x27d1950, L_0x27d16c0;
RS_0x7f0e1fb5f008 .resolv tri, RS_0x7f0e1fb5f008/0/0, RS_0x7f0e1fb5f008/0/4, RS_0x7f0e1fb5f008/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27ba5a0_0 .net8 "R032h_CPU_out", 15 0, RS_0x7f0e1fb5f008; 12 drivers
v0x27ba620_0 .net "clock", 0 0, v0x27b9d60_0; 1 drivers
v0x27ba6a0_0 .net "cmd_pin_in", 0 0, v0x27b9de0_0; 1 drivers
v0x27ba720_0 .net "cmd_pin_out", 0 0, v0x27b2dd0_0; 1 drivers
v0x27ba830_0 .net "reset", 0 0, v0x27b9ef0_0; 1 drivers
v0x27ba930_0 .net "sd_clock", 0 0, v0x27b9f70_0; 1 drivers
S_0x27b99f0 .scope module, "valores" "probador" 3 35, 4 3, S_0x2786db0;
 .timescale -9 -12;
v0x27b9ae0_0 .var "R008h_CPU", 31 0;
v0x27b9b60_0 .var "R00eh_CPU", 15 0;
v0x27b9be0_0 .var "R024h_CPU", 31 0;
v0x27b9c60_0 .var "R030h_CPU", 15 0;
v0x27b9ce0_0 .var "R032h_CPU", 15 0;
v0x27b9d60_0 .var "clock", 0 0;
v0x27b9de0_0 .var "cmd_pin_in", 0 0;
v0x27b9ef0_0 .var "reset", 0 0;
v0x27b9f70_0 .var "sd_clock", 0 0;
S_0x27ab170 .scope module, "SDHOST1" "SDHOST" 3 46, 5 5, S_0x2786db0;
 .timescale -9 -12;
v0x27b86c0_0 .alias "R008h_CPU", 31 0, v0x27b9ff0_0;
v0x27b88d0_0 .alias "R008h_CPU_out", 31 0, v0x27ba070_0;
v0x27b8950_0 .alias "R00eh_CPU", 15 0, v0x27ba180_0;
v0x27b89d0_0 .alias "R00eh_CPU_out", 15 0, v0x27ba200_0;
v0x27b8a50_0 .alias "R024h_CPU", 31 0, v0x27ba280_0;
v0x27b8ad0_0 .alias "R024h_CPU_out", 31 0, v0x27ba300_0;
v0x27b8b50_0 .alias "R030h_CPU", 15 0, v0x27ba380_0;
v0x27b8bd0_0 .alias "R030h_CPU_out", 15 0, v0x27ba400_0;
v0x27b8ca0_0 .alias "R032h_CPU", 15 0, v0x27ba4d0_0;
v0x27b8d20_0 .alias "R032h_CPU_out", 15 0, v0x27ba5a0_0;
v0x27b8da0_0 .net/s *"_s10", 6 0, C4<0000000>; 1 drivers
v0x27b8e20_0 .net/s *"_s14", 3 0, C4<0000>; 1 drivers
v0x27b8ea0_0 .net/s *"_s18", 4 0, C4<00000>; 1 drivers
v0x27b8f20_0 .net/s *"_s2", 1 0, C4<00>; 1 drivers
v0x27b9020_0 .net/s *"_s22", 1 0, C4<00>; 1 drivers
v0x27b90a0_0 .net/s *"_s26", 0 0, C4<0>; 1 drivers
v0x27b8fa0_0 .net/s *"_s6", 5 0, C4<000000>; 1 drivers
v0x27b91b0_0 .net "ack_command_complete", 0 0, v0x27b05e0_0; 1 drivers
v0x27b9120_0 .net "ack_response", 0 0, v0x27b0ba0_0; 1 drivers
v0x27b92d0_0 .alias "clock", 0 0, v0x27ba620_0;
v0x27b12c0_0 .alias "cmd_pin_in", 0 0, v0x27ba6a0_0;
v0x27b9230_0 .alias "cmd_pin_out", 0 0, v0x27ba720_0;
v0x27b9350_0 .net "command_complete", 0 0, v0x27b6ea0_0; 1 drivers
v0x27b95d0_0 .net "enable_command_complete", 0 0, v0x27b6f20_0; 1 drivers
v0x27b9510_0 .net "enable_response", 0 0, v0x27b6fa0_0; 1 drivers
v0x27b9720_0 .alias "reset", 0 0, v0x27ba830_0;
v0x27b9650_0 .net "response_outCMD", 127 0, v0x27b7120_0; 1 drivers
v0x27b9880_0 .net "response_outReg", 127 0, v0x27b0d40_0; 1 drivers
v0x27b97a0_0 .alias "sd_clock", 0 0, v0x27ba930_0;
L_0x27c9110 .part/pv C4<00>, 10, 2, 16;
L_0x27c9200 .part/pv C4<000000>, 9, 6, 16;
L_0x27c8110 .part/pv C4<0000000>, 25, 7, 32;
L_0x27c9520 .part/pv C4<0000>, 12, 4, 32;
L_0x27c9380 .part/pv C4<00000>, 3, 5, 32;
L_0x27c97f0 .part/pv C4<00>, 14, 2, 16;
L_0x27c9650 .part/pv C4<0>, 2, 1, 16;
L_0x27c9b20 .part RS_0x7f0e1fb5ef48, 0, 1;
L_0x27c9c60 .part RS_0x7f0e1fb5eee8, 8, 6;
L_0x27c9de0 .part RS_0x7f0e1fb5f008, 0, 1;
L_0x27caec0 .part v0x27b9b60_0, 8, 6;
L_0x27caf60 .part v0x27b9b60_0, 6, 2;
L_0x27cb0e0 .part v0x27b9b60_0, 5, 1;
L_0x27cb180 .part v0x27b9b60_0, 4, 1;
L_0x27cb270 .part v0x27b9b60_0, 3, 1;
L_0x27cb360 .part v0x27b9b60_0, 0, 2;
L_0x27cb560 .part/pv L_0x27caa20, 8, 6, 16;
L_0x27cb650 .part/pv L_0x27caac0, 6, 2, 16;
L_0x27cb7e0 .part/pv L_0x27cabb0, 5, 1, 16;
L_0x27cb880 .part/pv L_0x27cac50, 4, 1, 16;
L_0x27cb740 .part/pv L_0x27cad80, 3, 1, 16;
L_0x27cbb30 .part/pv L_0x27cae20, 0, 2, 16;
L_0x27cd8a0 .part v0x27b9c60_0, 15, 1;
L_0x27cd940 .part v0x27b9c60_0, 8, 1;
L_0x27cbc20 .part v0x27b9c60_0, 7, 1;
L_0x27cdb00 .part v0x27b9c60_0, 6, 1;
L_0x27cd9e0 .part v0x27b9c60_0, 5, 1;
L_0x27cdd20 .part v0x27b9c60_0, 4, 1;
L_0x27cdbf0 .part v0x27b9c60_0, 3, 1;
L_0x27ce010 .part v0x27b9c60_0, 2, 1;
L_0x27cdf20 .part v0x27b9c60_0, 1, 1;
L_0x27ce200 .part/pv L_0x27ccf20, 15, 1, 16;
L_0x27ce100 .part/pv L_0x27ccfc0, 8, 1, 16;
L_0x27ce490 .part/pv L_0x27cd060, 7, 1, 16;
L_0x27ce2f0 .part/pv L_0x27cd100, 6, 1, 16;
L_0x27ce650 .part/pv L_0x27cd230, 5, 1, 16;
L_0x27ce530 .part/pv L_0x27cd360, 4, 1, 16;
L_0x27ce3e0 .part/pv L_0x27cd430, 3, 1, 16;
L_0x27ce740 .part/pv L_0x27cd5a0, 2, 1, 16;
L_0x27ceb10 .part/pv L_0x27cd750, 1, 1, 16;
L_0x27ce9d0 .part/pv L_0x27cd500, 0, 1, 16;
L_0x27d06a0 .part v0x27b9ce0_0, 12, 4;
L_0x27cec00 .part v0x27b9ce0_0, 9, 1;
L_0x27d0930 .part v0x27b9ce0_0, 8, 1;
L_0x27d0740 .part v0x27b9ce0_0, 7, 1;
L_0x27d0b40 .part v0x27b9ce0_0, 6, 1;
L_0x27d09d0 .part v0x27b9ce0_0, 5, 1;
L_0x27d0830 .part v0x27b9ce0_0, 4, 1;
L_0x27d0be0 .part v0x27b9ce0_0, 3, 1;
L_0x27d0c80 .part v0x27b9ce0_0, 2, 1;
L_0x27d1010 .part v0x27b9ce0_0, 1, 1;
L_0x27d10b0 .part v0x27b9ce0_0, 0, 1;
L_0x27d0e70 .part/pv L_0x27cfd40, 12, 4, 16;
L_0x27d0f10 .part/pv L_0x27cfde0, 9, 1, 16;
L_0x27d1310 .part/pv L_0x27cfed0, 8, 1, 16;
L_0x27d13b0 .part/pv L_0x27cff70, 7, 1, 16;
L_0x27d1150 .part/pv L_0x27d0130, 6, 1, 16;
L_0x27d1620 .part/pv L_0x27d01d0, 5, 1, 16;
L_0x27d1450 .part/pv L_0x27d0310, 4, 1, 16;
L_0x27d1540 .part/pv L_0x27d03b0, 3, 1, 16;
L_0x27d18b0 .part/pv L_0x27d0270, 2, 1, 16;
L_0x27d1950 .part/pv L_0x27d0560, 1, 1, 16;
L_0x27d16c0 .part/pv L_0x27d0600, 0, 1, 16;
L_0x27d3cd0 .part v0x27b9be0_0, 24, 1;
L_0x27d19f0 .part v0x27b9be0_0, 20, 4;
L_0x27d1ae0 .part v0x27b9be0_0, 19, 1;
L_0x27d3f90 .part v0x27b9be0_0, 18, 1;
L_0x27d4030 .part v0x27b9be0_0, 17, 1;
L_0x27d3d70 .part v0x27b9be0_0, 16, 1;
L_0x27d4350 .part v0x27b9be0_0, 11, 1;
L_0x27d4120 .part v0x27b9be0_0, 10, 1;
L_0x27d4210 .part v0x27b9be0_0, 9, 1;
L_0x27d4640 .part v0x27b9be0_0, 8, 1;
L_0x27d46e0 .part v0x27b9be0_0, 2, 1;
L_0x27d43f0 .part v0x27b9be0_0, 1, 1;
L_0x27d44e0 .part v0x27b9be0_0, 0, 1;
L_0x27d4a40 .part/pv L_0x27d31c0, 24, 1, 32;
L_0x27d4ae0 .part/pv L_0x27d3260, 20, 4, 32;
L_0x27d47d0 .part/pv L_0x27d33f0, 19, 1, 32;
L_0x27d4980 .part/pv L_0x27d3490, 18, 1, 32;
L_0x27d4bd0 .part/pv L_0x27d3350, 17, 1, 32;
L_0x27d4cc0 .part/pv L_0x27d35e0, 16, 1, 32;
L_0x27d4db0 .part/pv L_0x27d3530, 11, 1, 32;
L_0x27d5190 .part/pv L_0x27d3740, 10, 1, 32;
L_0x27d4ea0 .part/pv L_0x27d3680, 9, 1, 32;
L_0x27d4f90 .part/pv L_0x27d39c0, 8, 1, 32;
L_0x27d5080 .part/pv L_0x27d38f0, 2, 1, 32;
L_0x27d48c0 .part/pv L_0x27d3b40, 1, 1, 32;
L_0x27d5280 .part/pv L_0x27d3a60, 0, 1, 32;
S_0x27b28f0 .scope module, "CMD1" "CMD" 5 75, 6 4, S_0x27ab170;
 .timescale -9 -12;
v0x27b75b0_0 .alias "ack_command_complete", 0 0, v0x27b91b0_0;
v0x27b7870_0 .net "ack_out_cf", 0 0, v0x27b43b0_0; 1 drivers
v0x27b78f0_0 .net "ack_out_ci", 0 0, v0x27b6a30_0; 1 drivers
v0x27b7970_0 .alias "ack_response", 0 0, v0x27b9120_0;
v0x27b7a40_0 .alias "clock", 0 0, v0x27ba620_0;
v0x27b7ac0_0 .alias "cmd_argument", 31 0, v0x27ba070_0;
v0x27b7bd0_0 .net "cmd_index", 5 0, L_0x27c9c60; 1 drivers
v0x27b7c50_0 .net "cmd_out_ci", 39 0, v0x27b6dd0_0; 1 drivers
v0x27b7d20_0 .alias "cmd_pin_in", 0 0, v0x27ba6a0_0;
v0x27b7df0_0 .alias "cmd_pin_out", 0 0, v0x27ba720_0;
v0x27b7e70_0 .alias "command_complete", 0 0, v0x27b9350_0;
v0x27b7f40_0 .alias "enable_command_complete", 0 0, v0x27b95d0_0;
v0x27b8010_0 .alias "enable_response", 0 0, v0x27b9510_0;
v0x27b80e0_0 .net "idle_out_ci", 0 0, v0x27b7020_0; 1 drivers
v0x27b81e0_0 .net "new_command", 0 0, L_0x27c9b20; 1 drivers
v0x27b8260_0 .net "no_response", 0 0, C4<z>; 0 drivers
v0x27b8160_0 .alias "reset", 0 0, v0x27ba830_0;
v0x27b8370_0 .alias "response", 127 0, v0x27b9650_0;
v0x27b8490_0 .net "response_out_cf", 127 0, v0x27b4f60_0; 1 drivers
v0x27b8510_0 .alias "sd_clock", 0 0, v0x27ba930_0;
v0x27b83f0_0 .net "strobe_out_cf", 0 0, v0x27b51b0_0; 1 drivers
v0x27b8640_0 .net "strobe_out_ci", 0 0, v0x27b7530_0; 1 drivers
v0x27b8590_0 .net "time_out_cf", 0 0, v0x27b4450_0; 1 drivers
v0x27b8780_0 .net "timeout_enable", 0 0, L_0x27c9de0; 1 drivers
S_0x27b66e0 .scope module, "control_i1" "control_cmd" 6 57, 7 1, S_0x27b28f0;
 .timescale -9 -12;
P_0x27b64d8 .param/l "idle" 7 54, C4<0010>;
P_0x27b6500 .param/l "processing" 7 56, C4<1000>;
P_0x27b6528 .param/l "reset_state" 7 53, C4<0001>;
P_0x27b6550 .param/l "setting_outputs" 7 55, C4<0100>;
v0x27b68e0_0 .alias "ack_command_complete", 0 0, v0x27b91b0_0;
v0x27b6960_0 .alias "ack_in", 0 0, v0x27b7870_0;
v0x27b6a30_0 .var "ack_out", 0 0;
v0x27b6b00_0 .alias "ack_response", 0 0, v0x27b9120_0;
v0x27b6b80_0 .alias "clock", 0 0, v0x27ba620_0;
v0x27b6c00_0 .alias "cmd_argument", 31 0, v0x27ba070_0;
v0x27b6c80_0 .alias "cmd_in", 127 0, v0x27b8490_0;
v0x27b6d50_0 .alias "cmd_index", 5 0, v0x27b7bd0_0;
v0x27b6dd0_0 .var "cmd_out", 39 0;
v0x27b6ea0_0 .var "command_complete", 0 0;
v0x27b6f20_0 .var "enable_command_complete", 0 0;
v0x27b6fa0_0 .var "enable_response", 0 0;
v0x27b7020_0 .var "idle_out", 0 0;
v0x27b70a0_0 .alias "new_command", 0 0, v0x27b81e0_0;
v0x27b71a0_0 .var "next_state", 3 0;
v0x27b7220_0 .alias "reset", 0 0, v0x27ba830_0;
v0x27b7120_0 .var "response", 127 0;
v0x27b1530_0 .var "state", 3 0;
v0x27b72a0_0 .alias "strobe_in", 0 0, v0x27b83f0_0;
v0x27b7530_0 .var "strobe_out", 0 0;
v0x27b7660_0 .alias "time_out", 0 0, v0x27b8590_0;
v0x27b76e0_0 .alias "timeout_enable", 0 0, v0x27b8780_0;
E_0x27b3a10/0 .event edge, v0x27b1530_0, v0x27b70a0_0, v0x27b6d50_0, v0x27b11a0_0;
E_0x27b3a10/1 .event edge, v0x27b51b0_0, v0x27b4f60_0, v0x27b43b0_0, v0x27b0ba0_0;
E_0x27b3a10/2 .event edge, v0x27b05e0_0;
E_0x27b3a10 .event/or E_0x27b3a10/0, E_0x27b3a10/1, E_0x27b3a10/2;
S_0x27b29e0 .scope module, "control_f1" "capa_fisica" 6 80, 8 6, S_0x27b28f0;
 .timescale -9 -12;
v0x27b52f0_0 .alias "ack_in", 0 0, v0x27b78f0_0;
v0x27b5520_0 .alias "ack_out", 0 0, v0x27b7870_0;
v0x27b55d0_0 .alias "cmd_pin_in", 0 0, v0x27ba6a0_0;
v0x27b5680_0 .alias "cmd_pin_out", 0 0, v0x27ba720_0;
v0x27b5760_0 .alias "cmd_to_send", 39 0, v0x27b7c50_0;
v0x27b5810_0 .alias "command_timeout", 0 0, v0x27b8590_0;
v0x27b5890_0 .net "data_in", 0 0, v0x27b3d60_0; 1 drivers
v0x27b5960_0 .net "data_out", 0 0, v0x27b2be0_0; 1 drivers
v0x27b5a80_0 .net "enable_pts_wrapper", 0 0, v0x27b45a0_0; 1 drivers
v0x27b5b50_0 .net "enable_stp_wrapper", 0 0, v0x27b4650_0; 1 drivers
v0x27b5bd0_0 .alias "idle_in", 0 0, v0x27b80e0_0;
v0x27b5c50_0 .net "load_send", 0 0, v0x27b4860_0; 1 drivers
v0x27b5d20_0 .alias "no_response", 0 0, v0x27b8260_0;
v0x27b5da0_0 .net "pad_enable", 0 0, v0x27b4a90_0; 1 drivers
v0x27b5ef0_0 .net "pad_response", 127 0, v0x27b3340_0; 1 drivers
v0x27b5fc0_0 .net "pad_state", 0 0, v0x27b4bf0_0; 1 drivers
v0x27b5e20_0 .net "reception_complete", 0 0, v0x27b3140_0; 1 drivers
v0x27b6170_0 .alias "reset", 0 0, v0x27ba830_0;
v0x27b6040_0 .net "reset_wrapper", 0 0, v0x27b4e20_0; 1 drivers
v0x27b6290_0 .alias "response", 127 0, v0x27b8490_0;
v0x27b61f0_0 .alias "sd_clock", 0 0, v0x27ba930_0;
v0x27b6450_0 .alias "strobe_in", 0 0, v0x27b8640_0;
v0x27b6310_0 .alias "strobe_out", 0 0, v0x27b83f0_0;
v0x27b6590_0 .net "transmission_complete", 0 0, v0x27b3790_0; 1 drivers
S_0x27b3de0 .scope module, "control1" "control_capa_fisica" 8 56, 9 2, S_0x27b29e0;
 .timescale -9 -12;
P_0x27b3ed8 .param/l "idle" 9 62, C4<00000010>;
P_0x27b3f00 .param/l "load_command" 9 63, C4<00000100>;
P_0x27b3f28 .param/l "reset_state" 9 61, C4<00000001>;
P_0x27b3f50 .param/l "send_ack" 9 68, C4<10000000>;
P_0x27b3f78 .param/l "send_command" 9 64, C4<00001000>;
P_0x27b3fa0 .param/l "send_response" 9 66, C4<00100000>;
P_0x27b3fc8 .param/l "wait_ack" 9 67, C4<01000000>;
P_0x27b3ff0 .param/l "wait_response" 9 65, C4<00010000>;
v0x27b42f0_0 .alias "ack_in", 0 0, v0x27b78f0_0;
v0x27b43b0_0 .var "ack_out", 0 0;
v0x27b4450_0 .var "command_timeout", 0 0;
v0x27b44f0_0 .var/i "count", 31 0;
v0x27b45a0_0 .var "enable_pts_wrapper", 0 0;
v0x27b4650_0 .var "enable_stp_wrapper", 0 0;
v0x27b4710_0 .var "enable_stp_wrapper_2", 0 0;
v0x27b4790_0 .alias "idle_in", 0 0, v0x27b80e0_0;
v0x27b4860_0 .var "load_send", 0 0;
v0x27b4910_0 .var "next_state", 7 0;
v0x27b49f0_0 .net "no_response", 0 0, C4<z>; 0 drivers
v0x27b4a90_0 .var "pad_enable", 0 0;
v0x27b4b40_0 .alias "pad_response", 127 0, v0x27b5ef0_0;
v0x27b4bf0_0 .var "pad_state", 0 0;
v0x27b4d20_0 .var "problem", 0 0;
v0x27b4da0_0 .var "prueba", 0 0;
v0x27b4c70_0 .alias "reception_complete", 0 0, v0x27b5e20_0;
v0x27b4ee0_0 .alias "reset", 0 0, v0x27ba830_0;
v0x27b4e20_0 .var "reset_wrapper", 0 0;
v0x27b5000_0 .var "reset_wrapper_2", 0 0;
v0x27b4f60_0 .var "response", 127 0;
v0x27b5130_0 .alias "sd_clock", 0 0, v0x27ba930_0;
v0x27b5080_0 .var "state", 7 0;
v0x27b5270_0 .alias "strobe_in", 0 0, v0x27b8640_0;
v0x27b51b0_0 .var "strobe_out", 0 0;
v0x27b53c0_0 .alias "transmission_complete", 0 0, v0x27b6590_0;
E_0x27b4020/0 .event edge, v0x27b5080_0, v0x27b4790_0, v0x27b5270_0, v0x27b3790_0;
E_0x27b4020/1 .event edge, v0x27b4d20_0, v0x27b3140_0, v0x27b49f0_0, v0x27b3340_0;
E_0x27b4020/2 .event edge, v0x27b42f0_0;
E_0x27b4020 .event/or E_0x27b4020/0, E_0x27b4020/1, E_0x27b4020/2;
S_0x27b35d0 .scope module, "PTS1" "wrapper_paralelo_serial" 8 77, 10 1, S_0x27b29e0;
 .timescale -9 -12;
P_0x27b36c8 .param/l "n" 10 24, +C4<0101000>;
v0x27b3790_0 .var "complete", 0 0;
v0x27b3850_0 .var/i "count", 31 0;
v0x27b38f0_0 .alias "enable", 0 0, v0x27b5a80_0;
v0x27b3990_0 .alias "load_send", 0 0, v0x27b5c50_0;
v0x27b3a40_0 .var "next_complete", 0 0;
v0x27b3ae0_0 .alias "parallel", 39 0, v0x27b7c50_0;
v0x27b3bc0_0 .var "parallel_cargado", 39 0;
v0x27b3c60_0 .alias "reset", 0 0, v0x27b6040_0;
v0x27b3ce0_0 .alias "sd_clock", 0 0, v0x27ba930_0;
v0x27b3d60_0 .var "serial", 0 0;
E_0x27b3740 .event negedge, v0x27b2f10_0;
S_0x27b2fb0 .scope module, "STP1" "wrapper_serial_paralelo" 8 86, 11 1, S_0x27b29e0;
 .timescale -9 -12;
P_0x27b30a8 .param/l "n" 11 23, +C4<010000000>;
v0x27b3140_0 .var "complete", 0 0;
v0x27b3200_0 .var/i "count", 31 0;
v0x27b32a0_0 .alias "enable", 0 0, v0x27b5b50_0;
v0x27b3340_0 .var "parallel", 127 0;
v0x27b33c0_0 .alias "reset", 0 0, v0x27b6040_0;
v0x27b3460_0 .alias "sd_clock", 0 0, v0x27ba930_0;
v0x27b3520_0 .alias "serial", 0 0, v0x27b5960_0;
S_0x27b2ad0 .scope module, "pad1" "pad" 8 94, 12 1, S_0x27b29e0;
 .timescale -9 -12;
v0x27b2700_0 .alias "data_in", 0 0, v0x27b5890_0;
v0x27b2be0_0 .var "data_out", 0 0;
v0x27b2c80_0 .alias "enable", 0 0, v0x27b5fc0_0;
v0x27b2d20_0 .alias "i_port", 0 0, v0x27ba6a0_0;
v0x27b2dd0_0 .var "o_port", 0 0;
v0x27b2e70_0 .alias "output_input", 0 0, v0x27b5da0_0;
v0x27b2f10_0 .alias "sd_clock", 0 0, v0x27ba930_0;
E_0x27a1800 .event posedge, v0x27b2f10_0;
S_0x27b15c0 .scope module, "R00eh" "reg_00eh" 5 92, 2 610, S_0x27ab170;
 .timescale -9 -12;
P_0x27b16b8 .param/l "width" 2 632, +C4<010000>;
L_0x27ca150 .functor BUFZ 6, L_0x27caec0, C4<000000>, C4<000000>, C4<000000>;
L_0x27ca330 .functor BUFZ 2, L_0x27caf60, C4<00>, C4<00>, C4<00>;
L_0x27ca430 .functor BUFZ 1, L_0x27cb0e0, C4<0>, C4<0>, C4<0>;
L_0x27ca5c0 .functor BUFZ 1, L_0x27cb180, C4<0>, C4<0>, C4<0>;
L_0x27ca710 .functor BUFZ 1, L_0x27cb270, C4<0>, C4<0>, C4<0>;
L_0x27ca970 .functor BUFZ 2, L_0x27cb360, C4<00>, C4<00>, C4<00>;
v0x27b1770_0 .net "CommandCRCCheckEnable_in", 0 0, L_0x27cb270; 1 drivers
v0x27b1810_0 .net "CommandCRCCheckEnable_out", 0 0, L_0x27cad80; 1 drivers
v0x27b18b0_0 .net "CommandIndex_in", 5 0, L_0x27caec0; 1 drivers
v0x27b1950_0 .net "CommandIndex_out", 5 0, L_0x27caa20; 1 drivers
v0x27b19d0_0 .net "CommandIndezCheckEnable_in", 0 0, L_0x27cb180; 1 drivers
v0x27b1a70_0 .net "CommandIndezCheckEnable_out", 0 0, L_0x27cac50; 1 drivers
v0x27b1b50_0 .net "CommandType_in", 1 0, L_0x27caf60; 1 drivers
v0x27b1bf0_0 .net "CommandType_out", 1 0, L_0x27caac0; 1 drivers
v0x27b1c90_0 .net "DataPresentState_in", 0 0, L_0x27cb0e0; 1 drivers
v0x27b1d30_0 .net "DataPresentState_out", 0 0, L_0x27cabb0; 1 drivers
v0x27b1e30_0 .net "ResponseTypeSelect_in", 1 0, L_0x27cb360; 1 drivers
v0x27b1ed0_0 .net "ResponseTypeSelect_out", 1 0, L_0x27cae20; 1 drivers
v0x27b1fe0_0 .net *"_s11", 5 0, L_0x27ca150; 1 drivers
v0x27b2080_0 .net *"_s15", 1 0, L_0x27ca330; 1 drivers
v0x27b21a0_0 .net *"_s19", 0 0, L_0x27ca430; 1 drivers
v0x27b2240_0 .net/s *"_s2", 1 0, C4<00>; 1 drivers
v0x27b2100_0 .net *"_s23", 0 0, L_0x27ca5c0; 1 drivers
v0x27b2390_0 .net *"_s27", 0 0, L_0x27ca710; 1 drivers
v0x27b24b0_0 .net *"_s31", 1 0, L_0x27ca970; 1 drivers
v0x27b2530_0 .net/s *"_s6", 0 0, C4<0>; 1 drivers
v0x27b2410_0 .alias "clk", 0 0, v0x27ba620_0;
RS_0x7f0e1fb5e6d8/0/0 .resolv tri, L_0x27c9e80, L_0x27c99b0, L_0x27ca0b0, L_0x27ca200;
RS_0x7f0e1fb5e6d8/0/4 .resolv tri, L_0x27ca390, L_0x27ca4e0, L_0x27ca670, L_0x27ca7c0;
RS_0x7f0e1fb5e6d8 .resolv tri, RS_0x7f0e1fb5e6d8/0/0, RS_0x7f0e1fb5e6d8/0/4, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x27b2660_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5e6d8; 8 drivers
v0x27b25b0_0 .var "data_out", 15 0;
v0x27b27a0_0 .alias "rst", 0 0, v0x27ba830_0;
L_0x27c9e80 .part/pv C4<00>, 14, 2, 16;
L_0x27c99b0 .part/pv C4<0>, 2, 1, 16;
L_0x27ca0b0 .part/pv L_0x27ca150, 8, 6, 16;
L_0x27ca200 .part/pv L_0x27ca330, 6, 2, 16;
L_0x27ca390 .part/pv L_0x27ca430, 5, 1, 16;
L_0x27ca4e0 .part/pv L_0x27ca5c0, 4, 1, 16;
L_0x27ca670 .part/pv L_0x27ca710, 3, 1, 16;
L_0x27ca7c0 .part/pv L_0x27ca970, 0, 2, 16;
L_0x27caa20 .part v0x27b25b0_0, 8, 6;
L_0x27caac0 .part v0x27b25b0_0, 6, 2;
L_0x27cabb0 .part v0x27b25b0_0, 5, 1;
L_0x27cac50 .part v0x27b25b0_0, 4, 1;
L_0x27cad80 .part v0x27b25b0_0, 3, 1;
L_0x27cae20 .part v0x27b25b0_0, 0, 2;
S_0x27b0f90 .scope module, "R008h" "reg_008h" 5 110, 2 412, S_0x27ab170;
 .timescale -9 -12;
P_0x27b0dc8 .param/l "width" 2 423, +C4<0100000>;
L_0x27c8ac0 .functor BUFZ 32, v0x27b9ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27b10e0_0 .alias "CommandArgument_in", 31 0, v0x27b9ff0_0;
v0x27b11a0_0 .alias "CommandArgument_out", 31 0, v0x27ba070_0;
v0x27b1240_0 .alias "clk", 0 0, v0x27ba620_0;
v0x27b1350_0 .net "data_in", 31 0, L_0x27c8ac0; 1 drivers
v0x27b13d0_0 .var "data_out", 31 0;
v0x27b1470_0 .alias "rst", 0 0, v0x27ba830_0;
S_0x27b09b0 .scope module, "R010h" "reg_010h" 5 116, 2 723, S_0x27ab170;
 .timescale -9 -12;
P_0x27aea68 .param/l "width" 2 736, +C4<010000000>;
L_0x27cbce0 .functor BUFZ 128, v0x27b7120_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x27b0aa0_0 .alias "Response_in", 127 0, v0x27b9650_0;
v0x27b0b20_0 .alias "Response_out", 127 0, v0x27b9880_0;
v0x27b0ba0_0 .var "ack", 0 0;
v0x27b0c20_0 .alias "clk", 0 0, v0x27ba620_0;
v0x27b0ca0_0 .net "data_in", 127 0, L_0x27cbce0; 1 drivers
v0x27b0d40_0 .var "data_out", 127 0;
v0x27b0e20_0 .alias "enb_block0", 0 0, v0x27b9510_0;
v0x27b0ec0_0 .alias "rst", 0 0, v0x27ba830_0;
E_0x27ab7b0 .event edge, v0x27b0ca0_0, v0x27b0d40_0;
S_0x27aecb0 .scope module, "R030h" "reg_030h" 5 124, 2 1861, S_0x27ab170;
 .timescale -9 -12;
P_0x27ad928 .param/l "width" 2 1893, +C4<010000>;
L_0x27cbfd0 .functor BUFZ 1, L_0x27cd8a0, C4<0>, C4<0>, C4<0>;
L_0x27cc120 .functor BUFZ 1, L_0x27cd940, C4<0>, C4<0>, C4<0>;
L_0x27cc300 .functor BUFZ 1, L_0x27cbc20, C4<0>, C4<0>, C4<0>;
L_0x27cc400 .functor BUFZ 1, L_0x27cdb00, C4<0>, C4<0>, C4<0>;
L_0x27cc550 .functor BUFZ 1, L_0x27cd9e0, C4<0>, C4<0>, C4<0>;
L_0x27cc6a0 .functor BUFZ 1, L_0x27cdd20, C4<0>, C4<0>, C4<0>;
L_0x27cc940 .functor BUFZ 1, L_0x27cdbf0, C4<0>, C4<0>, C4<0>;
L_0x27cca90 .functor BUFZ 1, L_0x27ce010, C4<0>, C4<0>, C4<0>;
L_0x27ccc30 .functor BUFZ 1, L_0x27cdf20, C4<0>, C4<0>, C4<0>;
L_0x27ccd80 .functor BUFZ 1, v0x27b6ea0_0, C4<0>, C4<0>, C4<0>;
v0x27af090_0 .net "BlockGapEvent_in", 0 0, L_0x27ce010; 1 drivers
v0x27af150_0 .net "BlockGapEvent_out", 0 0, L_0x27cd5a0; 1 drivers
v0x27af1f0_0 .net "BuffReadReady_in", 0 0, L_0x27cd9e0; 1 drivers
v0x27af290_0 .net "BuffReadReady_out", 0 0, L_0x27cd230; 1 drivers
v0x27af340_0 .net "BuffWriteReady_in", 0 0, L_0x27cdd20; 1 drivers
v0x27af3e0_0 .net "BuffWriteReady_out", 0 0, L_0x27cd360; 1 drivers
v0x27af4c0_0 .net "CardInsertion_in", 0 0, L_0x27cdb00; 1 drivers
v0x27af560_0 .net "CardInsertion_out", 0 0, L_0x27cd100; 1 drivers
v0x27af600_0 .net "CardInterrupt_in", 0 0, L_0x27cd940; 1 drivers
v0x27af6a0_0 .net "CardInterrupt_out", 0 0, L_0x27ccfc0; 1 drivers
v0x27af740_0 .net "CardRemoval_in", 0 0, L_0x27cbc20; 1 drivers
v0x27af7e0_0 .net "CardRemoval_out", 0 0, L_0x27cd060; 1 drivers
v0x27af880_0 .alias "CommandComplete_in", 0 0, v0x27b9350_0;
v0x27af920_0 .net "CommandComplete_out", 0 0, L_0x27cd500; 1 drivers
v0x27afa40_0 .net "DMAInterrupt_in", 0 0, L_0x27cdbf0; 1 drivers
v0x27afae0_0 .net "DMAInterrupt_out", 0 0, L_0x27cd430; 1 drivers
v0x27af9a0_0 .net "ErrInterrupt_in", 0 0, L_0x27cd8a0; 1 drivers
v0x27afc30_0 .net "ErrInterrupt_out", 0 0, L_0x27ccf20; 1 drivers
v0x27afd50_0 .net "TransferComplete_in", 0 0, L_0x27cdf20; 1 drivers
v0x27afdd0_0 .net "TransferComplete_out", 0 0, L_0x27cd750; 1 drivers
v0x27afcb0_0 .net *"_s11", 0 0, L_0x27cc120; 1 drivers
v0x27aff00_0 .net *"_s15", 0 0, L_0x27cc300; 1 drivers
v0x27afe50_0 .net *"_s19", 0 0, L_0x27cc400; 1 drivers
v0x27b0040_0 .net/s *"_s2", 5 0, C4<000000>; 1 drivers
v0x27aff80_0 .net *"_s23", 0 0, L_0x27cc550; 1 drivers
v0x27b0190_0 .net *"_s27", 0 0, L_0x27cc6a0; 1 drivers
v0x27b00c0_0 .net *"_s31", 0 0, L_0x27cc940; 1 drivers
v0x27b02f0_0 .net *"_s35", 0 0, L_0x27cca90; 1 drivers
v0x27b0210_0 .net *"_s39", 0 0, L_0x27ccc30; 1 drivers
v0x27b0460_0 .net *"_s43", 0 0, L_0x27ccd80; 1 drivers
v0x27b0370_0 .net *"_s7", 0 0, L_0x27cbfd0; 1 drivers
v0x27b05e0_0 .var "ack", 0 0;
v0x27b04e0_0 .alias "clk", 0 0, v0x27ba620_0;
RS_0x7f0e1fb5e0a8/0/0 .resolv tri, L_0x27cbe30, L_0x27c9f20, L_0x27cc080, L_0x27cc1d0;
RS_0x7f0e1fb5e0a8/0/4 .resolv tri, L_0x27cc360, L_0x27cc4b0, L_0x27cc600, L_0x27cc790;
RS_0x7f0e1fb5e0a8/0/8 .resolv tri, L_0x27cc9f0, L_0x27ccb90, L_0x27ccce0, C4<zzzzzzzzzzzzzzzz>;
RS_0x7f0e1fb5e0a8 .resolv tri, RS_0x7f0e1fb5e0a8/0/0, RS_0x7f0e1fb5e0a8/0/4, RS_0x7f0e1fb5e0a8/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27b0560_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5e0a8; 11 drivers
v0x27b0780_0 .var "data_out", 15 0;
v0x27b0800_0 .alias "enb_block0", 0 0, v0x27b95d0_0;
v0x27b0660_0 .alias "rst", 0 0, v0x27ba830_0;
E_0x27af040 .event edge, v0x27b0560_0, v0x27b0780_0;
L_0x27cbe30 .part/pv C4<000000>, 9, 6, 16;
L_0x27c9f20 .part/pv L_0x27cbfd0, 15, 1, 16;
L_0x27cc080 .part/pv L_0x27cc120, 8, 1, 16;
L_0x27cc1d0 .part/pv L_0x27cc300, 7, 1, 16;
L_0x27cc360 .part/pv L_0x27cc400, 6, 1, 16;
L_0x27cc4b0 .part/pv L_0x27cc550, 5, 1, 16;
L_0x27cc600 .part/pv L_0x27cc6a0, 4, 1, 16;
L_0x27cc790 .part/pv L_0x27cc940, 3, 1, 16;
L_0x27cc9f0 .part/pv L_0x27cca90, 2, 1, 16;
L_0x27ccb90 .part/pv L_0x27ccc30, 1, 1, 16;
L_0x27ccce0 .part/pv L_0x27ccd80, 0, 1, 16;
L_0x27ccf20 .part v0x27b0780_0, 15, 1;
L_0x27ccfc0 .part v0x27b0780_0, 8, 1;
L_0x27cd060 .part v0x27b0780_0, 7, 1;
L_0x27cd100 .part v0x27b0780_0, 6, 1;
L_0x27cd230 .part v0x27b0780_0, 5, 1;
L_0x27cd360 .part v0x27b0780_0, 4, 1;
L_0x27cd430 .part v0x27b0780_0, 3, 1;
L_0x27cd5a0 .part v0x27b0780_0, 2, 1;
L_0x27cd750 .part v0x27b0780_0, 1, 1;
L_0x27cd500 .part v0x27b0780_0, 0, 1;
S_0x27ad450 .scope module, "R032h" "reg_032h" 5 152, 2 2023, S_0x27ab170;
 .timescale -9 -12;
P_0x27ab908 .param/l "width" 2 2053, +C4<010000>;
L_0x27b9820 .functor BUFZ 4, L_0x27d06a0, C4<0000>, C4<0000>, C4<0000>;
L_0x27cc270 .functor BUFZ 1, L_0x27cec00, C4<0>, C4<0>, C4<0>;
L_0x27cf150 .functor BUFZ 1, L_0x27d0930, C4<0>, C4<0>, C4<0>;
L_0x27cf250 .functor BUFZ 1, L_0x27d0740, C4<0>, C4<0>, C4<0>;
L_0x27cf3a0 .functor BUFZ 1, L_0x27d0b40, C4<0>, C4<0>, C4<0>;
L_0x27cf4f0 .functor BUFZ 1, L_0x27d09d0, C4<0>, C4<0>, C4<0>;
L_0x27cf750 .functor BUFZ 1, L_0x27d0830, C4<0>, C4<0>, C4<0>;
L_0x27cf8a0 .functor BUFZ 1, L_0x27d0be0, C4<0>, C4<0>, C4<0>;
L_0x27cfa40 .functor BUFZ 1, L_0x27d0c80, C4<0>, C4<0>, C4<0>;
L_0x27cfb90 .functor BUFZ 1, L_0x27d1010, C4<0>, C4<0>, C4<0>;
L_0x27cf0c0 .functor BUFZ 1, L_0x27d10b0, C4<0>, C4<0>, C4<0>;
v0x27ad5a0_0 .net "ADMAErr_in", 0 0, L_0x27cec00; 1 drivers
v0x27ad640_0 .net "ADMAErr_out", 0 0, L_0x27cfde0; 1 drivers
v0x27ad6e0_0 .net "AutoCMD12Err_in", 0 0, L_0x27d0930; 1 drivers
v0x27ad780_0 .net "AutoCMD12Err_out", 0 0, L_0x27cfed0; 1 drivers
v0x27ad800_0 .net "CommandCRCErr_in", 0 0, L_0x27d1010; 1 drivers
v0x27ad8a0_0 .net "CommandCRCErr_out", 0 0, L_0x27d0560; 1 drivers
v0x27ad980_0 .net "CommandEndBitErr_in", 0 0, L_0x27d0c80; 1 drivers
v0x27ada20_0 .net "CommandEndBitErr_out", 0 0, L_0x27d0270; 1 drivers
v0x27adac0_0 .net "CommandIndexErr_in", 0 0, L_0x27d0be0; 1 drivers
v0x27adb60_0 .net "CommandIndexErr_out", 0 0, L_0x27d03b0; 1 drivers
v0x27adc00_0 .net "CommandTimeoutErr_in", 0 0, L_0x27d10b0; 1 drivers
v0x27adca0_0 .net "CommandTimeoutErr_out", 0 0, L_0x27d0600; 1 drivers
v0x27add40_0 .net "CurrentLimitErr_in", 0 0, L_0x27d0740; 1 drivers
v0x27adde0_0 .net "CurrentLimitErr_out", 0 0, L_0x27cff70; 1 drivers
v0x27adf00_0 .net "DataCRCErr_in", 0 0, L_0x27d09d0; 1 drivers
v0x27adfa0_0 .net "DataCRCErr_out", 0 0, L_0x27d01d0; 1 drivers
v0x27ade60_0 .net "DataEndBitErr_in", 0 0, L_0x27d0b40; 1 drivers
v0x27ae0f0_0 .net "DataEndBitErr_out", 0 0, L_0x27d0130; 1 drivers
v0x27ae210_0 .net "DataTimeoutErr_in", 0 0, L_0x27d0830; 1 drivers
v0x27ae290_0 .net "DataTimeoutErr_out", 0 0, L_0x27d0310; 1 drivers
v0x27ae170_0 .net "VendorErr_in", 3 0, L_0x27d06a0; 1 drivers
v0x27ae3c0_0 .net "VendorErr_out", 3 0, L_0x27cfd40; 1 drivers
v0x27ae310_0 .net *"_s11", 0 0, L_0x27cc270; 1 drivers
v0x27ae500_0 .net *"_s15", 0 0, L_0x27cf150; 1 drivers
v0x27ae460_0 .net *"_s19", 0 0, L_0x27cf250; 1 drivers
v0x27ae650_0 .net/s *"_s2", 1 0, C4<00>; 1 drivers
v0x27ae5a0_0 .net *"_s23", 0 0, L_0x27cf3a0; 1 drivers
v0x27ae7b0_0 .net *"_s27", 0 0, L_0x27cf4f0; 1 drivers
v0x27ae6f0_0 .net *"_s31", 0 0, L_0x27cf750; 1 drivers
v0x27ae920_0 .net *"_s35", 0 0, L_0x27cf8a0; 1 drivers
v0x27ae830_0 .net *"_s39", 0 0, L_0x27cfa40; 1 drivers
v0x27aeaa0_0 .net *"_s43", 0 0, L_0x27cfb90; 1 drivers
v0x27ae9a0_0 .net *"_s47", 0 0, L_0x27cf0c0; 1 drivers
v0x27aec30_0 .net *"_s7", 3 0, L_0x27b9820; 1 drivers
v0x27aeb20_0 .alias "clk", 0 0, v0x27ba620_0;
RS_0x7f0e1fb5da48/0/0 .resolv tri, L_0x27ced50, L_0x27cedf0, L_0x27cef30, L_0x27cf020;
RS_0x7f0e1fb5da48/0/4 .resolv tri, L_0x27cf1b0, L_0x27cf300, L_0x27cf450, L_0x27cf5a0;
RS_0x7f0e1fb5da48/0/8 .resolv tri, L_0x27cf800, L_0x27cf9a0, L_0x27cfaf0, L_0x27cfca0;
RS_0x7f0e1fb5da48 .resolv tri, RS_0x7f0e1fb5da48/0/0, RS_0x7f0e1fb5da48/0/4, RS_0x7f0e1fb5da48/0/8, C4<zzzzzzzzzzzzzzzz>;
v0x27aeba0_0 .net8 "data_in", 15 0, RS_0x7f0e1fb5da48; 12 drivers
v0x27aede0_0 .var "data_out", 15 0;
v0x27aee60_0 .alias "rst", 0 0, v0x27ba830_0;
L_0x27ced50 .part/pv C4<00>, 10, 2, 16;
L_0x27cedf0 .part/pv L_0x27b9820, 12, 4, 16;
L_0x27cef30 .part/pv L_0x27cc270, 9, 1, 16;
L_0x27cf020 .part/pv L_0x27cf150, 8, 1, 16;
L_0x27cf1b0 .part/pv L_0x27cf250, 7, 1, 16;
L_0x27cf300 .part/pv L_0x27cf3a0, 6, 1, 16;
L_0x27cf450 .part/pv L_0x27cf4f0, 5, 1, 16;
L_0x27cf5a0 .part/pv L_0x27cf750, 4, 1, 16;
L_0x27cf800 .part/pv L_0x27cf8a0, 3, 1, 16;
L_0x27cf9a0 .part/pv L_0x27cfa40, 2, 1, 16;
L_0x27cfaf0 .part/pv L_0x27cfb90, 1, 1, 16;
L_0x27cfca0 .part/pv L_0x27cf0c0, 0, 1, 16;
L_0x27cfd40 .part v0x27aede0_0, 12, 4;
L_0x27cfde0 .part v0x27aede0_0, 9, 1;
L_0x27cfed0 .part v0x27aede0_0, 8, 1;
L_0x27cff70 .part v0x27aede0_0, 7, 1;
L_0x27d0130 .part v0x27aede0_0, 6, 1;
L_0x27d01d0 .part v0x27aede0_0, 5, 1;
L_0x27d0310 .part v0x27aede0_0, 4, 1;
L_0x27d03b0 .part v0x27aede0_0, 3, 1;
L_0x27d0270 .part v0x27aede0_0, 2, 1;
L_0x27d0560 .part v0x27aede0_0, 1, 1;
L_0x27d0600 .part v0x27aede0_0, 0, 1;
S_0x27ab3e0 .scope module, "R024h" "reg_024h" 5 182, 2 902, S_0x27ab170;
 .timescale -9 -12;
P_0x26a3d48 .param/l "width" 2 937, +C4<0100000>;
L_0x27cbf70 .functor BUFZ 1, L_0x27d3cd0, C4<0>, C4<0>, C4<0>;
L_0x27ae080 .functor BUFZ 4, L_0x27d19f0, C4<0000>, C4<0000>, C4<0000>;
L_0x27d2090 .functor BUFZ 1, L_0x27d1ae0, C4<0>, C4<0>, C4<0>;
L_0x27d21e0 .functor BUFZ 1, L_0x27d3f90, C4<0>, C4<0>, C4<0>;
L_0x27d2440 .functor BUFZ 1, L_0x27d4030, C4<0>, C4<0>, C4<0>;
L_0x27d2590 .functor BUFZ 1, L_0x27d3d70, C4<0>, C4<0>, C4<0>;
L_0x27d26e0 .functor BUFZ 1, L_0x27d4350, C4<0>, C4<0>, C4<0>;
L_0x27d2830 .functor BUFZ 1, L_0x27d4120, C4<0>, C4<0>, C4<0>;
L_0x27d1ec0 .functor BUFZ 1, L_0x27d4210, C4<0>, C4<0>, C4<0>;
L_0x27d2b30 .functor BUFZ 1, L_0x27d4640, C4<0>, C4<0>, C4<0>;
L_0x27d2d60 .functor BUFZ 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27d2e60 .functor BUFZ 1, L_0x27d43f0, C4<0>, C4<0>, C4<0>;
L_0x27d2be0 .functor BUFZ 1, L_0x27d44e0, C4<0>, C4<0>, C4<0>;
v0x27ab530_0 .net "BufferReadEnable_in", 0 0, L_0x27d4350; 1 drivers
v0x27ab5f0_0 .net "BufferReadEnable_out", 0 0, L_0x27d3530; 1 drivers
v0x27ab690_0 .net "BufferWriteEnable_in", 0 0, L_0x27d4120; 1 drivers
v0x27ab730_0 .net "BufferWriteEnable_out", 0 0, L_0x27d3740; 1 drivers
v0x27ab7e0_0 .net "CMDLineSignalLevel_in", 0 0, L_0x27d3cd0; 1 drivers
v0x27ab880_0 .net "CMDLineSignalLevel_out", 0 0, L_0x27d31c0; 1 drivers
v0x27ab960_0 .net "CardDetectPinLevel_in", 0 0, L_0x27d3f90; 1 drivers
v0x27aba00_0 .net "CardDetectPinLevel_out", 0 0, L_0x27d3490; 1 drivers
v0x27abaa0_0 .net "CardInserted_in", 0 0, L_0x27d3d70; 1 drivers
v0x27abb40_0 .net "CardInserted_out", 0 0, L_0x27d35e0; 1 drivers
v0x27abbe0_0 .net "CardStateStable_in", 0 0, L_0x27d4030; 1 drivers
v0x27abc80_0 .net "CardStateStable_out", 0 0, L_0x27d3350; 1 drivers
v0x27abd20_0 .net "CommandInhibitcmd_in", 0 0, L_0x27d44e0; 1 drivers
v0x27abdc0_0 .net "CommandInhibitcmd_out", 0 0, L_0x27d3a60; 1 drivers
v0x27abee0_0 .net "CommandInhibitdat_in", 0 0, L_0x27d43f0; 1 drivers
v0x27abf80_0 .net "CommandInhibitdat_out", 0 0, L_0x27d3b40; 1 drivers
v0x27abe40_0 .net "DAT3LineSignalLevel_in", 3 0, L_0x27d19f0; 1 drivers
v0x27ac0d0_0 .net "DAT3LineSignalLevel_out", 3 0, L_0x27d3260; 1 drivers
v0x27ac1f0_0 .net "DATlineActive_in", 0 0, L_0x27d46e0; 1 drivers
v0x27ac270_0 .net "DATlineActive_out", 0 0, L_0x27d38f0; 1 drivers
v0x27ac150_0 .net "ReadTransferActive_in", 0 0, L_0x27d4210; 1 drivers
v0x27ac3a0_0 .net "ReadTransferActive_out", 0 0, L_0x27d3680; 1 drivers
v0x27ac2f0_0 .net "WriteProtectSwitchPinLevel", 0 0, L_0x27d1ae0; 1 drivers
v0x27ac4e0_0 .net "WriteProtectSwitchPinLevout", 0 0, L_0x27d33f0; 1 drivers
v0x27ac440_0 .net "WriteTransferActive_in", 0 0, L_0x27d4640; 1 drivers
v0x27ac630_0 .net "WriteTransferActive_out", 0 0, L_0x27d39c0; 1 drivers
v0x27ac580_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v0x27ac790_0 .net *"_s15", 0 0, L_0x27cbf70; 1 drivers
v0x27ac6d0_0 .net *"_s19", 3 0, L_0x27ae080; 1 drivers
v0x27ac900_0 .net *"_s2", 6 0, C4<0000000>; 1 drivers
v0x27ac810_0 .net *"_s23", 0 0, L_0x27d2090; 1 drivers
v0x27aca80_0 .net *"_s27", 0 0, L_0x27d21e0; 1 drivers
v0x27ac980_0 .net *"_s31", 0 0, L_0x27d2440; 1 drivers
v0x27acc10_0 .net *"_s35", 0 0, L_0x27d2590; 1 drivers
v0x27acb00_0 .net *"_s39", 0 0, L_0x27d26e0; 1 drivers
v0x27acdb0_0 .net *"_s43", 0 0, L_0x27d2830; 1 drivers
v0x27acc90_0 .net *"_s47", 0 0, L_0x27d1ec0; 1 drivers
v0x27acd30_0 .net *"_s51", 0 0, L_0x27d2b30; 1 drivers
v0x27acf70_0 .net *"_s55", 0 0, L_0x27d2d60; 1 drivers
v0x27acff0_0 .net *"_s59", 0 0, L_0x27d2e60; 1 drivers
v0x27ace30_0 .net *"_s6", 3 0, C4<0000>; 1 drivers
v0x27aced0_0 .net *"_s63", 0 0, L_0x27d2be0; 1 drivers
v0x27ad1d0_0 .alias "clk", 0 0, v0x27ba620_0;
RS_0x7f0e1fb5d358/0/0 .resolv tri, L_0x27d17b0, L_0x27cbed0, L_0x27d1d00, L_0x27d1bf0;
RS_0x7f0e1fb5d358/0/4 .resolv tri, L_0x27d1f50, L_0x27d1ff0, L_0x27d2140, L_0x27d2290;
RS_0x7f0e1fb5d358/0/8 .resolv tri, L_0x27d24f0, L_0x27d2640, L_0x27d2790, L_0x27d2930;
RS_0x7f0e1fb5d358/0/12 .resolv tri, L_0x27d2a90, L_0x27d2c40, L_0x27d2dc0, L_0x27d2f10;
RS_0x7f0e1fb5d358 .resolv tri, RS_0x7f0e1fb5d358/0/0, RS_0x7f0e1fb5d358/0/4, RS_0x7f0e1fb5d358/0/8, RS_0x7f0e1fb5d358/0/12;
v0x27ad250_0 .net8 "data_in", 31 0, RS_0x7f0e1fb5d358; 16 drivers
v0x27ad070_0 .var "data_out", 31 0;
v0x27ad110_0 .alias "rst", 0 0, v0x27ba830_0;
E_0x27aa100 .event posedge, v0x27ad1d0_0;
L_0x27d17b0 .part/pv C4<0000000>, 25, 7, 32;
L_0x27cbed0 .part/pv C4<0000>, 12, 4, 32;
L_0x27d1d00 .part/pv C4<00000>, 3, 5, 32;
L_0x27d1bf0 .part/pv L_0x27cbf70, 24, 1, 32;
L_0x27d1f50 .part/pv L_0x27ae080, 20, 4, 32;
L_0x27d1ff0 .part/pv L_0x27d2090, 19, 1, 32;
L_0x27d2140 .part/pv L_0x27d21e0, 18, 1, 32;
L_0x27d2290 .part/pv L_0x27d2440, 17, 1, 32;
L_0x27d24f0 .part/pv L_0x27d2590, 16, 1, 32;
L_0x27d2640 .part/pv L_0x27d26e0, 11, 1, 32;
L_0x27d2790 .part/pv L_0x27d2830, 10, 1, 32;
L_0x27d2930 .part/pv L_0x27d1ec0, 9, 1, 32;
L_0x27d2a90 .part/pv L_0x27d2b30, 8, 1, 32;
L_0x27d2c40 .part/pv L_0x27d2d60, 2, 1, 32;
L_0x27d2dc0 .part/pv L_0x27d2e60, 1, 1, 32;
L_0x27d2f10 .part/pv L_0x27d2be0, 0, 1, 32;
L_0x27d31c0 .part v0x27ad070_0, 24, 1;
L_0x27d3260 .part v0x27ad070_0, 20, 4;
L_0x27d33f0 .part v0x27ad070_0, 19, 1;
L_0x27d3490 .part v0x27ad070_0, 18, 1;
L_0x27d3350 .part v0x27ad070_0, 17, 1;
L_0x27d35e0 .part v0x27ad070_0, 16, 1;
L_0x27d3530 .part v0x27ad070_0, 11, 1;
L_0x27d3740 .part v0x27ad070_0, 10, 1;
L_0x27d3680 .part v0x27ad070_0, 9, 1;
L_0x27d39c0 .part v0x27ad070_0, 8, 1;
L_0x27d38f0 .part v0x27ad070_0, 2, 1;
L_0x27d3b40 .part v0x27ad070_0, 1, 1;
L_0x27d3a60 .part v0x27ad070_0, 0, 1;
    .scope S_0x2694a90;
T_0 ;
    %wait E_0x27707d0;
    %load/v 8, v0x2686840_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26866c0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x26867a0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x2680ab0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26866c0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x26866c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26866c0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2694a90;
T_1 ;
    %wait E_0x2768980;
    %load/v 8, v0x2680ab0_0, 32;
    %load/v 40, v0x26866c0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_1.0, 4;
    %set/v v0x2680960_0, 1, 1;
    %jmp T_1.1;
T_1.0 ;
    %set/v v0x2680960_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x26d9a40;
T_2 ;
    %wait E_0x268c4e0;
    %load/v 8, v0x26a3c10_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x269ccc0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x269cd40_0, 1;
    %load/v 9, v0x269ce50_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x26a3af0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x26932f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x269ccc0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x269ccc0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x269ccc0_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x26d9a40;
T_3 ;
    %wait E_0x2680a80;
    %load/v 8, v0x26932f0_0, 16;
    %load/v 24, v0x269ccc0_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_3.0, 4;
    %set/v v0x2693180_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %set/v v0x2693180_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x26eb070;
T_4 ;
    %wait E_0x26a3cf0;
    %load/v 8, v0x26b74a0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x26b1d90_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x26b1e30_0, 1;
    %load/v 9, v0x26b1ed0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x26b7400_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x26b1cf0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x26b1d90_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0x26b1d90_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x26b1d90_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26eb070;
T_5 ;
    %wait E_0x268fae0;
    %load/v 8, v0x26b1cf0_0, 16;
    %load/v 24, v0x26b1d90_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_5.0, 4;
    %set/v v0x26ad420_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %set/v v0x26ad420_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x277cc40;
T_6 ;
    %wait E_0x26b75b0;
    %load/v 8, v0x26d8320_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x26d01b0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x26d82a0_0, 1;
    %load/v 9, v0x26d81f0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x26e1630_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x26d8170_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x26d01b0_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0x26d01b0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x26d01b0_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x277cc40;
T_7 ;
    %wait E_0x26b7540;
    %load/v 8, v0x26d8170_0, 16;
    %load/v 24, v0x26d01b0_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_7.0, 4;
    %set/v v0x26d0130_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %set/v v0x26d0130_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x26a8e30;
T_8 ;
    %wait E_0x26e1780;
    %load/v 8, v0x266c2d0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26f2c20_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x26f2cc0_0, 1;
    %load/v 9, v0x26f2d60_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x26f2e00_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x26e9960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26f2c20_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x26f2c20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26f2c20_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26a8e30;
T_9 ;
    %wait E_0x26bb240;
    %load/v 8, v0x26e9960_0, 32;
    %load/v 40, v0x26f2c20_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_9.0, 4;
    %set/v v0x26e9840_0, 1, 1;
    %jmp T_9.1;
T_9.0 ;
    %set/v v0x26e9840_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x26b2ab0;
T_10 ;
    %wait E_0x26f2e80;
    %load/v 8, v0x279de10_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279db80_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x279dd70_0, 1;
    %load/v 9, v0x279dcc0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x279ded0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x279dc20_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279db80_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x279db80_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279db80_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x26b2ab0;
T_11 ;
    %wait E_0x26e1890;
    %load/v 8, v0x279dc20_0, 8;
    %load/v 16, v0x279db80_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_11.0, 4;
    %set/v v0x279dae0_0, 1, 1;
    %jmp T_11.1;
T_11.0 ;
    %set/v v0x279dae0_0, 0, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x2687480;
T_12 ;
    %wait E_0x279e060;
    %load/v 8, v0x279ea20_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279e720_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x279e7c0_0, 1;
    %load/v 9, v0x279e860_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x279e900_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x279e680_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279e720_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x279e720_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279e720_0, 0, 8;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2687480;
T_13 ;
    %wait E_0x266c530;
    %load/v 8, v0x279e680_0, 8;
    %load/v 16, v0x279e720_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_13.0, 4;
    %set/v v0x279e540_0, 1, 1;
    %jmp T_13.1;
T_13.0 ;
    %set/v v0x279e540_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x278fac0;
T_14 ;
    %wait E_0x279eb00;
    %load/v 8, v0x279f6b0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279f3a0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x279f4c0_0, 1;
    %load/v 9, v0x279f560_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x279f420_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x279f300_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279f3a0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x279f3a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x279f3a0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x278fac0;
T_15 ;
    %wait E_0x279e330;
    %load/v 8, v0x279f300_0, 8;
    %load/v 16, v0x279f3a0_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_15.0, 4;
    %set/v v0x279f1c0_0, 1, 1;
    %jmp T_15.1;
T_15.0 ;
    %set/v v0x279f1c0_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x278aee0;
T_16 ;
    %wait E_0x279f640;
    %load/v 8, v0x27a0570_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a0470_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x27a04f0_0, 1;
    %load/v 9, v0x27a03d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a0620_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x27a0350_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a0470_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x27a0470_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a0470_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x278aee0;
T_17 ;
    %wait E_0x279edd0;
    %load/v 8, v0x27a0350_0, 16;
    %load/v 24, v0x27a0470_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_17.0, 4;
    %set/v v0x27a0200_0, 1, 1;
    %jmp T_17.1;
T_17.0 ;
    %set/v v0x27a0200_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x274af30;
T_18 ;
    %wait E_0x27a07a0;
    %load/v 8, v0x27a0f00_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a0c80_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x27a0d20_0, 1;
    %load/v 9, v0x27a0dc0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a0e60_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x27a0be0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a0c80_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x27a0c80_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a0c80_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x274af30;
T_19 ;
    %wait E_0x279fa70;
    %load/v 8, v0x27a0be0_0, 8;
    %load/v 16, v0x27a0c80_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_19.0, 4;
    %set/v v0x27a0aa0_0, 1, 1;
    %jmp T_19.1;
T_19.0 ;
    %set/v v0x27a0aa0_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x272aa70;
T_20 ;
    %wait E_0x27a0fe0;
    %load/v 8, v0x27a1c00_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a18f0_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x27a1a10_0, 1;
    %load/v 9, v0x27a1ab0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a1970_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x27a1850_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a18f0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v0x27a18f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a18f0_0, 0, 8;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x272aa70;
T_21 ;
    %wait E_0x27a0a70;
    %load/v 8, v0x27a1850_0, 8;
    %load/v 16, v0x27a18f0_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_21.0, 4;
    %set/v v0x27a16a0_0, 1, 1;
    %jmp T_21.1;
T_21.0 ;
    %set/v v0x27a16a0_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x27265d0;
T_22 ;
    %wait E_0x27a1b90;
    %load/v 8, v0x27a2920_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a2610_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x27a28a0_0, 1;
    %load/v 9, v0x27a29c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a2a40_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x27a2750_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a2610_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v0x27a2610_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27a2610_0, 0, 8;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x27265d0;
T_23 ;
    %wait E_0x27a12b0;
    %load/v 8, v0x27a2750_0, 8;
    %load/v 16, v0x27a2610_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_23.0, 4;
    %set/v v0x27a2590_0, 1, 1;
    %jmp T_23.1;
T_23.0 ;
    %set/v v0x27a2590_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x26007e0;
T_24 ;
    %wait E_0x27a2b90;
    %load/v 8, v0x27a4300_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a3ff0_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x27a4280_0, 1;
    %load/v 9, v0x27a4170_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a4420_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x27a40f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a3ff0_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v0x27a3ff0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a3ff0_0, 0, 8;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x26007e0;
T_25 ;
    %wait E_0x27a1fc0;
    %load/v 8, v0x27a40f0_0, 16;
    %load/v 24, v0x27a3ff0_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_25.0, 4;
    %set/v v0x27a3f70_0, 1, 1;
    %jmp T_25.1;
T_25.0 ;
    %set/v v0x27a3f70_0, 0, 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x2787a30;
T_26 ;
    %wait E_0x27a40b0;
    %load/v 8, v0x27a5eb0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a5d10_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x27a5f50_0, 1;
    %load/v 9, v0x27a5fd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a5e10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x27a5c70_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a5d10_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0x27a5d10_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a5d10_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2787a30;
T_27 ;
    %wait E_0x27a2e60;
    %load/v 8, v0x27a5c70_0, 16;
    %load/v 24, v0x27a5d10_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_27.0, 4;
    %set/v v0x27a5ae0_0, 1, 1;
    %jmp T_27.1;
T_27.0 ;
    %set/v v0x27a5ae0_0, 0, 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x27877b0;
T_28 ;
    %wait E_0x27a61b0;
    %load/v 8, v0x27a7920_0, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a7610_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x27a78a0_0, 1;
    %load/v 9, v0x27a7790_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a7a40_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x27a7710_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a7610_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v0x27a7610_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a7610_0, 0, 8;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x27877b0;
T_29 ;
    %wait E_0x27a47d0;
    %load/v 8, v0x27a7710_0, 16;
    %load/v 24, v0x27a7610_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_29.0, 4;
    %set/v v0x27a7590_0, 1, 1;
    %jmp T_29.1;
T_29.0 ;
    %set/v v0x27a7590_0, 0, 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x2787530;
T_30 ;
    %wait E_0x27a76d0;
    %load/v 8, v0x27a94d0_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a9330_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x27a9570_0, 1;
    %load/v 9, v0x27a95f0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27a9430_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x27a9290_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a9330_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v0x27a9330_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27a9330_0, 0, 8;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x2787530;
T_31 ;
    %wait E_0x27a6480;
    %load/v 8, v0x27a9290_0, 16;
    %load/v 24, v0x27a9330_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_31.0, 4;
    %set/v v0x27a9100_0, 1, 1;
    %jmp T_31.1;
T_31.0 ;
    %set/v v0x27a9100_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x27872b0;
T_32 ;
    %wait E_0x27a97d0;
    %load/v 8, v0x27a9d50_0, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x27a9c10_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x27a9cb0_0, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x27a9b70_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x27a9c10_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v0x27a9c10_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x27a9c10_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x27872b0;
T_33 ;
    %wait E_0x27a7df0;
    %load/v 8, v0x27a9b70_0, 64;
    %load/v 72, v0x27a9c10_0, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_33.0, 4;
    %set/v v0x27a9a20_0, 1, 1;
    %jmp T_33.1;
T_33.0 ;
    %set/v v0x27a9a20_0, 0, 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x2787030;
T_34 ;
    %wait E_0x27a9e30;
    %load/v 8, v0x27ab260_0, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aaf90_0, 0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v0x27aaee0_0, 1;
    %load/v 9, v0x27ab0f0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x27ab030_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_34.2, 8;
    %load/v 8, v0x27aada0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aaf90_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %load/v 8, v0x27aaf90_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aaf90_0, 0, 8;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x2787030;
T_35 ;
    %wait E_0x27a9aa0;
    %load/v 8, v0x27aada0_0, 16;
    %load/v 24, v0x27aaf90_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_35.0, 4;
    %set/v v0x27aac50_0, 1, 1;
    %jmp T_35.1;
T_35.0 ;
    %set/v v0x27aac50_0, 0, 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x27b99f0;
T_36 ;
    %set/v v0x27b9ef0_0, 1, 1;
    %set/v v0x27b9d60_0, 0, 1;
    %set/v v0x27b9f70_0, 0, 1;
    %set/v v0x27b9de0_0, 0, 1;
    %movi 8, 212855983, 28;
    %ix/load 0, 4, 0;
    %set/x0 v0x27b9be0_0, 8, 28;
    %ix/load 0, 0, 0;
    %set/x0 v0x27b9be0_0, 0, 4;
    %movi 8, 202, 8;
    %ix/load 0, 0, 0;
    %set/x0 v0x27b9b60_0, 8, 8;
    %movi 8, 51, 6;
    %ix/load 0, 8, 0;
    %set/x0 v0x27b9b60_0, 8, 6;
    %ix/load 0, 14, 0;
    %set/x0 v0x27b9b60_0, 0, 2;
    %movi 8, 3200171710, 32;
    %set/v v0x27b9ae0_0, 8, 32;
    %movi 8, 4074, 12;
    %ix/load 0, 4, 0;
    %set/x0 v0x27b9ce0_0, 8, 12;
    %movi 8, 1, 4;
    %ix/load 0, 0, 0;
    %set/x0 v0x27b9ce0_0, 8, 4;
    %movi 8, 32430, 15;
    %ix/load 0, 1, 0;
    %set/x0 v0x27b9c60_0, 8, 15;
    %delay 2000, 0;
    %set/v v0x27b9ef0_0, 0, 1;
    %delay 30000, 0;
    %movi 8, 1, 4;
    %ix/load 0, 0, 0;
    %set/x0 v0x27b9be0_0, 8, 4;
    %delay 800000, 0;
    %vpi_call 4 58 "$finish";
    %end;
    .thread T_36;
    .scope S_0x27b99f0;
T_37 ;
    %delay 1000, 0;
    %load/v 8, v0x27b9d60_0, 1;
    %inv 8, 1;
    %set/v v0x27b9d60_0, 8, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x27b99f0;
T_38 ;
    %delay 1000, 0;
    %load/v 8, v0x27b9f70_0, 1;
    %inv 8, 1;
    %set/v v0x27b9f70_0, 8, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x27b99f0;
T_39 ;
    %delay 2000, 0;
    %load/v 8, v0x27b9de0_0, 1;
    %inv 8, 1;
    %set/v v0x27b9de0_0, 8, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x27b66e0;
T_40 ;
    %movi 8, 1, 4;
    %set/v v0x27b1530_0, 8, 4;
    %end;
    .thread T_40;
    .scope S_0x27b66e0;
T_41 ;
    %wait E_0x27aa100;
    %load/v 8, v0x27b71a0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b1530_0, 0, 8;
    %jmp T_41;
    .thread T_41;
    .scope S_0x27b66e0;
T_42 ;
    %wait E_0x27b3a10;
    %load/v 8, v0x27b1530_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_42.0, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_42.1, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_42.2, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b7120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6ea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b7530_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6a30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b7020_0, 0, 0;
    %ix/load 0, 40, 0;
    %assign/v0 v0x27b6dd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6f20_0, 0, 0;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b71a0_0, 0, 8;
    %jmp T_42.4;
T_42.1 ;
    %load/v 8, v0x27b70a0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_42.5, 4;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b71a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b7020_0, 0, 0;
    %jmp T_42.6;
T_42.5 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b71a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b7020_0, 0, 1;
T_42.6 ;
    %jmp T_42.4;
T_42.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b7530_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 39, 0;
    %assign/v0/x1 v0x27b6dd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 38, 0;
    %assign/v0/x1 v0x27b6dd0_0, 0, 1;
    %load/v 8, v0x27b6d50_0, 6;
    %ix/load 0, 6, 0;
    %ix/load 1, 32, 0;
    %assign/v0/x1 v0x27b6dd0_0, 0, 8;
    %load/v 8, v0x27b6c00_0, 32;
    %ix/load 0, 32, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b6dd0_0, 0, 8;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b71a0_0, 0, 8;
    %jmp T_42.4;
T_42.3 ;
    %load/v 8, v0x27b72a0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_42.7, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6f20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6ea0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6a30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6fa0_0, 0, 1;
    %load/v 8, v0x27b6c80_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b7120_0, 0, 8;
    %load/v 8, v0x27b6960_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x27b6b00_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27b68e0_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.9, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b71a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6f20_0, 0, 0;
    %jmp T_42.10;
T_42.9 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b71a0_0, 0, 8;
T_42.10 ;
T_42.7 ;
    %jmp T_42.4;
T_42.4 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x27b3de0;
T_43 ;
    %movi 8, 1, 8;
    %set/v v0x27b5080_0, 8, 8;
    %end;
    .thread T_43;
    .scope S_0x27b3de0;
T_44 ;
    %set/v v0x27b44f0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x27b3de0;
T_45 ;
    %set/v v0x27b4d20_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x27b3de0;
T_46 ;
    %set/v v0x27b4da0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x27b3de0;
T_47 ;
    %set/v v0x27b5000_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x27b3de0;
T_48 ;
    %set/v v0x27b4710_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x27b3de0;
T_49 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b4910_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b5080_0, 0, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0x27b3de0;
T_50 ;
    %wait E_0x27b4020;
    %load/v 8, v0x27b5080_0, 8;
    %cmpi/u 8, 1, 8;
    %jmp/1 T_50.0, 6;
    %cmpi/u 8, 2, 8;
    %jmp/1 T_50.1, 6;
    %cmpi/u 8, 4, 8;
    %jmp/1 T_50.2, 6;
    %cmpi/u 8, 8, 8;
    %jmp/1 T_50.3, 6;
    %cmpi/u 8, 16, 8;
    %jmp/1 T_50.4, 6;
    %cmpi/u 8, 32, 8;
    %jmp/1 T_50.5, 6;
    %cmpi/u 8, 64, 8;
    %jmp/1 T_50.6, 6;
    %cmpi/u 8, 128, 8;
    %jmp/1 T_50.7, 6;
    %jmp T_50.8;
T_50.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b43b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b51b0_0, 0, 0;
    %ix/load 0, 15, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b4f60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b45a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4650_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4e20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4bf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4a90_0, 0, 0;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.8;
T_50.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5000_0, 0, 1;
    %load/v 8, v0x27b4790_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.9, 4;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.10;
T_50.9 ;
    %load/v 8, v0x27b5270_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.11, 4;
    %movi 8, 4, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.12;
T_50.11 ;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
T_50.12 ;
T_50.10 ;
    %jmp T_50.8;
T_50.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b45a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4bf0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4a90_0, 0, 1;
    %load/v 8, v0x27b4790_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.13, 4;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.14;
T_50.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4da0_0, 0, 1;
T_50.14 ;
    %jmp T_50.8;
T_50.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4860_0, 0, 1;
    %load/v 8, v0x27b4790_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.15, 4;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.16;
T_50.15 ;
    %load/v 8, v0x27b53c0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.17, 4;
    %movi 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.18;
T_50.17 ;
    %movi 8, 8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
T_50.18 ;
T_50.16 ;
    %jmp T_50.8;
T_50.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4a90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4710_0, 0, 1;
    %load/v 8, v0x27b4d20_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.19, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4450_0, 0, 1;
    %jmp T_50.20;
T_50.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4450_0, 0, 0;
T_50.20 ;
    %load/v 8, v0x27b4790_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.21, 4;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.22;
T_50.21 ;
    %load/v 8, v0x27b4c70_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x27b49f0_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_50.23, 8;
    %movi 8, 32, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.24;
T_50.23 ;
    %movi 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
T_50.24 ;
T_50.22 ;
    %jmp T_50.8;
T_50.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b51b0_0, 0, 1;
    %load/v 8, v0x27b4b40_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b4f60_0, 0, 8;
    %load/v 8, v0x27b4790_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.25, 4;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.26;
T_50.25 ;
    %movi 8, 64, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
T_50.26 ;
    %jmp T_50.8;
T_50.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b43b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b51b0_0, 0, 0;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b4f60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b45a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4650_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4e20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4bf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4a90_0, 0, 0;
    %load/v 8, v0x27b4790_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.27, 4;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.28;
T_50.27 ;
    %load/v 8, v0x27b42f0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_50.29, 4;
    %movi 8, 128, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.30;
T_50.29 ;
    %movi 8, 64, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
T_50.30 ;
T_50.28 ;
    %jmp T_50.8;
T_50.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b43b0_0, 0, 1;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_50.8;
T_50.8 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x27b3de0;
T_51 ;
    %wait E_0x27b3740;
    %load/v 8, v0x27b5080_0, 8;
    %cmpi/u 8, 16, 8;
    %inv 4, 1;
    %jmp/0xz  T_51.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b44f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4d20_0, 0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/v 8, v0x27b44f0_0, 32;
    %cmpi/u 8, 136, 32;
    %inv 4, 1;
    %jmp/0xz  T_51.2, 4;
    %load/v 8, v0x27b44f0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b44f0_0, 0, 8;
    %jmp T_51.3;
T_51.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b44f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4d20_0, 0, 1;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x27b3de0;
T_52 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b5080_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 4, 9;
    %mov 8, 4, 1;
    %load/v 9, v0x27b4da0_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_52.0, 8;
    %movi 8, 8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
    %jmp T_52.1;
T_52.0 ;
    %load/v 8, v0x27b4910_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x27b4910_0, 0, 8;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x27b3de0;
T_53 ;
    %wait E_0x27b3740;
    %load/v 8, v0x27b5080_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 2, 9;
    %mov 8, 4, 1;
    %load/v 9, v0x27b5000_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_53.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4e20_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4e20_0, 0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x27b3de0;
T_54 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b5080_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 16, 9;
    %mov 8, 4, 1;
    %load/v 9, v0x27b4710_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_54.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4650_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %load/v 8, v0x27b4650_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b4650_0, 0, 8;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x27b35d0;
T_55 ;
    %set/v v0x27b3850_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x27b35d0;
T_56 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b3c60_0, 1;
    %jmp/0xz  T_56.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3d60_0, 0, 0;
    %ix/load 0, 40, 0;
    %assign/v0 v0x27b3bc0_0, 0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/v 8, v0x27b38f0_0, 1;
    %jmp/0xz  T_56.2, 8;
    %load/v 8, v0x27b3ae0_0, 40;
    %ix/load 0, 40, 0;
    %assign/v0 v0x27b3bc0_0, 0, 8;
    %jmp T_56.3;
T_56.2 ;
    %load/v 8, v0x27b3bc0_0, 40;
    %ix/load 0, 40, 0;
    %assign/v0 v0x27b3bc0_0, 0, 8;
T_56.3 ;
    %load/v 8, v0x27b3990_0, 1;
    %jmp/0xz  T_56.4, 8;
    %movi 8, 39, 32;
    %load/v 40, v0x27b3850_0, 32;
    %sub 8, 40, 32;
    %ix/get/s 1, 8, 32;
    %jmp/1 T_56.6, 4;
    %load/x1p 8, v0x27b3bc0_0, 1;
    %jmp T_56.7;
T_56.6 ;
    %mov 8, 2, 1;
T_56.7 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3d60_0, 0, 8;
    %jmp T_56.5;
T_56.4 ;
    %load/v 8, v0x27b3d60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3d60_0, 0, 8;
T_56.5 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x27b35d0;
T_57 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b3c60_0, 1;
    %jmp/0xz  T_57.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b3850_0, 0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/v 8, v0x27b3990_0, 1;
    %jmp/0xz  T_57.2, 8;
    %load/v 8, v0x27b3850_0, 32;
    %cmpi/u 8, 39, 32;
    %inv 4, 1;
    %jmp/0xz  T_57.4, 4;
    %load/v 8, v0x27b3850_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b3850_0, 0, 8;
    %jmp T_57.5;
T_57.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b3850_0, 0, 0;
T_57.5 ;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x27b35d0;
T_58 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b3850_0, 32;
    %cmpi/u 8, 39, 32;
    %jmp/0xz  T_58.0, 4;
    %set/v v0x27b3a40_0, 1, 1;
    %jmp T_58.1;
T_58.0 ;
    %set/v v0x27b3a40_0, 0, 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x27b35d0;
T_59 ;
    %wait E_0x27b3740;
    %load/v 8, v0x27b3a40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3790_0, 0, 8;
    %jmp T_59;
    .thread T_59;
    .scope S_0x27b2fb0;
T_60 ;
    %set/v v0x27b3200_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x27b2fb0;
T_61 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b33c0_0, 1;
    %jmp/0xz  T_61.0, 8;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b3340_0, 0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/v 8, v0x27b32a0_0, 1;
    %jmp/0xz  T_61.2, 8;
    %load/v 8, v0x27b3520_0, 1;
    %movi 9, 127, 32;
    %load/v 41, v0x27b3200_0, 32;
    %sub 9, 41, 32;
    %ix/get/s 1, 9, 32;
    %jmp/1 t_0, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b3340_0, 0, 8;
t_0 ;
    %jmp T_61.3;
T_61.2 ;
    %load/v 8, v0x27b3340_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b3340_0, 0, 8;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x27b2fb0;
T_62 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b32a0_0, 1;
    %jmp/0xz  T_62.0, 8;
    %load/v 8, v0x27b3200_0, 32;
    %cmpi/u 8, 127, 32;
    %inv 4, 1;
    %jmp/0xz  T_62.2, 4;
    %load/v 8, v0x27b3200_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x27b3200_0, 8, 32;
    %jmp T_62.3;
T_62.2 ;
    %set/v v0x27b3200_0, 0, 32;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x27b2fb0;
T_63 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b3200_0, 32;
    %cmpi/u 8, 127, 32;
    %jmp/0xz  T_63.0, 4;
    %set/v v0x27b3140_0, 1, 1;
    %jmp T_63.1;
T_63.0 ;
    %set/v v0x27b3140_0, 0, 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x27b2ad0;
T_64 ;
    %wait E_0x27a1800;
    %load/v 8, v0x27b2c80_0, 1;
    %jmp/0xz  T_64.0, 8;
    %load/v 8, v0x27b2e70_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_64.2, 4;
    %load/v 8, v0x27b2700_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2dd0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2be0_0, 0, 3;
    %jmp T_64.3;
T_64.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2dd0_0, 0, 3;
    %load/v 8, v0x27b2d20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2be0_0, 0, 8;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2dd0_0, 0, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2be0_0, 0, 3;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x27b15c0;
T_65 ;
    %wait E_0x27aa100;
    %load/v 8, v0x27b27a0_0, 1;
    %jmp/0xz  T_65.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b25b0_0, 0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/v 8, v0x27b2660_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b25b0_0, 0, 8;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x27b0f90;
T_66 ;
    %wait E_0x27aa100;
    %load/v 8, v0x27b1470_0, 1;
    %jmp/0xz  T_66.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b13d0_0, 0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/v 8, v0x27b1350_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b13d0_0, 0, 8;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x27b09b0;
T_67 ;
    %wait E_0x27aa100;
    %load/v 8, v0x27b0ec0_0, 1;
    %jmp/0xz  T_67.0, 8;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b0d40_0, 0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/v 8, v0x27b0e20_0, 1;
    %jmp/0xz  T_67.2, 8;
    %load/v 8, v0x27b0ca0_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b0d40_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %load/v 8, v0x27b0d40_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27b0d40_0, 0, 8;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x27b09b0;
T_68 ;
    %wait E_0x27ab7b0;
    %load/v 8, v0x27b0ca0_0, 128;
    %load/v 136, v0x27b0d40_0, 128;
    %cmp/u 8, 136, 128;
    %jmp/0xz  T_68.0, 4;
    %set/v v0x27b0ba0_0, 1, 1;
    %jmp T_68.1;
T_68.0 ;
    %set/v v0x27b0ba0_0, 0, 1;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x27aecb0;
T_69 ;
    %wait E_0x27aa100;
    %load/v 8, v0x27b0660_0, 1;
    %jmp/0xz  T_69.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b0780_0, 0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/v 8, v0x27b0560_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27b0780_0, 0, 8;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x27aecb0;
T_70 ;
    %wait E_0x27af040;
    %load/v 8, v0x27b0560_0, 16;
    %load/v 24, v0x27b0780_0, 16;
    %cmp/u 8, 24, 16;
    %jmp/0xz  T_70.0, 4;
    %set/v v0x27b05e0_0, 1, 1;
    %jmp T_70.1;
T_70.0 ;
    %set/v v0x27b05e0_0, 0, 1;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x27ad450;
T_71 ;
    %wait E_0x27aa100;
    %load/v 8, v0x27aee60_0, 1;
    %jmp/0xz  T_71.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aede0_0, 0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/v 8, v0x27aeba0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27aede0_0, 0, 8;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x27ab3e0;
T_72 ;
    %wait E_0x27aa100;
    %load/v 8, v0x27ad110_0, 1;
    %jmp/0xz  T_72.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ad070_0, 0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/v 8, v0x27ad250_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ad070_0, 0, 8;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x2786db0;
T_73 ;
    %vpi_call 3 30 "$dumpfile", "testbench.vcd";
    %vpi_call 3 31 "$dumpvars", 1'sb0, S_0x2786db0;
    %end;
    .thread T_73;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./regs.v";
    "testbench.v";
    "probador.v";
    "SDHOST.v";
    "./CMD.v";
    "./control_cmd.v";
    "./capa_fisica.v";
    "./control_capa_fisica.v";
    "./wrapper_paralelo_serial.v";
    "./wrapper_serial_paralelo.v";
    "./pad.v";
