# BCD-Up-Counter-Verilog
BCD Up Counter using J-K Flip-Flops: Verilog Implementation

This project implements a Binary Coded Decimal (BCD) Up Counter using J-K flip-flops. The counter is designed to count ten digits (0-9) and resets automatically when a new clock input signal is received. The implementation is done using the Verilog hardware description language (HDL) and simulated using Xilinx Vivado 2021.2.
## Overview
The counter can count decimal digits from 0 to 9 in binary-coded decimal format.
The counter is implemented using J-K flip-flops, which are versatile and widely used sequential logic elements.
When the counter reaches the value 9, it automatically resets to 0, ensuring accurate counting.
Simulation and testing were performed using Xilinx Vivado 2021.2.
## Contents
The src directory contains the Verilog source code for the BCD up counter.
The sim directory includes the simulation files and test bench code.
## Usage
1. Clone the repository: 
    ```bash
      git clone https://github.com/SamarthWalse10/BCD-Up-Counter-Verilog.git
2. Open the project in your preferred Verilog development environment.
3. Compile and synthesize the Verilog source code.
4. Simulate the design using the provided test bench.
5. Analyze the simulation results and verify the functionality of the BCD-Up-Counter-Verilog.
## Screenshots
![circuit_bcd](https://github.com/SamarthWalse10/BCD-Up-Counter-Verilog/assets/125689593/c55a01fe-6639-4904-a432-d1fa370f87d9)
<br/><br/><br/>
![result_bcd](https://github.com/SamarthWalse10/BCD-Up-Counter-Verilog/assets/125689593/1dea8c19-a794-4bb8-a442-c73e8a360bda)
<br/><br/><br/>
![circuit_diagram_bcd](https://github.com/SamarthWalse10/BCD-Up-Counter-Verilog/assets/125689593/75929a71-afad-48d9-b733-838af91e20a7)
