

================================================================
== Vivado HLS Report for 'Conv_0_glue'
================================================================
* Date:           Sat Feb 15 07:56:33 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.867 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2305|     2306| 11.525 us | 11.530 us |  2305|  2306|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+-----------+-----------+------+------+---------------------------------------------+
        |                |       |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
        |    Instance    | Module|   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
        +----------------+-------+---------+---------+-----------+-----------+------+------+---------------------------------------------+
        |grp_glue_fu_30  |glue   |     2304|     2305| 11.520 us | 11.525 us |  2304|  2304| loop rewind(delay=0 initiation interval(s)) |
        +----------------+-------+---------+---------+-----------+-----------+------+------+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      84|    231|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      89|    338|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+-------+----+-----+-----+
    |    Instance    | Module| BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------+-------+---------+-------+----+-----+-----+
    |grp_glue_fu_30  |glue   |        0|      0|  84|  231|    0|
    +----------------+-------+---------+-------+----+-----+-----+
    |Total           |       |        0|      0|  84|  231|    0|
    +----------------+-------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  15|          3|    1|          3|
    |ap_done          |   9|          2|    1|          2|
    |in_0_V_V_read    |   9|          2|    1|          2|
    |in_1_V_V_read    |   9|          2|    1|          2|
    |in_2_V_V_read    |   9|          2|    1|          2|
    |in_3_V_V_read    |   9|          2|    1|          2|
    |out_0_V_V_write  |   9|          2|    1|          2|
    |out_1_V_V_write  |   9|          2|    1|          2|
    |out_2_V_V_write  |   9|          2|    1|          2|
    |out_3_V_V_write  |   9|          2|    1|          2|
    |real_start       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 105|         23|   11|         23|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |grp_glue_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg               |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  5|   0|    5|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|start_full_n      |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_done           | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|start_out         | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|start_write       | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|in_0_V_V_dout     |  in |   30|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n  |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read     | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_1_V_V_dout     |  in |   30|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n  |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read     | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_2_V_V_dout     |  in |   30|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n  |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read     | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_3_V_V_dout     |  in |   30|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n  |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read     | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|out_0_V_V_din     | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n  |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write   | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din     | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n  |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write   | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_2_V_V_din     | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n  |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write   | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_3_V_V_din     | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n  |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write   | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

