-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity test_hmac_sha256_sha256Digest_unroll2_256_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    nblk_strm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    nblk_strm_empty_n : IN STD_LOGIC;
    nblk_strm_read : OUT STD_LOGIC;
    nblk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    nblk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    end_nblk_strm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    end_nblk_strm_empty_n : IN STD_LOGIC;
    end_nblk_strm_read : OUT STD_LOGIC;
    end_nblk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    end_nblk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    blk_strm_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    blk_strm_empty_n : IN STD_LOGIC;
    blk_strm_read : OUT STD_LOGIC;
    blk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    blk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    msgHashStrm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    msgHashStrm_full_n : IN STD_LOGIC;
    msgHashStrm_write : OUT STD_LOGIC;
    msgHashStrm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    msgHashStrm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    eMsgHashStrm_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    eMsgHashStrm_full_n : IN STD_LOGIC;
    eMsgHashStrm_write : OUT STD_LOGIC;
    eMsgHashStrm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    eMsgHashStrm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of test_hmac_sha256_sha256Digest_unroll2_256_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5BE0CD19 : STD_LOGIC_VECTOR (31 downto 0) := "01011011111000001100110100011001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1F83D9AB : STD_LOGIC_VECTOR (31 downto 0) := "00011111100000111101100110101011";
    constant ap_const_lv32_9B05688C : STD_LOGIC_VECTOR (31 downto 0) := "10011011000001010110100010001100";
    constant ap_const_lv32_510E527F : STD_LOGIC_VECTOR (31 downto 0) := "01010001000011100101001001111111";
    constant ap_const_lv32_A54FF53A : STD_LOGIC_VECTOR (31 downto 0) := "10100101010011111111010100111010";
    constant ap_const_lv32_3C6EF372 : STD_LOGIC_VECTOR (31 downto 0) := "00111100011011101111001101110010";
    constant ap_const_lv32_BB67AE85 : STD_LOGIC_VECTOR (31 downto 0) := "10111011011001111010111010000101";
    constant ap_const_lv32_6A09E667 : STD_LOGIC_VECTOR (31 downto 0) := "01101010000010011110011001100111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal nblk_strm_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal end_nblk_strm_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln609_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal msgHashStrm_blk_n : STD_LOGIC;
    signal eMsgHashStrm_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal blk_num_reg_731 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal n_1_fu_307_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_1_reg_739 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_done : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_idle : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_ready : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_blk_strm_read : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65225_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65225_out_ap_vld : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_124_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_124_out_ap_vld : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_223_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_223_out_ap_vld : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_322_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_322_out_ap_vld : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65321_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65321_out_ap_vld : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_120_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_120_out_ap_vld : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_219_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_219_out_ap_vld : STD_LOGIC;
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_318_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_318_out_ap_vld : STD_LOGIC;
    signal e_1_reg_156 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_reg_165 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal g_reg_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_s_reg_201 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_213 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_225 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_reg_237 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_249 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_reg_261 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_ignore_call3 : BOOLEAN;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal empty_46_fu_551_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_22_fu_565_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_23_fu_575_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_21_fu_555_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_45_fu_517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_19_fu_531_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_20_fu_541_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_18_fu_521_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_44_fu_483_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_16_fu_497_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_17_fu_507_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_15_fu_487_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_43_fu_449_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_13_fu_463_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_14_fu_473_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_12_fu_453_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_42_fu_415_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_10_fu_429_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_11_fu_439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_fu_419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_41_fu_381_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_fu_395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_9_fu_405_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_fu_385_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_40_fu_347_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_5_fu_361_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_6_fu_371_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_4_fu_351_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_313_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_1_fu_327_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_2_fu_337_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_3_fu_317_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component test_hmac_sha256_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        blk_strm_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        blk_strm_empty_n : IN STD_LOGIC;
        blk_strm_read : OUT STD_LOGIC;
        blk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        blk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        h : IN STD_LOGIC_VECTOR (31 downto 0);
        g : IN STD_LOGIC_VECTOR (31 downto 0);
        f : IN STD_LOGIC_VECTOR (31 downto 0);
        e_s : IN STD_LOGIC_VECTOR (31 downto 0);
        a : IN STD_LOGIC_VECTOR (31 downto 0);
        b : IN STD_LOGIC_VECTOR (31 downto 0);
        c : IN STD_LOGIC_VECTOR (31 downto 0);
        d : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln65225_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln65225_out_ap_vld : OUT STD_LOGIC;
        add_ln652_124_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln652_124_out_ap_vld : OUT STD_LOGIC;
        add_ln652_223_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln652_223_out_ap_vld : OUT STD_LOGIC;
        add_ln652_322_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln652_322_out_ap_vld : OUT STD_LOGIC;
        add_ln65321_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln65321_out_ap_vld : OUT STD_LOGIC;
        add_ln653_120_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln653_120_out_ap_vld : OUT STD_LOGIC;
        add_ln653_219_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln653_219_out_ap_vld : OUT STD_LOGIC;
        add_ln653_318_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_ln653_318_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272 : component test_hmac_sha256_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start,
        ap_done => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_done,
        ap_idle => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_idle,
        ap_ready => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_ready,
        blk_strm_dout => blk_strm_dout,
        blk_strm_empty_n => blk_strm_empty_n,
        blk_strm_read => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_blk_strm_read,
        blk_strm_num_data_valid => ap_const_lv6_0,
        blk_strm_fifo_cap => ap_const_lv6_0,
        h => h_reg_165,
        g => g_reg_177,
        f => f_reg_189,
        e_s => e_s_reg_201,
        a => a_reg_249,
        b => b_reg_237,
        c => c_reg_225,
        d => d_reg_213,
        add_ln65225_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65225_out,
        add_ln65225_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65225_out_ap_vld,
        add_ln652_124_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_124_out,
        add_ln652_124_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_124_out_ap_vld,
        add_ln652_223_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_223_out,
        add_ln652_223_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_223_out_ap_vld,
        add_ln652_322_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_322_out,
        add_ln652_322_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_322_out_ap_vld,
        add_ln65321_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65321_out,
        add_ln65321_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65321_out_ap_vld,
        add_ln653_120_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_120_out,
        add_ln653_120_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_120_out_ap_vld,
        add_ln653_219_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_219_out,
        add_ln653_219_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_219_out_ap_vld,
        add_ln653_318_out => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_318_out,
        add_ln653_318_out_ap_vld => grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_318_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_ignore_call3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_ready = ap_const_logic_1)) then 
                    grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_reg_249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                a_reg_249 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65225_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                a_reg_249 <= ap_const_lv32_6A09E667;
            end if; 
        end if;
    end process;

    b_reg_237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                b_reg_237 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_124_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                b_reg_237 <= ap_const_lv32_BB67AE85;
            end if; 
        end if;
    end process;

    c_reg_225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                c_reg_225 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_223_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c_reg_225 <= ap_const_lv32_3C6EF372;
            end if; 
        end if;
    end process;

    d_reg_213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                d_reg_213 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln652_322_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                d_reg_213 <= ap_const_lv32_A54FF53A;
            end if; 
        end if;
    end process;

    e_s_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                e_s_reg_201 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln65321_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                e_s_reg_201 <= ap_const_lv32_510E527F;
            end if; 
        end if;
    end process;

    f_reg_189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                f_reg_189 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_120_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                f_reg_189 <= ap_const_lv32_9B05688C;
            end if; 
        end if;
    end process;

    g_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                g_reg_177 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_219_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                g_reg_177 <= ap_const_lv32_1F83D9AB;
            end if; 
        end if;
    end process;

    h_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                h_reg_165 <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_add_ln653_318_out;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                h_reg_165 <= ap_const_lv32_5BE0CD19;
            end if; 
        end if;
    end process;

    n_reg_261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                n_reg_261 <= n_1_reg_739;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                n_reg_261 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                blk_num_reg_731 <= nblk_strm_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then
                e_1_reg_156 <= end_nblk_strm_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                n_1_reg_739 <= n_1_fu_307_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln609_fu_302_p2, ap_block_state1, ap_block_state2, ap_block_state3, grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_done, e_1_reg_156, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((ap_const_boolean_0 = ap_block_state3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3)
    begin
        if ((ap_const_boolean_1 = ap_block_state3)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_done)
    begin
        if ((grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, end_nblk_strm_empty_n)
    begin
                ap_block_state1 <= ((end_nblk_strm_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(nblk_strm_empty_n, eMsgHashStrm_full_n, e_1_reg_156)
    begin
                ap_block_state2 <= (((e_1_reg_156 = ap_const_lv1_1) and (eMsgHashStrm_full_n = ap_const_logic_0)) or ((e_1_reg_156 = ap_const_lv1_0) and (nblk_strm_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_assign_proc : process(end_nblk_strm_empty_n, msgHashStrm_full_n, eMsgHashStrm_full_n, icmp_ln609_fu_302_p2)
    begin
                ap_block_state3 <= (((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (end_nblk_strm_empty_n = ap_const_logic_0)) or ((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (msgHashStrm_full_n = ap_const_logic_0)) or ((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (eMsgHashStrm_full_n = ap_const_logic_0)));
    end process;


    ap_block_state3_ignore_call3_assign_proc : process(end_nblk_strm_empty_n, msgHashStrm_full_n, eMsgHashStrm_full_n, icmp_ln609_fu_302_p2)
    begin
                ap_block_state3_ignore_call3 <= (((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (end_nblk_strm_empty_n = ap_const_logic_0)) or ((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (msgHashStrm_full_n = ap_const_logic_0)) or ((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (eMsgHashStrm_full_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, ap_block_state2, e_1_reg_156)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2, e_1_reg_156)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    blk_strm_read <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_blk_strm_read;

    eMsgHashStrm_blk_n_assign_proc : process(eMsgHashStrm_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln609_fu_302_p2, e_1_reg_156)
    begin
        if ((((e_1_reg_156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            eMsgHashStrm_blk_n <= eMsgHashStrm_full_n;
        else 
            eMsgHashStrm_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eMsgHashStrm_din_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln609_fu_302_p2, ap_block_state2, ap_block_state3, e_1_reg_156)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            eMsgHashStrm_din <= ap_const_lv1_0;
        elsif (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            eMsgHashStrm_din <= ap_const_lv1_1;
        else 
            eMsgHashStrm_din <= "X";
        end if; 
    end process;


    eMsgHashStrm_write_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln609_fu_302_p2, ap_block_state2, ap_block_state3, e_1_reg_156)
    begin
        if ((((ap_const_boolean_0 = ap_block_state3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            eMsgHashStrm_write <= ap_const_logic_1;
        else 
            eMsgHashStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_40_fu_347_p1 <= b_reg_237(8 - 1 downto 0);
    empty_41_fu_381_p1 <= c_reg_225(8 - 1 downto 0);
    empty_42_fu_415_p1 <= d_reg_213(8 - 1 downto 0);
    empty_43_fu_449_p1 <= e_s_reg_201(8 - 1 downto 0);
    empty_44_fu_483_p1 <= f_reg_189(8 - 1 downto 0);
    empty_45_fu_517_p1 <= g_reg_177(8 - 1 downto 0);
    empty_46_fu_551_p1 <= h_reg_165(8 - 1 downto 0);
    empty_fu_313_p1 <= a_reg_249(8 - 1 downto 0);

    end_nblk_strm_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, end_nblk_strm_empty_n, ap_CS_fsm_state3, icmp_ln609_fu_302_p2)
    begin
        if ((((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            end_nblk_strm_blk_n <= end_nblk_strm_empty_n;
        else 
            end_nblk_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    end_nblk_strm_read_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln609_fu_302_p2, ap_block_state1, ap_block_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            end_nblk_strm_read <= ap_const_logic_1;
        else 
            end_nblk_strm_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start <= grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start_reg;
    icmp_ln609_fu_302_p2 <= "1" when (n_reg_261 = blk_num_reg_731) else "0";

    msgHashStrm_blk_n_assign_proc : process(msgHashStrm_full_n, ap_CS_fsm_state3, icmp_ln609_fu_302_p2)
    begin
        if (((icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            msgHashStrm_blk_n <= msgHashStrm_full_n;
        else 
            msgHashStrm_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    msgHashStrm_din <= (((((((((((((((((((((((((((((((empty_46_fu_551_p1 & p_22_fu_565_p4) & p_23_fu_575_p4) & p_21_fu_555_p4) & empty_45_fu_517_p1) & p_19_fu_531_p4) & p_20_fu_541_p4) & p_18_fu_521_p4) & empty_44_fu_483_p1) & p_16_fu_497_p4) & p_17_fu_507_p4) & p_15_fu_487_p4) & empty_43_fu_449_p1) & p_13_fu_463_p4) & p_14_fu_473_p4) & p_12_fu_453_p4) & empty_42_fu_415_p1) & p_10_fu_429_p4) & p_11_fu_439_p4) & p_s_fu_419_p4) & empty_41_fu_381_p1) & p_8_fu_395_p4) & p_9_fu_405_p4) & p_7_fu_385_p4) & empty_40_fu_347_p1) & p_5_fu_361_p4) & p_6_fu_371_p4) & p_4_fu_351_p4) & empty_fu_313_p1) & p_1_fu_327_p4) & p_2_fu_337_p4) & p_3_fu_317_p4);

    msgHashStrm_write_assign_proc : process(ap_CS_fsm_state3, icmp_ln609_fu_302_p2, ap_block_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (icmp_ln609_fu_302_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            msgHashStrm_write <= ap_const_logic_1;
        else 
            msgHashStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    n_1_fu_307_p2 <= std_logic_vector(unsigned(n_reg_261) + unsigned(ap_const_lv64_1));

    nblk_strm_blk_n_assign_proc : process(nblk_strm_empty_n, ap_CS_fsm_state2, e_1_reg_156)
    begin
        if (((e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            nblk_strm_blk_n <= nblk_strm_empty_n;
        else 
            nblk_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    nblk_strm_read_assign_proc : process(ap_CS_fsm_state2, ap_block_state2, e_1_reg_156)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (e_1_reg_156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            nblk_strm_read <= ap_const_logic_1;
        else 
            nblk_strm_read <= ap_const_logic_0;
        end if; 
    end process;

    p_10_fu_429_p4 <= d_reg_213(15 downto 8);
    p_11_fu_439_p4 <= d_reg_213(23 downto 16);
    p_12_fu_453_p4 <= e_s_reg_201(31 downto 24);
    p_13_fu_463_p4 <= e_s_reg_201(15 downto 8);
    p_14_fu_473_p4 <= e_s_reg_201(23 downto 16);
    p_15_fu_487_p4 <= f_reg_189(31 downto 24);
    p_16_fu_497_p4 <= f_reg_189(15 downto 8);
    p_17_fu_507_p4 <= f_reg_189(23 downto 16);
    p_18_fu_521_p4 <= g_reg_177(31 downto 24);
    p_19_fu_531_p4 <= g_reg_177(15 downto 8);
    p_1_fu_327_p4 <= a_reg_249(15 downto 8);
    p_20_fu_541_p4 <= g_reg_177(23 downto 16);
    p_21_fu_555_p4 <= h_reg_165(31 downto 24);
    p_22_fu_565_p4 <= h_reg_165(15 downto 8);
    p_23_fu_575_p4 <= h_reg_165(23 downto 16);
    p_2_fu_337_p4 <= a_reg_249(23 downto 16);
    p_3_fu_317_p4 <= a_reg_249(31 downto 24);
    p_4_fu_351_p4 <= b_reg_237(31 downto 24);
    p_5_fu_361_p4 <= b_reg_237(15 downto 8);
    p_6_fu_371_p4 <= b_reg_237(23 downto 16);
    p_7_fu_385_p4 <= c_reg_225(31 downto 24);
    p_8_fu_395_p4 <= c_reg_225(15 downto 8);
    p_9_fu_405_p4 <= c_reg_225(23 downto 16);
    p_s_fu_419_p4 <= d_reg_213(31 downto 24);
end behav;
