{
    "Function": "nwl_dsi_init_interrupts",
    "astEdges": [
        [
            17,
            19
        ],
        [
            17,
            18
        ],
        [
            2,
            3
        ],
        [
            2,
            12
        ],
        [
            2,
            24
        ],
        [
            2,
            4
        ],
        [
            2,
            28
        ],
        [
            2,
            8
        ],
        [
            14,
            15
        ],
        [
            0,
            2
        ],
        [
            0,
            1
        ],
        [
            0,
            31
        ],
        [
            12,
            13
        ],
        [
            12,
            14
        ],
        [
            8,
            9
        ],
        [
            8,
            10
        ],
        [
            8,
            11
        ],
        [
            29,
            30
        ],
        [
            28,
            29
        ],
        [
            24,
            26
        ],
        [
            24,
            27
        ],
        [
            24,
            25
        ],
        [
            21,
            22
        ],
        [
            21,
            23
        ],
        [
            15,
            16
        ],
        [
            15,
            17
        ],
        [
            19,
            21
        ],
        [
            19,
            20
        ],
        [
            4,
            6
        ],
        [
            4,
            5
        ],
        [
            4,
            7
        ]
    ],
    "candidateNodeList": [
        5,
        6,
        9,
        10,
        13,
        18,
        20,
        22,
        23,
        25,
        26,
        27,
        30
    ],
    "cfgEdges": [
        [
            17,
            15
        ],
        [
            16,
            21
        ],
        [
            14,
            12
        ],
        [
            0,
            4
        ],
        [
            12,
            24
        ],
        [
            8,
            16
        ],
        [
            29,
            28
        ],
        [
            28,
            31
        ],
        [
            24,
            29
        ],
        [
            21,
            19
        ],
        [
            15,
            14
        ],
        [
            19,
            17
        ],
        [
            4,
            8
        ]
    ],
    "ddgEdges": [
        [
            17,
            15
        ],
        [
            17,
            15
        ],
        [
            17,
            31
        ],
        [
            17,
            31
        ],
        [
            14,
            31
        ],
        [
            14,
            12
        ],
        [
            0,
            29
        ],
        [
            0,
            17
        ],
        [
            0,
            19
        ],
        [
            0,
            12
        ],
        [
            0,
            24
        ],
        [
            0,
            4
        ],
        [
            0,
            21
        ],
        [
            0,
            8
        ],
        [
            12,
            24
        ],
        [
            12,
            31
        ],
        [
            8,
            24
        ],
        [
            8,
            31
        ],
        [
            8,
            31
        ],
        [
            29,
            28
        ],
        [
            29,
            31
        ],
        [
            29,
            31
        ],
        [
            28,
            31
        ],
        [
            24,
            29
        ],
        [
            24,
            31
        ],
        [
            24,
            31
        ],
        [
            24,
            31
        ],
        [
            21,
            19
        ],
        [
            21,
            19
        ],
        [
            21,
            31
        ],
        [
            21,
            31
        ],
        [
            15,
            14
        ],
        [
            15,
            31
        ],
        [
            19,
            17
        ],
        [
            19,
            17
        ],
        [
            19,
            31
        ],
        [
            19,
            31
        ],
        [
            4,
            8
        ],
        [
            4,
            24
        ],
        [
            4,
            31
        ]
    ],
    "ncsEdges": [
        [
            1,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            6
        ],
        [
            6,
            7
        ],
        [
            7,
            9
        ],
        [
            9,
            10
        ],
        [
            10,
            11
        ],
        [
            11,
            13
        ],
        [
            13,
            16
        ],
        [
            16,
            18
        ],
        [
            18,
            20
        ],
        [
            20,
            22
        ],
        [
            22,
            23
        ],
        [
            23,
            25
        ],
        [
            25,
            26
        ],
        [
            26,
            27
        ],
        [
            27,
            30
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "LOCAL",
        "4": "nwl_dsi_write",
        "5": "dsi",
        "6": "NWL_DSI_IRQ_MASK",
        "7": "LITERAL",
        "8": "nwl_dsi_write",
        "9": "dsi",
        "10": "NWL_DSI_IRQ_MASK2",
        "11": "LITERAL",
        "12": "<operator>.assignment",
        "13": "irq_enable",
        "14": "<operator>.not",
        "15": "<operator>.cast",
        "16": "UNKNOWN",
        "17": "<operator>.or",
        "18": "NWL_DSI_TX_PKT_DONE_MASK",
        "19": "<operator>.or",
        "20": "NWL_DSI_RX_PKT_HDR_RCVD_MASK",
        "21": "<operator>.or",
        "22": "NWL_DSI_TX_FIFO_OVFLW_MASK",
        "23": "NWL_DSI_HS_TX_TIMEOUT_MASK",
        "24": "nwl_dsi_write",
        "25": "dsi",
        "26": "NWL_DSI_IRQ_MASK",
        "27": "irq_enable",
        "28": "RETURN",
        "29": "nwl_dsi_clear_error",
        "30": "dsi",
        "31": "METHOD_RETURN"
    }
}