[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CPU|CPU>io_out",
    "sources":[
      "~CPU|CPU>reset"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/riscv"
  }
]