*design* DebussyLib (btIdent Verdi_R-2020.12-SP2)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ../../rtl/add.sv
        ../../rtl/mul.sv
        ../../rtl/top.sv
        ../tb/testbench.v


*Warning* too many digits in hexadecimal
"../tb/testbench.v", 17: 

*Warning* too many digits in hexadecimal
"../tb/testbench.v", 20: 
Highest level modules:
testbench

Total	0 error(s),   2 warning(s)
