# Compile of TB_Adder_CSA.vhd failed with 36 errors.
# Compile of TB_Adder_RIP.vhd failed with 36 errors.
# Compile of EN_Adder.vhd failed with 1 errors.
# 3 compiles, 3 failed with 73 errors.
# Compile of TB_Adder_CSA.vhd was successful.
# Compile of TB_Adder_RIP.vhd was successful.
# Compile of EN_Adder.vhd was successful.
# 3 compiles, 0 failed with no errors.
do run_ripple.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:44 on Oct 11,2025
# vcom -reportprogress 300 -2008 -work work ../SourceCode/EN_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EN_Adder
# -- Compiling architecture ripple of EN_Adder
# -- Compiling architecture FastRipple of EN_Adder
# -- Loading entity EN_Adder
# -- Compiling architecture CSA of EN_Adder
# -- Loading entity EN_Adder
# End time: 15:33:44 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:44 on Oct 11,2025
# vcom -reportprogress 300 -2008 -work work TB_Adder_RIP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_Adder_RIP
# -- Compiling architecture behavior of TB_Adder_RIP
# -- Loading entity EN_Adder
# End time: 15:33:44 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.TB_Adder_RIP 
# Start time: 15:33:44 on Oct 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_adder_rip(behavior)
# Loading work.en_adder(ripple)
