// Seed: 1483334271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_9 = id_9;
  supply0 id_10 = 1'b0;
  wire id_11;
  wire id_12;
  assign id_9[1 : 1'h0] = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    output wor id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  id_7 :
  assert property (@(1 or id_7) id_7)
  else;
endmodule
