/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_hc_cfg_cbass.h
*/
#ifndef CSLR_HC_CFG_CBASS_H_
#define CSLR_HC_CFG_CBASS_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : Global Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_32[24];
    volatile uint32_t EXCEPTION_LOGGING_CONTROL;   /* Exception Logging Control Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t EXCEPTION_PEND_SET;        /* Exception Logging Pending Set Register */
    volatile uint32_t EXCEPTION_PEND_CLEAR;      /* Exception Logging Pending Clear Register */
} CSL_hc_cfg_cbass_glbRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_HC_CFG_CBASS_GLB_PID                                                      (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_DESTINATION_ID                                           (0x00000004U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL                                (0x00000020U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_SET                                       (0x00000040U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR                                     (0x00000044U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_HC_CFG_CBASS_GLB_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_HC_CFG_CBASS_GLB_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_PID_MINOR_RESETVAL                                       (0x00000001U)
#define CSL_HC_CFG_CBASS_GLB_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_HC_CFG_CBASS_GLB_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_HC_CFG_CBASS_GLB_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_HC_CFG_CBASS_GLB_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_HC_CFG_CBASS_GLB_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_HC_CFG_CBASS_GLB_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_HC_CFG_CBASS_GLB_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_HC_CFG_CBASS_GLB_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_HC_CFG_CBASS_GLB_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_HC_CFG_CBASS_GLB_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_HC_CFG_CBASS_GLB_PID_RTL_RESETVAL                                         (0x00000007U)
#define CSL_HC_CFG_CBASS_GLB_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_HC_CFG_CBASS_GLB_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_HC_CFG_CBASS_GLB_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_HC_CFG_CBASS_GLB_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_HC_CFG_CBASS_GLB_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_HC_CFG_CBASS_GLB_PID_BU_MASK                                              (0x30000000U)
#define CSL_HC_CFG_CBASS_GLB_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_HC_CFG_CBASS_GLB_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_HC_CFG_CBASS_GLB_PID_BU_MAX                                               (0x00000003U)

#define CSL_HC_CFG_CBASS_GLB_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_HC_CFG_CBASS_GLB_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_HC_CFG_CBASS_GLB_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_HC_CFG_CBASS_GLB_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_HC_CFG_CBASS_GLB_PID_RESETVAL                                             (0x66003901U)

/* DESTINATION_ID */

#define CSL_HC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_HC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_HC_CFG_CBASS_GLB_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_CONTROL */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MASK                 (0x00000001U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_SHIFT                (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_RESETVAL             (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MAX                  (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MASK              (0x00000002U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_SHIFT             (0x00000001U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_RESETVAL          (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MAX               (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* EXCEPTION_PEND_SET */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MASK                         (0x00000001U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_SHIFT                        (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_RESETVAL                     (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MAX                          (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_RESETVAL                              (0x00000000U)

/* EXCEPTION_PEND_CLEAR */

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MASK                       (0x00000001U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_SHIFT                      (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_RESETVAL                   (0x00000000U)
#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MAX                        (0x00000001U)

#define CSL_HC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_RESETVAL                            (0x00000000U)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_1024[768];
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_2048[768];
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_3072[768];
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_8192[4864];
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_9216[896];
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_10240[992];
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_11264[896];
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_12288[992];
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_13312[896];
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_16384[3040];
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_18432[1920];
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_20480[1920];
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_21504[896];
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_22528[896];
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_23552[992];
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_24576[992];
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_25600[992];
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_26624[992];
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_27648[992];
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_28672[992];
    volatile uint32_t PBIST5_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PBIST5_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PBIST5_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PBIST5_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PBIST5_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PBIST5_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PBIST5_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PBIST5_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_29696[992];
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_30720[992];
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_31744[992];
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
} CSL_hc_cfg_cbass_fwRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL            (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0       (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1       (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2       (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L    (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H    (0x00000014U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L      (0x00000018U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H      (0x0000001CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL            (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0       (0x00000024U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1       (0x00000028U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2       (0x0000002CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L    (0x00000030U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H    (0x00000034U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L      (0x00000038U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H      (0x0000003CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL            (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0       (0x00000044U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1       (0x00000048U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2       (0x0000004CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L    (0x00000050U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H    (0x00000054U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L      (0x00000058U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H      (0x0000005CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL            (0x00000060U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0       (0x00000064U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1       (0x00000068U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2       (0x0000006CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L    (0x00000070U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H    (0x00000074U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L      (0x00000078U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H      (0x0000007CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL            (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0       (0x00000084U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1       (0x00000088U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2       (0x0000008CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L    (0x00000090U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H    (0x00000094U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L      (0x00000098U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H      (0x0000009CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL            (0x000000A0U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0       (0x000000A4U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1       (0x000000A8U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2       (0x000000ACU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L    (0x000000B0U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H    (0x000000B4U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L      (0x000000B8U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H      (0x000000BCU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL            (0x000000C0U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0       (0x000000C4U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1       (0x000000C8U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2       (0x000000CCU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L    (0x000000D0U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H    (0x000000D4U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L      (0x000000D8U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H      (0x000000DCU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL            (0x000000E0U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0       (0x000000E4U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1       (0x000000E8U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2       (0x000000ECU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L    (0x000000F0U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H    (0x000000F4U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L      (0x000000F8U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H      (0x000000FCU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL            (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0       (0x00000404U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1       (0x00000408U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2       (0x0000040CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L    (0x00000410U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H    (0x00000414U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L      (0x00000418U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H      (0x0000041CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL            (0x00000420U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0       (0x00000424U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1       (0x00000428U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2       (0x0000042CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L    (0x00000430U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H    (0x00000434U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L      (0x00000438U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H      (0x0000043CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL            (0x00000440U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0       (0x00000444U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1       (0x00000448U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2       (0x0000044CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L    (0x00000450U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H    (0x00000454U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L      (0x00000458U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H      (0x0000045CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL            (0x00000460U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0       (0x00000464U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1       (0x00000468U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2       (0x0000046CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L    (0x00000470U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H    (0x00000474U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L      (0x00000478U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H      (0x0000047CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL            (0x00000480U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0       (0x00000484U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1       (0x00000488U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2       (0x0000048CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L    (0x00000490U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H    (0x00000494U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L      (0x00000498U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H      (0x0000049CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL            (0x000004A0U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0       (0x000004A4U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1       (0x000004A8U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2       (0x000004ACU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L    (0x000004B0U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H    (0x000004B4U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L      (0x000004B8U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H      (0x000004BCU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL            (0x000004C0U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0       (0x000004C4U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1       (0x000004C8U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2       (0x000004CCU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L    (0x000004D0U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H    (0x000004D4U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L      (0x000004D8U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H      (0x000004DCU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL            (0x000004E0U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0       (0x000004E4U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1       (0x000004E8U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2       (0x000004ECU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L    (0x000004F0U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H    (0x000004F4U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L      (0x000004F8U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H      (0x000004FCU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL            (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0       (0x00000804U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1       (0x00000808U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2       (0x0000080CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L    (0x00000810U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H    (0x00000814U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L      (0x00000818U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H      (0x0000081CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL            (0x00000820U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0       (0x00000824U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1       (0x00000828U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2       (0x0000082CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L    (0x00000830U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H    (0x00000834U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L      (0x00000838U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H      (0x0000083CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL            (0x00000840U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0       (0x00000844U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1       (0x00000848U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2       (0x0000084CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L    (0x00000850U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H    (0x00000854U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L      (0x00000858U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H      (0x0000085CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL            (0x00000860U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0       (0x00000864U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1       (0x00000868U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2       (0x0000086CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L    (0x00000870U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H    (0x00000874U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L      (0x00000878U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H      (0x0000087CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL            (0x00000880U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0       (0x00000884U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1       (0x00000888U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2       (0x0000088CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L    (0x00000890U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H    (0x00000894U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L      (0x00000898U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H      (0x0000089CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL            (0x000008A0U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0       (0x000008A4U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1       (0x000008A8U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2       (0x000008ACU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L    (0x000008B0U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H    (0x000008B4U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L      (0x000008B8U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H      (0x000008BCU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL            (0x000008C0U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0       (0x000008C4U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1       (0x000008C8U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2       (0x000008CCU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L    (0x000008D0U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H    (0x000008D4U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L      (0x000008D8U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H      (0x000008DCU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL            (0x000008E0U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0       (0x000008E4U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1       (0x000008E8U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2       (0x000008ECU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L    (0x000008F0U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H    (0x000008F4U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L      (0x000008F8U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H      (0x000008FCU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL            (0x00000C00U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0       (0x00000C04U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1       (0x00000C08U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2       (0x00000C0CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L    (0x00000C10U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H    (0x00000C14U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L      (0x00000C18U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H      (0x00000C1CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL            (0x00000C20U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0       (0x00000C24U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1       (0x00000C28U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2       (0x00000C2CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L    (0x00000C30U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H    (0x00000C34U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L      (0x00000C38U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H      (0x00000C3CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL            (0x00000C40U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0       (0x00000C44U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1       (0x00000C48U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2       (0x00000C4CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L    (0x00000C50U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H    (0x00000C54U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L      (0x00000C58U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H      (0x00000C5CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL            (0x00000C60U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0       (0x00000C64U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1       (0x00000C68U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2       (0x00000C6CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L    (0x00000C70U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H    (0x00000C74U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L      (0x00000C78U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H      (0x00000C7CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL            (0x00000C80U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0       (0x00000C84U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1       (0x00000C88U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2       (0x00000C8CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L    (0x00000C90U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H    (0x00000C94U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L      (0x00000C98U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H      (0x00000C9CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL            (0x00000CA0U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0       (0x00000CA4U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1       (0x00000CA8U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2       (0x00000CACU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L    (0x00000CB0U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H    (0x00000CB4U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L      (0x00000CB8U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H      (0x00000CBCU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL            (0x00000CC0U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0       (0x00000CC4U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1       (0x00000CC8U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2       (0x00000CCCU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L    (0x00000CD0U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H    (0x00000CD4U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L      (0x00000CD8U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H      (0x00000CDCU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL            (0x00000CE0U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0       (0x00000CE4U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1       (0x00000CE8U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2       (0x00000CECU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L    (0x00000CF0U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H    (0x00000CF4U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L      (0x00000CF8U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H      (0x00000CFCU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL           (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0      (0x00002004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1      (0x00002008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2      (0x0000200CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x00002010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x00002014U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x00002018U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0000201CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL           (0x00002020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0      (0x00002024U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1      (0x00002028U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2      (0x0000202CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x00002030U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x00002034U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x00002038U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0000203CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL           (0x00002040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0      (0x00002044U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1      (0x00002048U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2      (0x0000204CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x00002050U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x00002054U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x00002058U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0000205CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL           (0x00002060U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0      (0x00002064U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1      (0x00002068U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2      (0x0000206CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x00002070U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x00002074U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x00002078U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0000207CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL           (0x00002400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0      (0x00002404U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1      (0x00002408U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2      (0x0000240CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x00002410U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x00002414U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x00002418U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0000241CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL           (0x00002800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0      (0x00002804U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1      (0x00002808U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2      (0x0000280CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x00002810U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x00002814U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x00002818U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0000281CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL           (0x00002820U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0      (0x00002824U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1      (0x00002828U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2      (0x0000282CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x00002830U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x00002834U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x00002838U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0000283CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL           (0x00002840U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0      (0x00002844U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1      (0x00002848U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2      (0x0000284CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x00002850U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x00002854U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x00002858U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0000285CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL           (0x00002860U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0      (0x00002864U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1      (0x00002868U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2      (0x0000286CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x00002870U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x00002874U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x00002878U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0000287CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL           (0x00002C00U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0      (0x00002C04U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1      (0x00002C08U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2      (0x00002C0CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x00002C10U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x00002C14U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x00002C18U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x00002C1CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL           (0x00003000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0      (0x00003004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1      (0x00003008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2      (0x0000300CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x00003010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x00003014U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x00003018U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0000301CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL           (0x00003020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0      (0x00003024U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1      (0x00003028U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2      (0x0000302CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x00003030U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x00003034U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x00003038U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0000303CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL           (0x00003040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0      (0x00003044U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1      (0x00003048U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2      (0x0000304CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x00003050U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x00003054U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x00003058U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0000305CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL           (0x00003060U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0      (0x00003064U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1      (0x00003068U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2      (0x0000306CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x00003070U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x00003074U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x00003078U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0000307CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL           (0x00003400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0      (0x00003404U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1      (0x00003408U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2      (0x0000340CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x00003410U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x00003414U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x00003418U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0000341CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL      (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0 (0x00004004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1 (0x00004008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2 (0x0000400CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L (0x00004010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H (0x00004014U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L (0x00004018U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H (0x0000401CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL      (0x00004020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0 (0x00004024U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1 (0x00004028U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2 (0x0000402CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L (0x00004030U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H (0x00004034U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L (0x00004038U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H (0x0000403CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL      (0x00004040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0 (0x00004044U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1 (0x00004048U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2 (0x0000404CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L (0x00004050U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H (0x00004054U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L (0x00004058U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H (0x0000405CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL      (0x00004060U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0 (0x00004064U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1 (0x00004068U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2 (0x0000406CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L (0x00004070U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H (0x00004074U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L (0x00004078U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H (0x0000407CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL      (0x00004800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0 (0x00004804U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1 (0x00004808U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2 (0x0000480CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L (0x00004810U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H (0x00004814U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L (0x00004818U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H (0x0000481CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL      (0x00004820U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0 (0x00004824U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1 (0x00004828U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2 (0x0000482CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L (0x00004830U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H (0x00004834U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L (0x00004838U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H (0x0000483CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL      (0x00004840U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0 (0x00004844U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1 (0x00004848U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2 (0x0000484CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L (0x00004850U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H (0x00004854U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L (0x00004858U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H (0x0000485CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL      (0x00004860U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0 (0x00004864U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1 (0x00004868U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2 (0x0000486CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L (0x00004870U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H (0x00004874U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L (0x00004878U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H (0x0000487CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL  (0x00005000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0 (0x00005004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1 (0x00005008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2 (0x0000500CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L (0x00005010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H (0x00005014U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L (0x00005018U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H (0x0000501CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL  (0x00005020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0 (0x00005024U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1 (0x00005028U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2 (0x0000502CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L (0x00005030U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H (0x00005034U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L (0x00005038U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H (0x0000503CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL  (0x00005040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0 (0x00005044U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1 (0x00005048U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2 (0x0000504CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L (0x00005050U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H (0x00005054U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L (0x00005058U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H (0x0000505CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL  (0x00005060U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0 (0x00005064U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1 (0x00005068U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2 (0x0000506CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L (0x00005070U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H (0x00005074U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L (0x00005078U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H (0x0000507CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL  (0x00005400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0 (0x00005404U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1 (0x00005408U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2 (0x0000540CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L (0x00005410U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H (0x00005414U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L (0x00005418U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H (0x0000541CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL  (0x00005420U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0 (0x00005424U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1 (0x00005428U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2 (0x0000542CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L (0x00005430U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H (0x00005434U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L (0x00005438U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H (0x0000543CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL  (0x00005440U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0 (0x00005444U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1 (0x00005448U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2 (0x0000544CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L (0x00005450U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H (0x00005454U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L (0x00005458U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H (0x0000545CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL  (0x00005460U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0 (0x00005464U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1 (0x00005468U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2 (0x0000546CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L (0x00005470U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H (0x00005474U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L (0x00005478U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H (0x0000547CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL (0x00005800U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0 (0x00005804U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1 (0x00005808U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2 (0x0000580CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L (0x00005810U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H (0x00005814U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L (0x00005818U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H (0x0000581CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL   (0x00005C00U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0 (0x00005C04U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1 (0x00005C08U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2 (0x00005C0CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L (0x00005C10U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H (0x00005C14U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L (0x00005C18U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H (0x00005C1CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL               (0x00006000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0          (0x00006004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1          (0x00006008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2          (0x0000600CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L       (0x00006010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H       (0x00006014U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L         (0x00006018U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000601CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL               (0x00006400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0          (0x00006404U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1          (0x00006408U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2          (0x0000640CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L       (0x00006410U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H       (0x00006414U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L         (0x00006418U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000641CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL               (0x00006800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0          (0x00006804U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1          (0x00006808U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2          (0x0000680CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L       (0x00006810U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H       (0x00006814U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L         (0x00006818U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000681CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL               (0x00006C00U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0          (0x00006C04U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1          (0x00006C08U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2          (0x00006C0CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L       (0x00006C10U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H       (0x00006C14U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L         (0x00006C18U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H         (0x00006C1CU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL    (0x00007000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0 (0x00007004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1 (0x00007008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2 (0x0000700CU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L (0x00007010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_H (0x00007014U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L (0x00007018U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_H (0x0000701CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL    (0x00007400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 (0x00007404U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 (0x00007408U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 (0x0000740CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L (0x00007410U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H (0x00007414U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L (0x00007418U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H (0x0000741CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL     (0x00007800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 (0x00007804U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 (0x00007808U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 (0x0000780CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L (0x00007810U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H (0x00007814U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L (0x00007818U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H (0x0000781CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL (0x00007C00U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 (0x00007C04U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 (0x00007C08U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 (0x00007C0CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L (0x00007C10U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H (0x00007C14U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L (0x00007C18U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H (0x00007C1CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PCIE0_PCIE_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002907U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02907000U)

/* PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002907U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02907FFFU)

/* PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000D000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x0D000000U)

/* PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000D7FFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x0D7FFFFFU)

/* PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002900U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02900000U)

/* PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002900U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02900FFFU)

/* PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002906U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02906000U)

/* PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002906U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02906FFFU)

/* PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_4_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002904U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x02904000U)

/* PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002904U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x02904FFFU)

/* PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_5_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002905U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x02905000U)

/* PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002905U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x02905FFFU)

/* PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_6_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A00U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x02A00000U)

/* PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A00U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x02A00FFFU)

/* PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_7_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_CONTROL_RESETVAL   (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A01U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x02A01000U)

/* PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A01U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x02A01FFFU)

/* PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE0_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002917U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02917000U)

/* PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002917U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02917FFFU)

/* PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000D800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x0D800000U)

/* PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000DFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x0DFFFFFFU)

/* PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002910U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02910000U)

/* PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002910U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02910FFFU)

/* PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002916U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02916000U)

/* PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002916U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02916FFFU)

/* PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_4_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002914U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x02914000U)

/* PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002914U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x02914FFFU)

/* PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_5_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002915U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x02915000U)

/* PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002915U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x02915FFFU)

/* PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_6_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A02U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x02A02000U)

/* PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A02U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x02A02FFFU)

/* PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_7_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_CONTROL_RESETVAL   (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A03U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x02A03000U)

/* PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A03U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x02A03FFFU)

/* PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE1_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002927U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02927000U)

/* PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002927U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02927FFFU)

/* PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000E000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x0E000000U)

/* PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000E7FFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x0E7FFFFFU)

/* PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002920U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02920000U)

/* PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002920U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02920FFFU)

/* PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002926U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02926000U)

/* PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002926U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02926FFFU)

/* PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_4_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002924U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x02924000U)

/* PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002924U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x02924FFFU)

/* PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_5_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002925U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x02925000U)

/* PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002925U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x02925FFFU)

/* PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_6_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A04U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x02A04000U)

/* PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A04U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x02A04FFFU)

/* PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_7_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_CONTROL_RESETVAL   (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A05U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x02A05000U)

/* PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A05U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x02A05FFFU)

/* PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE2_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002937U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02937000U)

/* PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002937U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02937FFFU)

/* PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000E800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x0E800000U)

/* PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000EFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x0EFFFFFFU)

/* PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002930U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02930000U)

/* PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002930U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02930FFFU)

/* PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002936U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02936000U)

/* PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002936U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02936FFFU)

/* PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_4_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002934U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x02934000U)

/* PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002934U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x02934FFFU)

/* PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_5_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002935U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x02935000U)

/* PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002935U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x02935FFFU)

/* PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_6_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A06U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x02A06000U)

/* PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A06U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x02A06FFFU)

/* PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_7_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_CONTROL_RESETVAL   (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A07U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x02A07000U)

/* PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A07U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x02A07FFFU)

/* PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PCIE3_PCIE_CFG_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004104U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04104000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004104U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04104FFFU)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A13U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02A13000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A13U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02A13FFFU)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A10U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A10000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A10U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A10FFFU)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00006000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x06000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000063FFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x063FFFFFU)

/* IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004108U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04108000U)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004108U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04108FFFU)

/* IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_0_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004114U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04114000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004114U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04114FFFU)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A16U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02A16000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A16U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02A16FFFU)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A17U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A17000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A17U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A17FFFU)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00006400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x06400000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000067FFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x067FFFFFU)

/* IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004118U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04118000U)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004118U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04118FFFU)

/* IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_1_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004124U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04124000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004124U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04124FFFU)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A19U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02A19000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A19U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02A19FFFU)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A1AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A1A000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A1AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A1AFFFU)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00006800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x06800000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00006BFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x06BFFFFFU)

/* IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_CORE_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004128U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04128000U)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004128U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04128FFFU)

/* IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_IUSB3P1SS_MAIN_2_USB2_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004F88U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04F88000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004F88U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04F88FFFU)

/* MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004F80U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x04F80000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004F80U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x04F80FFFU)

/* MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A25U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A25000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A25U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A25FFFU)

/* MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A24U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02A24000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A24U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02A24FFFU)

/* MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MMCSD0_EMMCSS_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002F80U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02F80000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002F80U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02F80FFFU)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002F82U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02F82000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002F82U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02F82FFFU)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002F81U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02F81000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002F81U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02F81FFFU)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002F83U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02F83000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002F83U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02F83FFFU)

/* MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_MLB0_MLBSS_CFG_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E80U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04E80000U)

/* UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E80U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04E80FFFU)

/* UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E84U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x04E84000U)

/* UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E85U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x04E85FFFU)

/* UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A28U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A28000U)

/* UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A28U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A28FFFU)

/* UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A2AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02A2A000U)

/* UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A2AU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02A2AFFFU)

/* UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS0_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E90U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04E90000U)

/* UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E90U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04E90FFFU)

/* UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E94U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x04E94000U)

/* UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E95U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x04E95FFFU)

/* UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A29U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A29000U)

/* UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A29U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A29FFFU)

/* UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A2BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02A2B000U)

/* UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A2BU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02A2BFFFU)

/* UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_UFS1_UFSHCI_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR8_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF8U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF8000U)

/* ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF8U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF8FFFU)

/* ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR8_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR5_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF5U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF5000U)

/* ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF5U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF5FFFU)

/* ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_ECC_AGGR5_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G0_SLV_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05000000U)

/* SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000500FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x0500FFFFU)

/* SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G1_SLV_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05010000U)

/* SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000501FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x0501FFFFU)

/* SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G1_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G2_SLV_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05020000U)

/* SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000502FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x0502FFFFU)

/* SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G2_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G3_SLV_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005030U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05030000U)

/* SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000503FU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x0503FFFFU)

/* SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_SERDES_16G3_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST5_CFG_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PBIST5_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PBIST5_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PBIST5_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PBIST5_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003370U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03370000U)

/* PBIST5_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST5_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003370U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03370FFFU)

/* PBIST5_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_PBIST5_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A83U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A83000U)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A83U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A83FFFU)

/* CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC2_0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A87U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A87000U)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A87U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A87FFFU)

/* CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A89U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A89000U)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A89U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A89FFFU)

/* CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_FW_CBASS_HC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/**************************************************************************
* Hardware Region  : Error Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_36[28];
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_80[20];
    volatile uint32_t ERR_INTR_RAW_STAT;         /* Global Interrupt Raw Status Register */
    volatile uint32_t ERR_INTR_ENABLED_STAT;     /* Global Interrupt Enabled Status Register */
    volatile uint32_t ERR_INTR_ENABLE_SET;       /* Interrupt Enable Set Register */
    volatile uint32_t ERR_INTR_ENABLE_CLR;       /* Interrupt Enable Clear Register */
    volatile uint32_t EOI;                       /* EOI Register */
} CSL_hc_cfg_cbass_errRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_HC_CFG_CBASS_ERR_PID                                                      (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_DESTINATION_ID                                           (0x00000004U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT                                        (0x00000050U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT                                    (0x00000054U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET                                      (0x00000058U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR                                      (0x0000005CU)
#define CSL_HC_CFG_CBASS_ERR_EOI                                                      (0x00000060U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_HC_CFG_CBASS_ERR_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_HC_CFG_CBASS_ERR_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_PID_MINOR_RESETVAL                                       (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_HC_CFG_CBASS_ERR_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_HC_CFG_CBASS_ERR_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_HC_CFG_CBASS_ERR_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_HC_CFG_CBASS_ERR_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_HC_CFG_CBASS_ERR_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_HC_CFG_CBASS_ERR_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_HC_CFG_CBASS_ERR_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_HC_CFG_CBASS_ERR_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_HC_CFG_CBASS_ERR_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_HC_CFG_CBASS_ERR_PID_RTL_RESETVAL                                         (0x00000007U)
#define CSL_HC_CFG_CBASS_ERR_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_HC_CFG_CBASS_ERR_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_HC_CFG_CBASS_ERR_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_HC_CFG_CBASS_ERR_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_HC_CFG_CBASS_ERR_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_HC_CFG_CBASS_ERR_PID_BU_MASK                                              (0x30000000U)
#define CSL_HC_CFG_CBASS_ERR_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_HC_CFG_CBASS_ERR_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_HC_CFG_CBASS_ERR_PID_BU_MAX                                               (0x00000003U)

#define CSL_HC_CFG_CBASS_ERR_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_HC_CFG_CBASS_ERR_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_HC_CFG_CBASS_ERR_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_HC_CFG_CBASS_ERR_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_HC_CFG_CBASS_ERR_PID_RESETVAL                                             (0x66003900U)

/* DESTINATION_ID */

#define CSL_HC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_HC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_HC_CFG_CBASS_ERR_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_HC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* ERR_INTR_RAW_STAT */

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MASK                              (0x00000001U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_SHIFT                             (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_RESETVAL                          (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MAX                               (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_RESETVAL                               (0x00000000U)

/* ERR_INTR_ENABLED_STAT */

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MASK                  (0x00000001U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_SHIFT                 (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_RESETVAL              (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MAX                   (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_RESETVAL                           (0x00000000U)

/* ERR_INTR_ENABLE_SET */

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MASK                 (0x00000001U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_SHIFT                (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_RESETVAL             (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MAX                  (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_RESETVAL                             (0x00000000U)

/* ERR_INTR_ENABLE_CLR */

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MASK                 (0x00000001U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_SHIFT                (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_RESETVAL             (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MAX                  (0x00000001U)

#define CSL_HC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_RESETVAL                             (0x00000000U)

/* EOI */

#define CSL_HC_CFG_CBASS_ERR_EOI_WR_MASK                                              (0x0000FFFFU)
#define CSL_HC_CFG_CBASS_ERR_EOI_WR_SHIFT                                             (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EOI_WR_RESETVAL                                          (0x00000000U)
#define CSL_HC_CFG_CBASS_ERR_EOI_WR_MAX                                               (0x0000FFFFU)

#define CSL_HC_CFG_CBASS_ERR_EOI_RESETVAL                                             (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
