<stg><name>Block_.split1_proc</name>


<trans_list>

<trans id="474" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:4 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln27 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %add_ln27 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:11 %trunc_ln27_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:12 %sext_ln27_1 = sext i62 %trunc_ln27_1

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %add_ln27_1 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:18 %trunc_ln27_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:19 %sext_ln27_2 = sext i62 %trunc_ln27_2

]]></Node>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %add_ln27_2 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:25 %trunc_ln27_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:26 %sext_ln27_3 = sext i62 %trunc_ln27_3

]]></Node>
<StgValue><ssdm name="sext_ln27_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln27_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %add_ln27_3 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:32 %trunc_ln27_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:33 %sext_ln27_4 = sext i62 %trunc_ln27_4

]]></Node>
<StgValue><ssdm name="sext_ln27_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln27_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_4, i32, i1 %gmem_load_3_req

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %add_ln27_4 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:39 %trunc_ln27_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_5"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:40 %sext_ln27_5 = sext i62 %trunc_ln27_5

]]></Node>
<StgValue><ssdm name="sext_ln27_5"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:41 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln27_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_4, i32, i1 %gmem_load_3_req

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:42 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_4_req

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:45 %add_ln27_5 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:46 %trunc_ln27_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_6"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:47 %sext_ln27_6 = sext i62 %trunc_ln27_6

]]></Node>
<StgValue><ssdm name="sext_ln27_6"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:48 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln27_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_4, i32, i1 %gmem_load_3_req

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:42 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_4_req

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:49 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_5_req

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:52 %add_ln27_6 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:53 %trunc_ln27_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_7"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:54 %sext_ln27_7 = sext i62 %trunc_ln27_7

]]></Node>
<StgValue><ssdm name="sext_ln27_7"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:55 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln27_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:8 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_4, i32, i1 %gmem_load_3_req

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:42 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_4_req

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:49 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_5_req

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:56 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_6_req

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:59 %add_ln27_7 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:60 %trunc_ln27_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_8"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:61 %sext_ln27_8 = sext i62 %trunc_ln27_8

]]></Node>
<StgValue><ssdm name="sext_ln27_8"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:62 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln27_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:66 %add_ln27_8 = add i64 %x_read, i64

]]></Node>
<StgValue><ssdm name="add_ln27_8"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:67 %trunc_ln27_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_8, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln27_9"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:68 %sext_ln27_9 = sext i62 %trunc_ln27_9

]]></Node>
<StgValue><ssdm name="sext_ln27_9"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:69 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln27_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:15 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_1, i1 %gmem_load_1_req, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_4, i32, i1 %gmem_load_3_req

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:42 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_4_req

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:49 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_5_req

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:56 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_6_req

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:63 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_8, i32, i1 %gmem_load_7_req

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="125" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:22 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_2, i1 %gmem_load_2_req, i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_4, i32, i1 %gmem_load_3_req

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:42 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_4_req

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:49 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_5_req

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:56 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_6_req

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:63 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_8, i32, i1 %gmem_load_7_req

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:70 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_9, i32, i1 %gmem_load_8_req

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:29 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_3, i1 %gmem_load_3_req, i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_4, i32, i1 %gmem_load_3_req

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:42 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_4_req

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:49 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_5_req

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:56 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_6_req

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:63 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_8, i32, i1 %gmem_load_7_req

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:70 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_9, i32, i1 %gmem_load_8_req

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:73 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:74 %sext_ln32 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:75 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:76 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_10, i32, i1 %gmem_load_9_req

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:79 %add_ln32 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:80 %trunc_ln32_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:81 %sext_ln32_1 = sext i62 %trunc_ln32_1

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:82 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:36 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_4, i1 %gmem_load_4_req, i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:42 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_5, i32, i1 %gmem_load_4_req

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:49 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_5_req

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:56 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_6_req

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:63 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_8, i32, i1 %gmem_load_7_req

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:70 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_9, i32, i1 %gmem_load_8_req

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:76 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_10, i32, i1 %gmem_load_9_req

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:83 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_load_10_req

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:86 %add_ln32_1 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:87 %trunc_ln32_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_2"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:88 %sext_ln32_2 = sext i62 %trunc_ln32_2

]]></Node>
<StgValue><ssdm name="sext_ln32_2"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:89 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln32_2

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:43 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_5, i1 %gmem_load_5_req, i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:49 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_6, i32, i1 %gmem_load_5_req

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:56 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_6_req

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:63 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_8, i32, i1 %gmem_load_7_req

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:70 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_9, i32, i1 %gmem_load_8_req

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:76 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_10, i32, i1 %gmem_load_9_req

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:83 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_load_10_req

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:90 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:93 %add_ln32_2 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:94 %trunc_ln32_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_3"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:95 %sext_ln32_3 = sext i62 %trunc_ln32_3

]]></Node>
<StgValue><ssdm name="sext_ln32_3"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:96 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln32_3

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="173" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:50 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_6, i1 %gmem_load_6_req, i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:56 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_7, i32, i1 %gmem_load_6_req

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:63 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_8, i32, i1 %gmem_load_7_req

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:70 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_9, i32, i1 %gmem_load_8_req

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:76 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_10, i32, i1 %gmem_load_9_req

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:83 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_load_10_req

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:90 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:97 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_load_12_req

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:100 %add_ln32_3 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:101 %trunc_ln32_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_4"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:102 %sext_ln32_4 = sext i62 %trunc_ln32_4

]]></Node>
<StgValue><ssdm name="sext_ln32_4"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:103 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln32_4

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="185" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:57 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_7, i1 %gmem_load_7_req, i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:63 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_8, i32, i1 %gmem_load_7_req

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:70 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_9, i32, i1 %gmem_load_8_req

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:76 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_10, i32, i1 %gmem_load_9_req

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:83 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_load_10_req

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:90 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:97 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_load_12_req

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:104 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_load_13_req

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:107 %add_ln32_4 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:108 %trunc_ln32_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_5"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:109 %sext_ln32_5 = sext i62 %trunc_ln32_5

]]></Node>
<StgValue><ssdm name="sext_ln32_5"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:110 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln32_5

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %buf = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:64 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_8, i1 %gmem_load_8_req, i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:70 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_9, i32, i1 %gmem_load_8_req

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:76 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_10, i32, i1 %gmem_load_9_req

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:83 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_load_10_req

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:90 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:97 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_load_12_req

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:104 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_load_13_req

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:111 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_load_14_req

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:114 %add_ln32_5 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:115 %trunc_ln32_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_6"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:116 %sext_ln32_6 = sext i62 %trunc_ln32_6

]]></Node>
<StgValue><ssdm name="sext_ln32_6"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:117 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln32_6

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:142 %buf_10 = fmul i32 %buf, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %buf_1 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="buf_1"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:71 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_9, i1 %gmem_load_9_req, i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:76 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_10, i32, i1 %gmem_load_9_req

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:83 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_load_10_req

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:90 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:97 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_load_12_req

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:104 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_load_13_req

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:111 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_load_14_req

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:118 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_load_15_req

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:121 %add_ln32_6 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:122 %trunc_ln32_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_7"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:123 %sext_ln32_7 = sext i62 %trunc_ln32_7

]]></Node>
<StgValue><ssdm name="sext_ln32_7"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:124 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln32_7

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:142 %buf_10 = fmul i32 %buf, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_10"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:145 %buf_11 = fmul i32 %buf_1, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %buf_2 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="buf_2"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %buf_3 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="buf_3"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %buf_4 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="buf_4"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %buf_5 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="buf_5"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %buf_6 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="buf_6"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %buf_7 = bitcast i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="buf_7"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:65 %buf_8 = bitcast i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="buf_8"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:72 %buf_9 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="buf_9"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:83 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_load_10_req

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:90 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:97 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_load_12_req

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:104 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_load_13_req

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:111 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_load_14_req

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:118 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_load_15_req

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:125 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_load_16_req

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:128 %add_ln32_7 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:129 %trunc_ln32_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_8"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:130 %sext_ln32_8 = sext i62 %trunc_ln32_8

]]></Node>
<StgValue><ssdm name="sext_ln32_8"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:131 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln32_8

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:135 %add_ln32_8 = add i64 %y_read, i64

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:136 %trunc_ln32_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_8, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln32_9"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:137 %sext_ln32_9 = sext i62 %trunc_ln32_9

]]></Node>
<StgValue><ssdm name="sext_ln32_9"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:138 %gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln32_9

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:142 %buf_10 = fmul i32 %buf, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_10"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:145 %buf_11 = fmul i32 %buf_1, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_11"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:148 %buf_12 = fmul i32 %buf_2, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_12"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:151 %buf_13 = fmul i32 %buf_3, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_13"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:154 %buf_14 = fmul i32 %buf_4, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_14"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:157 %buf_15 = fmul i32 %buf_5, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_15"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:160 %buf_16 = fmul i32 %buf_6, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_16"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:163 %buf_17 = fmul i32 %buf_7, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_17"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:166 %buf_18 = fmul i32 %buf_8, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_18"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:169 %buf_19 = fmul i32 %buf_9, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_19"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="260" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:77 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_10, i1 %gmem_load_10_req, i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:90 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:97 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_load_12_req

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:104 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_load_13_req

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:111 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_load_14_req

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:118 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_load_15_req

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:125 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_load_16_req

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:132 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_load_17_req

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:142 %buf_10 = fmul i32 %buf, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_10"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:145 %buf_11 = fmul i32 %buf_1, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_11"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:148 %buf_12 = fmul i32 %buf_2, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_12"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:151 %buf_13 = fmul i32 %buf_3, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_13"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:154 %buf_14 = fmul i32 %buf_4, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_14"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:157 %buf_15 = fmul i32 %buf_5, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_15"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:160 %buf_16 = fmul i32 %buf_6, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_16"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:163 %buf_17 = fmul i32 %buf_7, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_17"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:166 %buf_18 = fmul i32 %buf_8, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_18"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:169 %buf_19 = fmul i32 %buf_9, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_19"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:78 %ybuf = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="ybuf"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:84 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_11, i1 %gmem_load_11_req, i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:97 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_load_12_req

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:104 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_load_13_req

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:111 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_load_14_req

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:118 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_load_15_req

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:125 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_load_16_req

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:132 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_load_17_req

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:139 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_load_18_req

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %ybuf_19 = fadd i32 %ybuf, i32 %buf_10

]]></Node>
<StgValue><ssdm name="ybuf_19"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:145 %buf_11 = fmul i32 %buf_1, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_11"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:148 %buf_12 = fmul i32 %buf_2, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_12"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:151 %buf_13 = fmul i32 %buf_3, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_13"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:154 %buf_14 = fmul i32 %buf_4, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_14"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:157 %buf_15 = fmul i32 %buf_5, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_15"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:160 %buf_16 = fmul i32 %buf_6, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_16"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:163 %buf_17 = fmul i32 %buf_7, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_17"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:166 %buf_18 = fmul i32 %buf_8, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_18"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:169 %buf_19 = fmul i32 %buf_9, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_19"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:172 %gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_10, i32, i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="gmem_addr_10_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:85 %ybuf_1 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="ybuf_1"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:91 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_12, i1 %gmem_load_12_req, i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:104 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_load_13_req

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:111 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_load_14_req

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:118 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_load_15_req

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:125 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_load_16_req

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:132 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_load_17_req

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:139 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_load_18_req

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %ybuf_19 = fadd i32 %ybuf, i32 %buf_10

]]></Node>
<StgValue><ssdm name="ybuf_19"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11

]]></Node>
<StgValue><ssdm name="ybuf_10"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:148 %buf_12 = fmul i32 %buf_2, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_12"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:151 %buf_13 = fmul i32 %buf_3, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_13"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:154 %buf_14 = fmul i32 %buf_4, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_14"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:157 %buf_15 = fmul i32 %buf_5, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_15"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:160 %buf_16 = fmul i32 %buf_6, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_16"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:163 %buf_17 = fmul i32 %buf_7, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_17"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:166 %buf_18 = fmul i32 %buf_8, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_18"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:169 %buf_19 = fmul i32 %buf_9, i32 %a_read

]]></Node>
<StgValue><ssdm name="buf_19"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:175 %gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_11, i32, i1 %gmem_addr_10_req, i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="gmem_addr_11_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:92 %ybuf_2 = bitcast i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="ybuf_2"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:98 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_13, i1 %gmem_load_13_req, i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:111 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_load_14_req

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:118 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_load_15_req

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:125 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_load_16_req

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:132 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_load_17_req

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:139 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_load_18_req

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %ybuf_19 = fadd i32 %ybuf, i32 %buf_10

]]></Node>
<StgValue><ssdm name="ybuf_19"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11

]]></Node>
<StgValue><ssdm name="ybuf_10"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12

]]></Node>
<StgValue><ssdm name="ybuf_11"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:178 %gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_12, i32, i1 %gmem_addr_11_req, i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="gmem_addr_12_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:99 %ybuf_3 = bitcast i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="ybuf_3"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:105 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_14, i1 %gmem_load_14_req, i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:118 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_load_15_req

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:125 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_load_16_req

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:132 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_load_17_req

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:139 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_load_18_req

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %ybuf_19 = fadd i32 %ybuf, i32 %buf_10

]]></Node>
<StgValue><ssdm name="ybuf_19"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11

]]></Node>
<StgValue><ssdm name="ybuf_10"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12

]]></Node>
<StgValue><ssdm name="ybuf_11"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13

]]></Node>
<StgValue><ssdm name="ybuf_12"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:181 %gmem_addr_13_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_13, i32, i1 %gmem_addr_12_req, i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="gmem_addr_13_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:106 %ybuf_4 = bitcast i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="ybuf_4"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:112 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_15, i1 %gmem_load_15_req, i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:125 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_load_16_req

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:132 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_load_17_req

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:139 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_load_18_req

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %ybuf_19 = fadd i32 %ybuf, i32 %buf_10

]]></Node>
<StgValue><ssdm name="ybuf_19"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11

]]></Node>
<StgValue><ssdm name="ybuf_10"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12

]]></Node>
<StgValue><ssdm name="ybuf_11"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13

]]></Node>
<StgValue><ssdm name="ybuf_12"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14

]]></Node>
<StgValue><ssdm name="ybuf_13"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:184 %gmem_addr_14_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_14, i32, i1 %gmem_addr_13_req, i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="gmem_addr_14_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:113 %ybuf_5 = bitcast i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="ybuf_5"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:119 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_16, i1 %gmem_load_16_req, i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:132 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_load_17_req

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:139 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_load_18_req

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11

]]></Node>
<StgValue><ssdm name="ybuf_10"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12

]]></Node>
<StgValue><ssdm name="ybuf_11"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13

]]></Node>
<StgValue><ssdm name="ybuf_12"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14

]]></Node>
<StgValue><ssdm name="ybuf_13"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15

]]></Node>
<StgValue><ssdm name="ybuf_14"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:187 %gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_15, i32, i1 %gmem_addr_14_req, i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="gmem_addr_15_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:120 %ybuf_6 = bitcast i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="ybuf_6"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:126 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_17, i1 %gmem_load_17_req, i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:139 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_load_18_req

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:144 %bitcast_ln47 = bitcast i32 %ybuf_19

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12

]]></Node>
<StgValue><ssdm name="ybuf_11"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13

]]></Node>
<StgValue><ssdm name="ybuf_12"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14

]]></Node>
<StgValue><ssdm name="ybuf_13"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15

]]></Node>
<StgValue><ssdm name="ybuf_14"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16

]]></Node>
<StgValue><ssdm name="ybuf_15"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
newFuncRoot:173 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_10, i32 %bitcast_ln47, i4, i1 %gmem_addr_10_req, i1 %gmem_load_19_req, i1 %gmem_load_18_req, i1 %gmem_load_17_req, i1 %gmem_load_16_req, i1 %gmem_load_15_req, i1 %gmem_load_14_req, i1 %gmem_load_13_req, i1 %gmem_load_12_req, i1 %gmem_load_11_req

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:190 %gmem_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_16, i32, i1 %gmem_addr_15_req, i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="gmem_addr_16_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:127 %ybuf_7 = bitcast i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="ybuf_7"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:133 %gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_18, i1 %gmem_load_18_req, i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:147 %bitcast_ln47_1 = bitcast i32 %ybuf_10

]]></Node>
<StgValue><ssdm name="bitcast_ln47_1"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13

]]></Node>
<StgValue><ssdm name="ybuf_12"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14

]]></Node>
<StgValue><ssdm name="ybuf_13"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15

]]></Node>
<StgValue><ssdm name="ybuf_14"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16

]]></Node>
<StgValue><ssdm name="ybuf_15"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17

]]></Node>
<StgValue><ssdm name="ybuf_16"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:174 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_10, void %write_ln47

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:176 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_11, i32 %bitcast_ln47_1, i4, i1 %gmem_addr_11_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:193 %gmem_addr_17_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_17, i32, i1 %gmem_addr_16_req, i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="gmem_addr_17_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:134 %ybuf_8 = bitcast i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="ybuf_8"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:140 %gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_19, i1 %gmem_load_19_req, i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:150 %bitcast_ln47_2 = bitcast i32 %ybuf_11

]]></Node>
<StgValue><ssdm name="bitcast_ln47_2"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14

]]></Node>
<StgValue><ssdm name="ybuf_13"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15

]]></Node>
<StgValue><ssdm name="ybuf_14"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16

]]></Node>
<StgValue><ssdm name="ybuf_15"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17

]]></Node>
<StgValue><ssdm name="ybuf_16"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18

]]></Node>
<StgValue><ssdm name="ybuf_17"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:174 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_10, void %write_ln47

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:177 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:179 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_12, i32 %bitcast_ln47_2, i4, i1 %gmem_addr_12_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:196 %gmem_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_18, i32, i1 %gmem_addr_17_req, i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="gmem_addr_18_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:141 %ybuf_9 = bitcast i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="ybuf_9"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:153 %bitcast_ln47_3 = bitcast i32 %ybuf_12

]]></Node>
<StgValue><ssdm name="bitcast_ln47_3"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15

]]></Node>
<StgValue><ssdm name="ybuf_14"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16

]]></Node>
<StgValue><ssdm name="ybuf_15"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17

]]></Node>
<StgValue><ssdm name="ybuf_16"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18

]]></Node>
<StgValue><ssdm name="ybuf_17"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19

]]></Node>
<StgValue><ssdm name="ybuf_18"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:174 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_10, void %write_ln47

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:177 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:180 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:182 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_13, i32 %bitcast_ln47_3, i4, i1 %gmem_addr_13_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
newFuncRoot:199 %gmem_addr_19_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_19, i32, i1 %gmem_addr_18_req, i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="gmem_addr_19_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="406" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:156 %bitcast_ln47_4 = bitcast i32 %ybuf_13

]]></Node>
<StgValue><ssdm name="bitcast_ln47_4"/></StgValue>
</operation>

<operation id="407" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16

]]></Node>
<StgValue><ssdm name="ybuf_15"/></StgValue>
</operation>

<operation id="408" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17

]]></Node>
<StgValue><ssdm name="ybuf_16"/></StgValue>
</operation>

<operation id="409" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18

]]></Node>
<StgValue><ssdm name="ybuf_17"/></StgValue>
</operation>

<operation id="410" st_id="30" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19

]]></Node>
<StgValue><ssdm name="ybuf_18"/></StgValue>
</operation>

<operation id="411" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:174 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_10, void %write_ln47

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="412" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:177 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:180 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="414" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:183 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:185 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_14, i32 %bitcast_ln47_4, i4, i1 %gmem_addr_14_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:159 %bitcast_ln47_5 = bitcast i32 %ybuf_14

]]></Node>
<StgValue><ssdm name="bitcast_ln47_5"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17

]]></Node>
<StgValue><ssdm name="ybuf_16"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18

]]></Node>
<StgValue><ssdm name="ybuf_17"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19

]]></Node>
<StgValue><ssdm name="ybuf_18"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:174 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_10, void %write_ln47

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:177 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:180 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:183 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:186 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:188 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_15, i32 %bitcast_ln47_5, i4, i1 %gmem_addr_15_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="426" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:162 %bitcast_ln47_6 = bitcast i32 %ybuf_15

]]></Node>
<StgValue><ssdm name="bitcast_ln47_6"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18

]]></Node>
<StgValue><ssdm name="ybuf_17"/></StgValue>
</operation>

<operation id="428" st_id="32" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19

]]></Node>
<StgValue><ssdm name="ybuf_18"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:177 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:180 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:183 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:186 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:189 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:191 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_16, i32 %bitcast_ln47_6, i4, i1 %gmem_addr_16_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="435" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:165 %bitcast_ln47_7 = bitcast i32 %ybuf_16

]]></Node>
<StgValue><ssdm name="bitcast_ln47_7"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19

]]></Node>
<StgValue><ssdm name="ybuf_18"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:180 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="438" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:183 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="439" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:186 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:189 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:192 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:194 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_17, i32 %bitcast_ln47_7, i4, i1 %gmem_addr_17_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="443" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:168 %bitcast_ln47_8 = bitcast i32 %ybuf_17

]]></Node>
<StgValue><ssdm name="bitcast_ln47_8"/></StgValue>
</operation>

<operation id="444" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:183 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="445" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:186 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:189 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="447" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:192 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="448" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:195 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="449" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:197 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_18, i32 %bitcast_ln47_8, i4, i1 %gmem_addr_18_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:171 %bitcast_ln47_9 = bitcast i32 %ybuf_18

]]></Node>
<StgValue><ssdm name="bitcast_ln47_9"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:186 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:189 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:192 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:195 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:198 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="456" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
newFuncRoot:200 %write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_19, i32 %bitcast_ln47_9, i4, i1 %gmem_addr_19_req, void %write_ln47

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="457" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:189 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:192 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:195 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:198 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:201 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="462" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:192 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:195 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:198 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:201 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="466" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:195 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:198 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="468" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:201 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="469" st_id="39" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:198 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="470" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:201 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="471" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="472" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
newFuncRoot:201 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>

<operation id="473" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0">
<![CDATA[
newFuncRoot:202 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
