5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd bassign1.vcd -o bassign1.cdd -v bassign1.v
3 0 $root $root NA 0 0
3 0 main main bassign1.v 1 23
2 1 5 a000a 2 1 c 0 0 a
2 2 5 90009 2 1b 2000c 1 0 1 2 1102
2 3 5 50005 0 1 400 0 0 d
2 4 5 5000a 2 36 f00e 2 3
2 5 9 80008 2 1 c 0 0 c
2 6 9 70007 2 1b 2000c 5 0 1 2 1102
2 7 9 30003 0 1 400 0 0 b
2 8 9 30008 2 37 e 6 7
2 9 10 70007 2 1 c 0 0 b
2 10 10 30003 0 1 400 0 0 a
2 11 10 30007 2 37 600e 9 10
2 12 7 90009 2 1 c 0 0 c
2 13 7 90009 0 2a 20000 0 0 1 2 2
2 14 7 90009 5 29 2100a 12 13 1 2 2
1 a 0 3 830006 1 1 102
1 b 0 3 830009 1 1 102
1 c 0 3 3000c 1 1 1002
1 d 0 5 30005 1 1 1002
4 4 4 4
4 11 14 14
4 8 11 11
4 14 8 0
