Classic Timing Analyzer report for orga
Sun Jun 18 19:25:10 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+-------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From        ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.100 ns                         ; MemData[13] ; MBR[13]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.455 ns                        ; MBR[8]~reg0 ; MBR[8]       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.336 ns                         ; MemData[15] ; IR[15]~reg0  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 14.68 MHz ( period = 68.130 ns ) ; MBR[1]~reg0 ; AC[3]~reg0   ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;             ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 14.68 MHz ( period = 68.130 ns )                    ; MBR[1]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.875 ns               ;
; N/A                                     ; 14.68 MHz ( period = 68.117 ns )                    ; MBR[2]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.862 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.966 ns )                    ; MBR[1]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.711 ns               ;
; N/A                                     ; 14.72 MHz ( period = 67.953 ns )                    ; MBR[2]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.698 ns               ;
; N/A                                     ; 14.73 MHz ( period = 67.877 ns )                    ; MBR[1]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 67.613 ns               ;
; N/A                                     ; 14.74 MHz ( period = 67.864 ns )                    ; MBR[2]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 67.600 ns               ;
; N/A                                     ; 14.74 MHz ( period = 67.830 ns )                    ; MBR[0]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.560 ns               ;
; N/A                                     ; 14.76 MHz ( period = 67.770 ns )                    ; MBR[1]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 67.511 ns               ;
; N/A                                     ; 14.76 MHz ( period = 67.757 ns )                    ; MBR[2]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 67.498 ns               ;
; N/A                                     ; 14.78 MHz ( period = 67.666 ns )                    ; MBR[0]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.396 ns               ;
; N/A                                     ; 14.78 MHz ( period = 67.661 ns )                    ; MBR[1]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.402 ns               ;
; N/A                                     ; 14.78 MHz ( period = 67.648 ns )                    ; MBR[2]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.389 ns               ;
; N/A                                     ; 14.80 MHz ( period = 67.577 ns )                    ; MBR[0]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 67.298 ns               ;
; N/A                                     ; 14.81 MHz ( period = 67.515 ns )                    ; MBR[1]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.260 ns               ;
; N/A                                     ; 14.81 MHz ( period = 67.502 ns )                    ; MBR[2]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.247 ns               ;
; N/A                                     ; 14.82 MHz ( period = 67.470 ns )                    ; MBR[0]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 67.196 ns               ;
; N/A                                     ; 14.85 MHz ( period = 67.361 ns )                    ; MBR[0]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.087 ns               ;
; N/A                                     ; 14.86 MHz ( period = 67.309 ns )                    ; MBR[1]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.054 ns               ;
; N/A                                     ; 14.86 MHz ( period = 67.296 ns )                    ; MBR[2]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 67.041 ns               ;
; N/A                                     ; 14.88 MHz ( period = 67.215 ns )                    ; MBR[0]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.945 ns               ;
; N/A                                     ; 14.88 MHz ( period = 67.204 ns )                    ; MBR[3]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.935 ns               ;
; N/A                                     ; 14.89 MHz ( period = 67.150 ns )                    ; MBR[15]~reg0 ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.880 ns               ;
; N/A                                     ; 14.90 MHz ( period = 67.116 ns )                    ; MBR[4]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.847 ns               ;
; N/A                                     ; 14.90 MHz ( period = 67.098 ns )                    ; MBR[1]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.842 ns               ;
; N/A                                     ; 14.91 MHz ( period = 67.091 ns )                    ; MBR[1]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.832 ns               ;
; N/A                                     ; 14.91 MHz ( period = 67.085 ns )                    ; MBR[2]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.829 ns               ;
; N/A                                     ; 14.91 MHz ( period = 67.078 ns )                    ; MBR[2]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.819 ns               ;
; N/A                                     ; 14.92 MHz ( period = 67.040 ns )                    ; MBR[3]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.771 ns               ;
; N/A                                     ; 14.92 MHz ( period = 67.031 ns )                    ; MBR[5]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.762 ns               ;
; N/A                                     ; 14.92 MHz ( period = 67.009 ns )                    ; MBR[0]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.739 ns               ;
; N/A                                     ; 14.93 MHz ( period = 66.986 ns )                    ; MBR[15]~reg0 ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.716 ns               ;
; N/A                                     ; 14.94 MHz ( period = 66.952 ns )                    ; MBR[4]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.683 ns               ;
; N/A                                     ; 14.94 MHz ( period = 66.951 ns )                    ; MBR[3]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.673 ns               ;
; N/A                                     ; 14.95 MHz ( period = 66.897 ns )                    ; MBR[15]~reg0 ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.618 ns               ;
; N/A                                     ; 14.95 MHz ( period = 66.888 ns )                    ; MBR[1]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.629 ns               ;
; N/A                                     ; 14.95 MHz ( period = 66.875 ns )                    ; MBR[2]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.616 ns               ;
; N/A                                     ; 14.96 MHz ( period = 66.867 ns )                    ; MBR[5]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.598 ns               ;
; N/A                                     ; 14.96 MHz ( period = 66.863 ns )                    ; MBR[4]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.585 ns               ;
; N/A                                     ; 14.96 MHz ( period = 66.844 ns )                    ; MBR[3]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.571 ns               ;
; N/A                                     ; 14.96 MHz ( period = 66.843 ns )                    ; MBR[6]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.574 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.816 ns )                    ; MBR[7]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.547 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.798 ns )                    ; MBR[0]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.527 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.791 ns )                    ; MBR[1]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.534 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.791 ns )                    ; MBR[0]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.517 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.790 ns )                    ; MBR[15]~reg0 ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.516 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.778 ns )                    ; MBR[5]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.500 ns               ;
; N/A                                     ; 14.97 MHz ( period = 66.778 ns )                    ; MBR[2]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.521 ns               ;
; N/A                                     ; 14.98 MHz ( period = 66.756 ns )                    ; MBR[4]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.483 ns               ;
; N/A                                     ; 14.98 MHz ( period = 66.735 ns )                    ; MBR[3]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.462 ns               ;
; N/A                                     ; 15.00 MHz ( period = 66.681 ns )                    ; MBR[15]~reg0 ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.407 ns               ;
; N/A                                     ; 15.00 MHz ( period = 66.679 ns )                    ; MBR[6]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.410 ns               ;
; N/A                                     ; 15.00 MHz ( period = 66.671 ns )                    ; MBR[5]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.398 ns               ;
; N/A                                     ; 15.00 MHz ( period = 66.654 ns )                    ; MBR[1]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.397 ns               ;
; N/A                                     ; 15.00 MHz ( period = 66.652 ns )                    ; MBR[7]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.383 ns               ;
; N/A                                     ; 15.00 MHz ( period = 66.647 ns )                    ; MBR[4]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.374 ns               ;
; N/A                                     ; 15.01 MHz ( period = 66.641 ns )                    ; MBR[2]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.384 ns               ;
; N/A                                     ; 15.01 MHz ( period = 66.619 ns )                    ; MBR[8]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.350 ns               ;
; N/A                                     ; 15.01 MHz ( period = 66.617 ns )                    ; MBR[1]~reg0  ; AC[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.361 ns               ;
; N/A                                     ; 15.01 MHz ( period = 66.604 ns )                    ; MBR[2]~reg0  ; AC[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.348 ns               ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; MBR[6]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.312 ns               ;
; N/A                                     ; 15.02 MHz ( period = 66.589 ns )                    ; MBR[3]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.320 ns               ;
; N/A                                     ; 15.02 MHz ( period = 66.588 ns )                    ; MBR[0]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.314 ns               ;
; N/A                                     ; 15.02 MHz ( period = 66.563 ns )                    ; MBR[7]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.285 ns               ;
; N/A                                     ; 15.02 MHz ( period = 66.562 ns )                    ; MBR[5]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.289 ns               ;
; N/A                                     ; 15.03 MHz ( period = 66.546 ns )                    ; MBR[9]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.277 ns               ;
; N/A                                     ; 15.03 MHz ( period = 66.535 ns )                    ; MBR[15]~reg0 ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.265 ns               ;
; N/A                                     ; 15.03 MHz ( period = 66.526 ns )                    ; AC[2]~reg0   ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.262 ns               ;
; N/A                                     ; 15.04 MHz ( period = 66.501 ns )                    ; MBR[4]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.232 ns               ;
; N/A                                     ; 15.04 MHz ( period = 66.491 ns )                    ; MBR[0]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.219 ns               ;
; N/A                                     ; 15.04 MHz ( period = 66.483 ns )                    ; MBR[6]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.210 ns               ;
; N/A                                     ; 15.05 MHz ( period = 66.456 ns )                    ; MBR[7]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.183 ns               ;
; N/A                                     ; 15.05 MHz ( period = 66.455 ns )                    ; MBR[8]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.186 ns               ;
; N/A                                     ; 15.06 MHz ( period = 66.416 ns )                    ; MBR[5]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.147 ns               ;
; N/A                                     ; 15.06 MHz ( period = 66.398 ns )                    ; MBR[10]~reg0 ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.129 ns               ;
; N/A                                     ; 15.06 MHz ( period = 66.383 ns )                    ; MBR[3]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.114 ns               ;
; N/A                                     ; 15.06 MHz ( period = 66.382 ns )                    ; MBR[9]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.113 ns               ;
; N/A                                     ; 15.07 MHz ( period = 66.374 ns )                    ; MBR[6]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.101 ns               ;
; N/A                                     ; 15.07 MHz ( period = 66.373 ns )                    ; AC[3]~reg0   ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.109 ns               ;
; N/A                                     ; 15.07 MHz ( period = 66.366 ns )                    ; MBR[8]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.088 ns               ;
; N/A                                     ; 15.07 MHz ( period = 66.362 ns )                    ; AC[2]~reg0   ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.098 ns               ;
; N/A                                     ; 15.07 MHz ( period = 66.354 ns )                    ; MBR[0]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.082 ns               ;
; N/A                                     ; 15.07 MHz ( period = 66.347 ns )                    ; MBR[7]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.074 ns               ;
; N/A                                     ; 15.08 MHz ( period = 66.329 ns )                    ; MBR[15]~reg0 ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.059 ns               ;
; N/A                                     ; 15.08 MHz ( period = 66.317 ns )                    ; MBR[0]~reg0  ; AC[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.046 ns               ;
; N/A                                     ; 15.08 MHz ( period = 66.295 ns )                    ; MBR[4]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.026 ns               ;
; N/A                                     ; 15.08 MHz ( period = 66.293 ns )                    ; MBR[9]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.015 ns               ;
; N/A                                     ; 15.09 MHz ( period = 66.285 ns )                    ; AC[4]~reg0   ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.021 ns               ;
; N/A                                     ; 15.09 MHz ( period = 66.273 ns )                    ; AC[2]~reg0   ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 66.000 ns               ;
; N/A                                     ; 15.09 MHz ( period = 66.271 ns )                    ; MBR[1]~reg0  ; AC[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.015 ns               ;
; N/A                                     ; 15.09 MHz ( period = 66.259 ns )                    ; MBR[8]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.986 ns               ;
; N/A                                     ; 15.09 MHz ( period = 66.258 ns )                    ; MBR[2]~reg0  ; AC[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 66.002 ns               ;
; N/A                                     ; 15.10 MHz ( period = 66.234 ns )                    ; MBR[10]~reg0 ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.965 ns               ;
; N/A                                     ; 15.10 MHz ( period = 66.228 ns )                    ; MBR[6]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.959 ns               ;
; N/A                                     ; 15.10 MHz ( period = 66.210 ns )                    ; MBR[5]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.941 ns               ;
; N/A                                     ; 15.10 MHz ( period = 66.209 ns )                    ; AC[3]~reg0   ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.945 ns               ;
; N/A                                     ; 15.11 MHz ( period = 66.201 ns )                    ; MBR[7]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.932 ns               ;
; N/A                                     ; 15.11 MHz ( period = 66.192 ns )                    ; AC[5]~reg0   ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.928 ns               ;
; N/A                                     ; 15.11 MHz ( period = 66.186 ns )                    ; MBR[9]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.913 ns               ;
; N/A                                     ; 15.11 MHz ( period = 66.172 ns )                    ; MBR[3]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.902 ns               ;
; N/A                                     ; 15.11 MHz ( period = 66.166 ns )                    ; AC[2]~reg0   ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.898 ns               ;
; N/A                                     ; 15.11 MHz ( period = 66.165 ns )                    ; MBR[3]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.892 ns               ;
; N/A                                     ; 15.12 MHz ( period = 66.150 ns )                    ; MBR[8]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.877 ns               ;
; N/A                                     ; 15.12 MHz ( period = 66.145 ns )                    ; MBR[10]~reg0 ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.867 ns               ;
; N/A                                     ; 15.12 MHz ( period = 66.121 ns )                    ; AC[4]~reg0   ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.857 ns               ;
; N/A                                     ; 15.12 MHz ( period = 66.120 ns )                    ; AC[3]~reg0   ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.847 ns               ;
; N/A                                     ; 15.12 MHz ( period = 66.118 ns )                    ; MBR[15]~reg0 ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.847 ns               ;
; N/A                                     ; 15.13 MHz ( period = 66.111 ns )                    ; MBR[15]~reg0 ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.837 ns               ;
; N/A                                     ; 15.13 MHz ( period = 66.084 ns )                    ; MBR[4]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.814 ns               ;
; N/A                                     ; 15.13 MHz ( period = 66.077 ns )                    ; MBR[4]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.804 ns               ;
; N/A                                     ; 15.13 MHz ( period = 66.077 ns )                    ; MBR[9]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.804 ns               ;
; N/A                                     ; 15.14 MHz ( period = 66.062 ns )                    ; AC[15]~reg0  ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.807 ns               ;
; N/A                                     ; 15.14 MHz ( period = 66.057 ns )                    ; AC[2]~reg0   ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.789 ns               ;
; N/A                                     ; 15.14 MHz ( period = 66.038 ns )                    ; MBR[10]~reg0 ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.765 ns               ;
; N/A                                     ; 15.14 MHz ( period = 66.032 ns )                    ; AC[4]~reg0   ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.759 ns               ;
; N/A                                     ; 15.15 MHz ( period = 66.028 ns )                    ; AC[5]~reg0   ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.764 ns               ;
; N/A                                     ; 15.15 MHz ( period = 66.022 ns )                    ; MBR[6]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.753 ns               ;
; N/A                                     ; 15.15 MHz ( period = 66.013 ns )                    ; AC[3]~reg0   ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.745 ns               ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; MBR[1]~reg0  ; AC[6]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.750 ns               ;
; N/A                                     ; 15.15 MHz ( period = 66.004 ns )                    ; MBR[8]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.735 ns               ;
; N/A                                     ; 15.15 MHz ( period = 65.999 ns )                    ; MBR[5]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.729 ns               ;
; N/A                                     ; 15.15 MHz ( period = 65.995 ns )                    ; MBR[7]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.726 ns               ;
; N/A                                     ; 15.15 MHz ( period = 65.993 ns )                    ; MBR[2]~reg0  ; AC[6]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.737 ns               ;
; N/A                                     ; 15.15 MHz ( period = 65.992 ns )                    ; MBR[5]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.719 ns               ;
; N/A                                     ; 15.16 MHz ( period = 65.971 ns )                    ; MBR[0]~reg0  ; AC[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.700 ns               ;
; N/A                                     ; 15.16 MHz ( period = 65.962 ns )                    ; MBR[3]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.689 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.939 ns )                    ; AC[5]~reg0   ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.666 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.931 ns )                    ; MBR[9]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.662 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.929 ns )                    ; MBR[10]~reg0 ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.656 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.925 ns )                    ; AC[4]~reg0   ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.657 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.911 ns )                    ; AC[2]~reg0   ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.647 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.908 ns )                    ; MBR[15]~reg0 ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.634 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.904 ns )                    ; AC[3]~reg0   ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.636 ns               ;
; N/A                                     ; 15.17 MHz ( period = 65.898 ns )                    ; AC[15]~reg0  ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.643 ns               ;
; N/A                                     ; 15.18 MHz ( period = 65.874 ns )                    ; MBR[4]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.601 ns               ;
; N/A                                     ; 15.18 MHz ( period = 65.865 ns )                    ; MBR[3]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.594 ns               ;
; N/A                                     ; 15.19 MHz ( period = 65.838 ns )                    ; MBR[12]~reg0 ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.568 ns               ;
; N/A                                     ; 15.19 MHz ( period = 65.832 ns )                    ; AC[5]~reg0   ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.564 ns               ;
; N/A                                     ; 15.19 MHz ( period = 65.816 ns )                    ; AC[4]~reg0   ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.548 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.811 ns )                    ; MBR[15]~reg0 ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.539 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.811 ns )                    ; MBR[6]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.541 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.809 ns )                    ; AC[15]~reg0  ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.545 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.804 ns )                    ; MBR[6]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.531 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.798 ns )                    ; MBR[8]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.529 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.789 ns )                    ; MBR[5]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.516 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.784 ns )                    ; MBR[7]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.514 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.783 ns )                    ; MBR[10]~reg0 ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.514 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.777 ns )                    ; MBR[4]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.506 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.777 ns )                    ; MBR[7]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.504 ns               ;
; N/A                                     ; 15.21 MHz ( period = 65.758 ns )                    ; AC[3]~reg0   ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.494 ns               ;
; N/A                                     ; 15.21 MHz ( period = 65.728 ns )                    ; MBR[3]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.457 ns               ;
; N/A                                     ; 15.21 MHz ( period = 65.725 ns )                    ; MBR[9]~reg0  ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.456 ns               ;
; N/A                                     ; 15.22 MHz ( period = 65.723 ns )                    ; AC[5]~reg0   ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.455 ns               ;
; N/A                                     ; 15.22 MHz ( period = 65.706 ns )                    ; MBR[0]~reg0  ; AC[6]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.435 ns               ;
; N/A                                     ; 15.22 MHz ( period = 65.705 ns )                    ; AC[2]~reg0   ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.441 ns               ;
; N/A                                     ; 15.22 MHz ( period = 65.702 ns )                    ; AC[15]~reg0  ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.443 ns               ;
; N/A                                     ; 15.22 MHz ( period = 65.692 ns )                    ; MBR[5]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.421 ns               ;
; N/A                                     ; 15.22 MHz ( period = 65.691 ns )                    ; MBR[3]~reg0  ; AC[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.421 ns               ;
; N/A                                     ; 15.23 MHz ( period = 65.674 ns )                    ; MBR[12]~reg0 ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.404 ns               ;
; N/A                                     ; 15.23 MHz ( period = 65.674 ns )                    ; MBR[15]~reg0 ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.402 ns               ;
; N/A                                     ; 15.23 MHz ( period = 65.670 ns )                    ; AC[4]~reg0   ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.406 ns               ;
; N/A                                     ; 15.23 MHz ( period = 65.659 ns )                    ; MBR[11]~reg0 ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.389 ns               ;
; N/A                                     ; 15.23 MHz ( period = 65.640 ns )                    ; MBR[4]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.369 ns               ;
; N/A                                     ; 15.24 MHz ( period = 65.637 ns )                    ; MBR[15]~reg0 ; AC[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.366 ns               ;
; N/A                                     ; 15.24 MHz ( period = 65.603 ns )                    ; MBR[4]~reg0  ; AC[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.333 ns               ;
; N/A                                     ; 15.24 MHz ( period = 65.601 ns )                    ; MBR[6]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.328 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.593 ns )                    ; AC[15]~reg0  ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.334 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.587 ns )                    ; MBR[8]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.317 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.585 ns )                    ; MBR[12]~reg0 ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.306 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.580 ns )                    ; MBR[8]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.307 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.577 ns )                    ; AC[5]~reg0   ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.313 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.577 ns )                    ; MBR[10]~reg0 ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.308 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.574 ns )                    ; MBR[7]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.301 ns               ;
; N/A                                     ; 15.25 MHz ( period = 65.555 ns )                    ; MBR[5]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.284 ns               ;
; N/A                                     ; 15.26 MHz ( period = 65.552 ns )                    ; AC[3]~reg0   ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.288 ns               ;
; N/A                                     ; 15.26 MHz ( period = 65.534 ns )                    ; AC[0]~reg0   ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.272 ns               ;
; N/A                                     ; 15.26 MHz ( period = 65.518 ns )                    ; MBR[5]~reg0  ; AC[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.248 ns               ;
; N/A                                     ; 15.26 MHz ( period = 65.514 ns )                    ; MBR[9]~reg0  ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.244 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.507 ns )                    ; MBR[9]~reg0  ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.234 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.504 ns )                    ; MBR[6]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.233 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.495 ns )                    ; MBR[11]~reg0 ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.225 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.494 ns )                    ; AC[2]~reg0   ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.229 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.487 ns )                    ; AC[2]~reg0   ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.219 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.478 ns )                    ; MBR[12]~reg0 ; AC[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.204 ns               ;
; N/A                                     ; 15.27 MHz ( period = 65.477 ns )                    ; MBR[7]~reg0  ; AC[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.206 ns               ;
; N/A                                     ; 15.28 MHz ( period = 65.464 ns )                    ; AC[4]~reg0   ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.200 ns               ;
; N/A                                     ; 15.28 MHz ( period = 65.452 ns )                    ; MBR[13]~reg0 ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.182 ns               ;
; N/A                                     ; 15.28 MHz ( period = 65.447 ns )                    ; AC[15]~reg0  ; AC[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.192 ns               ;
; N/A                                     ; 15.29 MHz ( period = 65.406 ns )                    ; MBR[11]~reg0 ; AC[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.127 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.377 ns )                    ; MBR[8]~reg0  ; AC[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.104 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.371 ns )                    ; AC[5]~reg0   ; AC[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.107 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.370 ns )                    ; AC[0]~reg0   ; AC[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.108 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.369 ns )                    ; MBR[12]~reg0 ; AC[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.095 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.367 ns )                    ; MBR[6]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.096 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.366 ns )                    ; MBR[14]~reg0 ; AC[3]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.096 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.366 ns )                    ; MBR[10]~reg0 ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.096 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.359 ns )                    ; MBR[10]~reg0 ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.086 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.345 ns )                    ; MBR[3]~reg0  ; AC[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.075 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.341 ns )                    ; AC[3]~reg0   ; AC[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.076 ns               ;
; N/A                                     ; 15.30 MHz ( period = 65.340 ns )                    ; MBR[7]~reg0  ; AC[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 65.069 ns               ;
; N/A                                     ; 15.31 MHz ( period = 65.334 ns )                    ; AC[3]~reg0   ; AC[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 65.066 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+-------------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To           ; To Clock ;
+-------+--------------+------------+-------------+--------------+----------+
; N/A   ; None         ; 7.100 ns   ; MemData[13] ; MBR[13]~reg0 ; clock    ;
; N/A   ; None         ; 6.939 ns   ; MemData[11] ; MBR[11]~reg0 ; clock    ;
; N/A   ; None         ; 6.691 ns   ; MemData[14] ; MBR[14]~reg0 ; clock    ;
; N/A   ; None         ; 5.917 ns   ; MemData[2]  ; MBR[2]~reg0  ; clock    ;
; N/A   ; None         ; 5.844 ns   ; MemData[12] ; MBR[12]~reg0 ; clock    ;
; N/A   ; None         ; 5.264 ns   ; MemData[8]  ; MBR[8]~reg0  ; clock    ;
; N/A   ; None         ; 5.207 ns   ; MemData[0]  ; MBR[0]~reg0  ; clock    ;
; N/A   ; None         ; 5.110 ns   ; MemData[1]  ; MBR[1]~reg0  ; clock    ;
; N/A   ; None         ; 4.882 ns   ; MemData[11] ; IR[11]~reg0  ; clock    ;
; N/A   ; None         ; 4.831 ns   ; MemData[6]  ; MBR[6]~reg0  ; clock    ;
; N/A   ; None         ; 4.788 ns   ; MemData[2]  ; IR[2]~reg0   ; clock    ;
; N/A   ; None         ; 4.777 ns   ; MemData[9]  ; MBR[9]~reg0  ; clock    ;
; N/A   ; None         ; 4.752 ns   ; MemData[3]  ; MBR[3]~reg0  ; clock    ;
; N/A   ; None         ; 4.713 ns   ; MemData[10] ; MBR[10]~reg0 ; clock    ;
; N/A   ; None         ; 4.686 ns   ; MemData[1]  ; IR[1]~reg0   ; clock    ;
; N/A   ; None         ; 4.619 ns   ; MemData[4]  ; MBR[4]~reg0  ; clock    ;
; N/A   ; None         ; 4.618 ns   ; MemData[7]  ; MBR[7]~reg0  ; clock    ;
; N/A   ; None         ; 4.617 ns   ; MemData[14] ; IR[14]~reg0  ; clock    ;
; N/A   ; None         ; 4.614 ns   ; MemData[6]  ; IR[6]~reg0   ; clock    ;
; N/A   ; None         ; 4.587 ns   ; MemData[13] ; IR[13]~reg0  ; clock    ;
; N/A   ; None         ; 4.573 ns   ; MemData[12] ; IR[12]~reg0  ; clock    ;
; N/A   ; None         ; 4.446 ns   ; MemData[0]  ; IR[0]~reg0   ; clock    ;
; N/A   ; None         ; 4.430 ns   ; MemData[8]  ; IR[8]~reg0   ; clock    ;
; N/A   ; None         ; 4.421 ns   ; MemData[5]  ; IR[5]~reg0   ; clock    ;
; N/A   ; None         ; 4.395 ns   ; MemData[9]  ; IR[9]~reg0   ; clock    ;
; N/A   ; None         ; 4.347 ns   ; MemData[7]  ; IR[7]~reg0   ; clock    ;
; N/A   ; None         ; 4.346 ns   ; MemData[5]  ; MBR[5]~reg0  ; clock    ;
; N/A   ; None         ; 4.321 ns   ; MemData[3]  ; IR[3]~reg0   ; clock    ;
; N/A   ; None         ; 4.200 ns   ; MemData[10] ; IR[10]~reg0  ; clock    ;
; N/A   ; None         ; 4.175 ns   ; MemData[4]  ; IR[4]~reg0   ; clock    ;
; N/A   ; None         ; 1.746 ns   ; MemData[15] ; MBR[15]~reg0 ; clock    ;
; N/A   ; None         ; -0.070 ns  ; MemData[15] ; IR[15]~reg0  ; clock    ;
+-------+--------------+------------+-------------+--------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 11.455 ns  ; MBR[8]~reg0     ; MBR[8]     ; clock      ;
; N/A   ; None         ; 11.437 ns  ; AC[5]~reg0      ; AC[5]      ; clock      ;
; N/A   ; None         ; 11.188 ns  ; MBR[4]~reg0     ; MBR[4]     ; clock      ;
; N/A   ; None         ; 10.946 ns  ; MBR[0]~reg0     ; MBR[0]     ; clock      ;
; N/A   ; None         ; 10.779 ns  ; AC[15]~reg0     ; AC[15]     ; clock      ;
; N/A   ; None         ; 10.744 ns  ; MBR[7]~reg0     ; MBR[7]     ; clock      ;
; N/A   ; None         ; 10.677 ns  ; MBR[6]~reg0     ; MBR[6]     ; clock      ;
; N/A   ; None         ; 10.661 ns  ; MBR[3]~reg0     ; MBR[3]     ; clock      ;
; N/A   ; None         ; 10.408 ns  ; MBR[10]~reg0    ; MBR[10]    ; clock      ;
; N/A   ; None         ; 10.358 ns  ; MBR[11]~reg0    ; MBR[11]    ; clock      ;
; N/A   ; None         ; 10.341 ns  ; MBR[5]~reg0     ; MBR[5]     ; clock      ;
; N/A   ; None         ; 10.237 ns  ; AC[9]~reg0      ; AC[9]      ; clock      ;
; N/A   ; None         ; 10.187 ns  ; MBR[12]~reg0    ; MBR[12]    ; clock      ;
; N/A   ; None         ; 10.002 ns  ; AC[12]~reg0     ; AC[12]     ; clock      ;
; N/A   ; None         ; 9.809 ns   ; IR[13]~reg0     ; IR[13]     ; clock      ;
; N/A   ; None         ; 9.753 ns   ; AC[10]~reg0     ; AC[10]     ; clock      ;
; N/A   ; None         ; 9.652 ns   ; IR[2]~reg0      ; IR[2]      ; clock      ;
; N/A   ; None         ; 9.626 ns   ; AC[6]~reg0      ; AC[6]      ; clock      ;
; N/A   ; None         ; 9.574 ns   ; MBR[9]~reg0     ; MBR[9]     ; clock      ;
; N/A   ; None         ; 9.557 ns   ; MAR[10]~reg0    ; MAR[10]    ; clock      ;
; N/A   ; None         ; 9.426 ns   ; MBR[1]~reg0     ; MBR[1]     ; clock      ;
; N/A   ; None         ; 9.367 ns   ; IR[15]~reg0     ; IR[15]     ; clock      ;
; N/A   ; None         ; 9.288 ns   ; AC[14]~reg0     ; AC[14]     ; clock      ;
; N/A   ; None         ; 9.288 ns   ; AC[13]~reg0     ; AC[13]     ; clock      ;
; N/A   ; None         ; 9.288 ns   ; MBR[15]~reg0    ; MBR[15]    ; clock      ;
; N/A   ; None         ; 9.250 ns   ; PC[6]~reg0      ; PC[6]      ; clock      ;
; N/A   ; None         ; 9.245 ns   ; IR[1]~reg0      ; IR[1]      ; clock      ;
; N/A   ; None         ; 9.228 ns   ; PC[1]~reg0      ; PC[1]      ; clock      ;
; N/A   ; None         ; 9.220 ns   ; AC[11]~reg0     ; AC[11]     ; clock      ;
; N/A   ; None         ; 9.199 ns   ; MAR[8]~reg0     ; MAR[8]     ; clock      ;
; N/A   ; None         ; 9.199 ns   ; MBR[2]~reg0     ; MBR[2]     ; clock      ;
; N/A   ; None         ; 9.196 ns   ; MemOut[2]~reg0  ; MemOut[2]  ; clock      ;
; N/A   ; None         ; 9.191 ns   ; AC[0]~reg0      ; AC[0]      ; clock      ;
; N/A   ; None         ; 9.131 ns   ; IR[0]~reg0      ; IR[0]      ; clock      ;
; N/A   ; None         ; 9.095 ns   ; MAR[2]~reg0     ; MAR[2]     ; clock      ;
; N/A   ; None         ; 9.078 ns   ; PC[9]~reg0      ; PC[9]      ; clock      ;
; N/A   ; None         ; 9.072 ns   ; MAR[5]~reg0     ; MAR[5]     ; clock      ;
; N/A   ; None         ; 9.063 ns   ; MAR[4]~reg0     ; MAR[4]     ; clock      ;
; N/A   ; None         ; 9.060 ns   ; PC[4]~reg0      ; PC[4]      ; clock      ;
; N/A   ; None         ; 9.051 ns   ; IR[7]~reg0      ; IR[7]      ; clock      ;
; N/A   ; None         ; 9.049 ns   ; PC[2]~reg0      ; PC[2]      ; clock      ;
; N/A   ; None         ; 9.047 ns   ; MemOut[4]~reg0  ; MemOut[4]  ; clock      ;
; N/A   ; None         ; 9.039 ns   ; IR[9]~reg0      ; IR[9]      ; clock      ;
; N/A   ; None         ; 9.038 ns   ; IR[10]~reg0     ; IR[10]     ; clock      ;
; N/A   ; None         ; 9.037 ns   ; IR[6]~reg0      ; IR[6]      ; clock      ;
; N/A   ; None         ; 9.017 ns   ; MemOut[9]~reg0  ; MemOut[9]  ; clock      ;
; N/A   ; None         ; 9.012 ns   ; IR[5]~reg0      ; IR[5]      ; clock      ;
; N/A   ; None         ; 9.008 ns   ; IR[12]~reg0     ; IR[12]     ; clock      ;
; N/A   ; None         ; 8.937 ns   ; MemOut[5]~reg0  ; MemOut[5]  ; clock      ;
; N/A   ; None         ; 8.928 ns   ; IR[11]~reg0     ; IR[11]     ; clock      ;
; N/A   ; None         ; 8.915 ns   ; IR[8]~reg0      ; IR[8]      ; clock      ;
; N/A   ; None         ; 8.908 ns   ; AC[3]~reg0      ; AC[3]      ; clock      ;
; N/A   ; None         ; 8.905 ns   ; MemOut[3]~reg0  ; MemOut[3]  ; clock      ;
; N/A   ; None         ; 8.903 ns   ; PC[8]~reg0      ; PC[8]      ; clock      ;
; N/A   ; None         ; 8.879 ns   ; IR[14]~reg0     ; IR[14]     ; clock      ;
; N/A   ; None         ; 8.873 ns   ; AC[1]~reg0      ; AC[1]      ; clock      ;
; N/A   ; None         ; 8.871 ns   ; PC[10]~reg0     ; PC[10]     ; clock      ;
; N/A   ; None         ; 8.870 ns   ; MAR[0]~reg0     ; MAR[0]     ; clock      ;
; N/A   ; None         ; 8.868 ns   ; wr~reg0         ; wr         ; clock      ;
; N/A   ; None         ; 8.860 ns   ; PC[3]~reg0      ; PC[3]      ; clock      ;
; N/A   ; None         ; 8.859 ns   ; AC[8]~reg0      ; AC[8]      ; clock      ;
; N/A   ; None         ; 8.852 ns   ; MAR[7]~reg0     ; MAR[7]     ; clock      ;
; N/A   ; None         ; 8.849 ns   ; MAR[6]~reg0     ; MAR[6]     ; clock      ;
; N/A   ; None         ; 8.843 ns   ; MAR[3]~reg0     ; MAR[3]     ; clock      ;
; N/A   ; None         ; 8.838 ns   ; rd~reg0         ; rd         ; clock      ;
; N/A   ; None         ; 8.837 ns   ; MemOut[7]~reg0  ; MemOut[7]  ; clock      ;
; N/A   ; None         ; 8.836 ns   ; MBR[13]~reg0    ; MBR[13]    ; clock      ;
; N/A   ; None         ; 8.835 ns   ; MemOut[6]~reg0  ; MemOut[6]  ; clock      ;
; N/A   ; None         ; 8.829 ns   ; AC[7]~reg0      ; AC[7]      ; clock      ;
; N/A   ; None         ; 8.828 ns   ; AC[4]~reg0      ; AC[4]      ; clock      ;
; N/A   ; None         ; 8.821 ns   ; MemOut[10]~reg0 ; MemOut[10] ; clock      ;
; N/A   ; None         ; 8.683 ns   ; MemOut[12]~reg0 ; MemOut[12] ; clock      ;
; N/A   ; None         ; 8.638 ns   ; MAR[1]~reg0     ; MAR[1]     ; clock      ;
; N/A   ; None         ; 8.628 ns   ; PC[5]~reg0      ; PC[5]      ; clock      ;
; N/A   ; None         ; 8.625 ns   ; MAR[9]~reg0     ; MAR[9]     ; clock      ;
; N/A   ; None         ; 8.625 ns   ; PC[7]~reg0      ; PC[7]      ; clock      ;
; N/A   ; None         ; 8.605 ns   ; MBR[14]~reg0    ; MBR[14]    ; clock      ;
; N/A   ; None         ; 8.578 ns   ; IR[3]~reg0      ; IR[3]      ; clock      ;
; N/A   ; None         ; 8.516 ns   ; MemOut[0]~reg0  ; MemOut[0]  ; clock      ;
; N/A   ; None         ; 8.511 ns   ; MemOut[8]~reg0  ; MemOut[8]  ; clock      ;
; N/A   ; None         ; 8.505 ns   ; MemOut[13]~reg0 ; MemOut[13] ; clock      ;
; N/A   ; None         ; 8.503 ns   ; MemOut[11]~reg0 ; MemOut[11] ; clock      ;
; N/A   ; None         ; 8.491 ns   ; IR[4]~reg0      ; IR[4]      ; clock      ;
; N/A   ; None         ; 8.488 ns   ; MemOut[14]~reg0 ; MemOut[14] ; clock      ;
; N/A   ; None         ; 8.484 ns   ; MemOut[1]~reg0  ; MemOut[1]  ; clock      ;
; N/A   ; None         ; 8.481 ns   ; AC[2]~reg0      ; AC[2]      ; clock      ;
; N/A   ; None         ; 8.471 ns   ; MemOut[15]~reg0 ; MemOut[15] ; clock      ;
; N/A   ; None         ; 8.248 ns   ; PC[0]~reg0      ; PC[0]      ; clock      ;
+-------+--------------+------------+-----------------+------------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+-------------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To           ; To Clock ;
+---------------+-------------+-----------+-------------+--------------+----------+
; N/A           ; None        ; 0.336 ns  ; MemData[15] ; IR[15]~reg0  ; clock    ;
; N/A           ; None        ; -1.480 ns ; MemData[15] ; MBR[15]~reg0 ; clock    ;
; N/A           ; None        ; -3.909 ns ; MemData[4]  ; IR[4]~reg0   ; clock    ;
; N/A           ; None        ; -3.934 ns ; MemData[10] ; IR[10]~reg0  ; clock    ;
; N/A           ; None        ; -4.055 ns ; MemData[3]  ; IR[3]~reg0   ; clock    ;
; N/A           ; None        ; -4.080 ns ; MemData[5]  ; MBR[5]~reg0  ; clock    ;
; N/A           ; None        ; -4.081 ns ; MemData[7]  ; IR[7]~reg0   ; clock    ;
; N/A           ; None        ; -4.129 ns ; MemData[9]  ; IR[9]~reg0   ; clock    ;
; N/A           ; None        ; -4.155 ns ; MemData[5]  ; IR[5]~reg0   ; clock    ;
; N/A           ; None        ; -4.164 ns ; MemData[8]  ; IR[8]~reg0   ; clock    ;
; N/A           ; None        ; -4.180 ns ; MemData[0]  ; IR[0]~reg0   ; clock    ;
; N/A           ; None        ; -4.307 ns ; MemData[12] ; IR[12]~reg0  ; clock    ;
; N/A           ; None        ; -4.321 ns ; MemData[13] ; IR[13]~reg0  ; clock    ;
; N/A           ; None        ; -4.348 ns ; MemData[6]  ; IR[6]~reg0   ; clock    ;
; N/A           ; None        ; -4.351 ns ; MemData[14] ; IR[14]~reg0  ; clock    ;
; N/A           ; None        ; -4.352 ns ; MemData[7]  ; MBR[7]~reg0  ; clock    ;
; N/A           ; None        ; -4.353 ns ; MemData[4]  ; MBR[4]~reg0  ; clock    ;
; N/A           ; None        ; -4.420 ns ; MemData[1]  ; IR[1]~reg0   ; clock    ;
; N/A           ; None        ; -4.447 ns ; MemData[10] ; MBR[10]~reg0 ; clock    ;
; N/A           ; None        ; -4.486 ns ; MemData[3]  ; MBR[3]~reg0  ; clock    ;
; N/A           ; None        ; -4.511 ns ; MemData[9]  ; MBR[9]~reg0  ; clock    ;
; N/A           ; None        ; -4.522 ns ; MemData[2]  ; IR[2]~reg0   ; clock    ;
; N/A           ; None        ; -4.565 ns ; MemData[6]  ; MBR[6]~reg0  ; clock    ;
; N/A           ; None        ; -4.616 ns ; MemData[11] ; IR[11]~reg0  ; clock    ;
; N/A           ; None        ; -4.844 ns ; MemData[1]  ; MBR[1]~reg0  ; clock    ;
; N/A           ; None        ; -4.941 ns ; MemData[0]  ; MBR[0]~reg0  ; clock    ;
; N/A           ; None        ; -4.998 ns ; MemData[8]  ; MBR[8]~reg0  ; clock    ;
; N/A           ; None        ; -5.578 ns ; MemData[12] ; MBR[12]~reg0 ; clock    ;
; N/A           ; None        ; -5.651 ns ; MemData[2]  ; MBR[2]~reg0  ; clock    ;
; N/A           ; None        ; -6.425 ns ; MemData[14] ; MBR[14]~reg0 ; clock    ;
; N/A           ; None        ; -6.673 ns ; MemData[11] ; MBR[11]~reg0 ; clock    ;
; N/A           ; None        ; -6.834 ns ; MemData[13] ; MBR[13]~reg0 ; clock    ;
+---------------+-------------+-----------+-------------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jun 18 19:25:09 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off orga -c orga --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 14.68 MHz between source register "MBR[1]~reg0" and destination register "AC[3]~reg0" (period= 68.13 ns)
    Info: + Longest register to register delay is 67.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 37; REG Node = 'MBR[1]~reg0'
        Info: 2: + IC(1.548 ns) + CELL(0.621 ns) = 2.169 ns; Loc. = LCCOMB_X12_Y12_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~32'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.255 ns; Loc. = LCCOMB_X12_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~34'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.341 ns; Loc. = LCCOMB_X12_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~36'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.427 ns; Loc. = LCCOMB_X12_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~38'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.513 ns; Loc. = LCCOMB_X12_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~40'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.599 ns; Loc. = LCCOMB_X12_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~42'
        Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 2.789 ns; Loc. = LCCOMB_X12_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~44'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.875 ns; Loc. = LCCOMB_X12_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~46'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.961 ns; Loc. = LCCOMB_X12_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~48'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.047 ns; Loc. = LCCOMB_X12_Y12_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~50'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 3.553 ns; Loc. = LCCOMB_X12_Y12_N22; Fanout = 12; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~51'
        Info: 13: + IC(1.037 ns) + CELL(0.319 ns) = 4.909 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]~0'
        Info: 14: + IC(0.379 ns) + CELL(0.319 ns) = 5.607 ns; Loc. = LCCOMB_X13_Y12_N2; Fanout = 15; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]'
        Info: 15: + IC(0.380 ns) + CELL(0.206 ns) = 6.193 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 12; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[85]'
        Info: 16: + IC(0.392 ns) + CELL(0.206 ns) = 6.791 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 8; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[34]'
        Info: 17: + IC(0.402 ns) + CELL(0.206 ns) = 7.399 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 6; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[1]'
        Info: 18: + IC(0.388 ns) + CELL(0.206 ns) = 7.993 ns; Loc. = LCCOMB_X13_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[0]~512'
        Info: 19: + IC(0.377 ns) + CELL(0.206 ns) = 8.576 ns; Loc. = LCCOMB_X13_Y12_N6; Fanout = 4; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4'
        Info: 20: + IC(0.371 ns) + CELL(0.206 ns) = 9.153 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[16]~514'
        Info: 21: + IC(0.371 ns) + CELL(0.596 ns) = 10.120 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 10.206 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5'
        Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 10.712 ns; Loc. = LCCOMB_X13_Y12_N26; Fanout = 6; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6'
        Info: 24: + IC(0.402 ns) + CELL(0.206 ns) = 11.320 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[32]~517'
        Info: 25: + IC(1.120 ns) + CELL(0.596 ns) = 13.036 ns; Loc. = LCCOMB_X13_Y13_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 13.122 ns; Loc. = LCCOMB_X13_Y13_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 13.208 ns; Loc. = LCCOMB_X13_Y13_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~7'
        Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 13.714 ns; Loc. = LCCOMB_X13_Y13_N14; Fanout = 7; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[4]~8'
        Info: 29: + IC(0.410 ns) + CELL(0.370 ns) = 14.494 ns; Loc. = LCCOMB_X13_Y13_N0; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[48]~521'
        Info: 30: + IC(0.372 ns) + CELL(0.596 ns) = 15.462 ns; Loc. = LCCOMB_X13_Y13_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[1]~3'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 15.548 ns; Loc. = LCCOMB_X13_Y13_N24; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[2]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 15.634 ns; Loc. = LCCOMB_X13_Y13_N26; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[3]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 15.720 ns; Loc. = LCCOMB_X13_Y13_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9'
        Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 16.226 ns; Loc. = LCCOMB_X13_Y13_N30; Fanout = 8; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10'
        Info: 35: + IC(0.370 ns) + CELL(0.206 ns) = 16.802 ns; Loc. = LCCOMB_X13_Y13_N18; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[64]~526'
        Info: 36: + IC(0.695 ns) + CELL(0.596 ns) = 18.093 ns; Loc. = LCCOMB_X12_Y13_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[1]~3'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 18.179 ns; Loc. = LCCOMB_X12_Y13_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5'
        Info: 38: + IC(0.000 ns) + CELL(0.190 ns) = 18.369 ns; Loc. = LCCOMB_X12_Y13_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 18.455 ns; Loc. = LCCOMB_X12_Y13_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 18.541 ns; Loc. = LCCOMB_X12_Y13_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11'
        Info: 41: + IC(0.000 ns) + CELL(0.506 ns) = 19.047 ns; Loc. = LCCOMB_X12_Y13_N20; Fanout = 9; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12'
        Info: 42: + IC(0.422 ns) + CELL(0.370 ns) = 19.839 ns; Loc. = LCCOMB_X12_Y13_N28; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[81]~531'
        Info: 43: + IC(2.503 ns) + CELL(0.621 ns) = 22.963 ns; Loc. = LCCOMB_X36_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 23.049 ns; Loc. = LCCOMB_X36_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7'
        Info: 45: + IC(0.000 ns) + CELL(0.190 ns) = 23.239 ns; Loc. = LCCOMB_X36_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 23.325 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 23.411 ns; Loc. = LCCOMB_X36_Y12_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 23.917 ns; Loc. = LCCOMB_X36_Y12_N20; Fanout = 10; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14'
        Info: 49: + IC(0.425 ns) + CELL(0.370 ns) = 24.712 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[96]~539'
        Info: 50: + IC(0.614 ns) + CELL(0.596 ns) = 25.922 ns; Loc. = LCCOMB_X35_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 26.008 ns; Loc. = LCCOMB_X35_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 26.094 ns; Loc. = LCCOMB_X35_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 26.180 ns; Loc. = LCCOMB_X35_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 26.266 ns; Loc. = LCCOMB_X35_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11'
        Info: 55: + IC(0.000 ns) + CELL(0.190 ns) = 26.456 ns; Loc. = LCCOMB_X35_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13'
        Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 26.542 ns; Loc. = LCCOMB_X35_Y12_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15'
        Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 27.048 ns; Loc. = LCCOMB_X35_Y12_N18; Fanout = 11; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16'
        Info: 58: + IC(0.416 ns) + CELL(0.206 ns) = 27.670 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[113]~546'
        Info: 59: + IC(1.040 ns) + CELL(0.621 ns) = 29.331 ns; Loc. = LCCOMB_X34_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 29.417 ns; Loc. = LCCOMB_X34_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 29.503 ns; Loc. = LCCOMB_X34_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9'
        Info: 62: + IC(0.000 ns) + CELL(0.190 ns) = 29.693 ns; Loc. = LCCOMB_X34_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 29.779 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 29.865 ns; Loc. = LCCOMB_X34_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15'
        Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 29.951 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17'
        Info: 66: + IC(0.000 ns) + CELL(0.506 ns) = 30.457 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 12; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18'
        Info: 67: + IC(0.405 ns) + CELL(0.206 ns) = 31.068 ns; Loc. = LCCOMB_X34_Y12_N30; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[128]~556'
        Info: 68: + IC(0.606 ns) + CELL(0.596 ns) = 32.270 ns; Loc. = LCCOMB_X33_Y12_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3'
        Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 32.356 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 32.442 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 32.528 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9'
        Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 32.614 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11'
        Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 32.700 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13'
        Info: 74: + IC(0.000 ns) + CELL(0.190 ns) = 32.890 ns; Loc. = LCCOMB_X33_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 32.976 ns; Loc. = LCCOMB_X33_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17'
        Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 33.062 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19'
        Info: 77: + IC(0.000 ns) + CELL(0.506 ns) = 33.568 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 13; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20'
        Info: 78: + IC(1.177 ns) + CELL(0.370 ns) = 35.115 ns; Loc. = LCCOMB_X34_Y14_N26; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~566'
        Info: 79: + IC(1.098 ns) + CELL(0.596 ns) = 36.809 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~3'
        Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 36.895 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~5'
        Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 36.981 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~7'
        Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 37.067 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9'
        Info: 83: + IC(0.000 ns) + CELL(0.190 ns) = 37.257 ns; Loc. = LCCOMB_X33_Y13_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 37.343 ns; Loc. = LCCOMB_X33_Y13_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 37.429 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15'
        Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 37.515 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17'
        Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 37.601 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19'
        Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 37.687 ns; Loc. = LCCOMB_X33_Y13_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21'
        Info: 89: + IC(0.000 ns) + CELL(0.506 ns) = 38.193 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 14; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22'
        Info: 90: + IC(1.477 ns) + CELL(0.206 ns) = 39.876 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[160]~577'
        Info: 91: + IC(0.678 ns) + CELL(0.596 ns) = 41.150 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[1]~3'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 41.236 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[2]~5'
        Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 41.322 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~7'
        Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 41.408 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~9'
        Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 41.494 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~11'
        Info: 96: + IC(0.000 ns) + CELL(0.190 ns) = 41.684 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~13'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 41.770 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15'
        Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 41.856 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17'
        Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 41.942 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 42.028 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 42.114 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23'
        Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 42.620 ns; Loc. = LCCOMB_X33_Y14_N26; Fanout = 15; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24'
        Info: 103: + IC(1.050 ns) + CELL(0.206 ns) = 43.876 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~589'
        Info: 104: + IC(0.694 ns) + CELL(0.596 ns) = 45.166 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~3'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 45.252 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~5'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 45.338 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~7'
        Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 45.424 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~9'
        Info: 108: + IC(0.000 ns) + CELL(0.190 ns) = 45.614 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11'
        Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 45.700 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 45.786 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 45.872 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 45.958 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19'
        Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 46.044 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 46.130 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23'
        Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 46.216 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25'
        Info: 116: + IC(0.000 ns) + CELL(0.506 ns) = 46.722 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 16; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26'
        Info: 117: + IC(1.123 ns) + CELL(0.366 ns) = 48.211 ns; Loc. = LCCOMB_X35_Y15_N26; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~602'
        Info: 118: + IC(0.687 ns) + CELL(0.596 ns) = 49.494 ns; Loc. = LCCOMB_X36_Y15_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~3'
        Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 49.580 ns; Loc. = LCCOMB_X36_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~5'
        Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 49.666 ns; Loc. = LCCOMB_X36_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~7'
        Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 49.752 ns; Loc. = LCCOMB_X36_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 49.838 ns; Loc. = LCCOMB_X36_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11'
        Info: 123: + IC(0.000 ns) + CELL(0.190 ns) = 50.028 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 50.114 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15'
        Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 50.200 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17'
        Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 50.286 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 50.372 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21'
        Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 50.458 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23'
        Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 50.544 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25'
        Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 50.630 ns; Loc. = LCCOMB_X36_Y15_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27'
        Info: 131: + IC(0.000 ns) + CELL(0.506 ns) = 51.136 ns; Loc. = LCCOMB_X36_Y15_N30; Fanout = 17; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28'
        Info: 132: + IC(1.175 ns) + CELL(0.370 ns) = 52.681 ns; Loc. = LCCOMB_X35_Y14_N14; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~614'
        Info: 133: + IC(1.112 ns) + CELL(0.596 ns) = 54.389 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7'
        Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 54.475 ns; Loc. = LCCOMB_X34_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9'
        Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 54.561 ns; Loc. = LCCOMB_X34_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11'
        Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 54.647 ns; Loc. = LCCOMB_X34_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13'
        Info: 137: + IC(0.000 ns) + CELL(0.190 ns) = 54.837 ns; Loc. = LCCOMB_X34_Y15_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15'
        Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 54.923 ns; Loc. = LCCOMB_X34_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17'
        Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 55.009 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19'
        Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 55.095 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21'
        Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 55.181 ns; Loc. = LCCOMB_X34_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23'
        Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 55.267 ns; Loc. = LCCOMB_X34_Y15_N24; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25'
        Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 55.353 ns; Loc. = LCCOMB_X34_Y15_N26; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27'
        Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 55.439 ns; Loc. = LCCOMB_X34_Y15_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29'
        Info: 145: + IC(0.000 ns) + CELL(0.506 ns) = 55.945 ns; Loc. = LCCOMB_X34_Y15_N30; Fanout = 18; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30'
        Info: 146: + IC(1.211 ns) + CELL(0.370 ns) = 57.526 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[224]~631'
        Info: 147: + IC(0.399 ns) + CELL(0.621 ns) = 58.546 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[1]~3'
        Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 58.632 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[2]~5'
        Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 58.718 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~7'
        Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 58.804 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~9'
        Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 58.890 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~11'
        Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 58.976 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~13'
        Info: 153: + IC(0.000 ns) + CELL(0.175 ns) = 59.151 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~15'
        Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 59.237 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17'
        Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 59.323 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19'
        Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 59.409 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21'
        Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 59.495 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23'
        Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 59.581 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25'
        Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 59.667 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27'
        Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 59.753 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29'
        Info: 161: + IC(0.000 ns) + CELL(0.190 ns) = 59.943 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31'
        Info: 162: + IC(0.000 ns) + CELL(0.506 ns) = 60.449 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32'
        Info: 163: + IC(2.185 ns) + CELL(0.621 ns) = 63.255 ns; Loc. = LCCOMB_X20_Y13_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~46'
        Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 63.341 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~48'
        Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 63.427 ns; Loc. = LCCOMB_X20_Y13_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~50'
        Info: 166: + IC(0.000 ns) + CELL(0.506 ns) = 63.933 ns; Loc. = LCCOMB_X20_Y13_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~51'
        Info: 167: + IC(2.500 ns) + CELL(0.206 ns) = 66.639 ns; Loc. = LCCOMB_X35_Y15_N0; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|quotient[3]~20'
        Info: 168: + IC(0.363 ns) + CELL(0.206 ns) = 67.208 ns; Loc. = LCCOMB_X35_Y15_N2; Fanout = 1; COMB Node = 'AC~106'
        Info: 169: + IC(0.353 ns) + CELL(0.206 ns) = 67.767 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 1; COMB Node = 'AC~107'
        Info: 170: + IC(0.000 ns) + CELL(0.108 ns) = 67.875 ns; Loc. = LCFF_X35_Y15_N11; Fanout = 35; REG Node = 'AC[3]~reg0'
        Info: Total cell delay = 35.148 ns ( 51.78 % )
        Info: Total interconnect delay = 32.727 ns ( 48.22 % )
    Info: - Smallest clock skew is 0.009 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.103 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 93; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.080 ns) + CELL(0.666 ns) = 3.103 ns; Loc. = LCFF_X35_Y15_N11; Fanout = 35; REG Node = 'AC[3]~reg0'
            Info: Total cell delay = 1.766 ns ( 56.91 % )
            Info: Total interconnect delay = 1.337 ns ( 43.09 % )
        Info: - Longest clock path from clock "clock" to source register is 3.094 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 93; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.071 ns) + CELL(0.666 ns) = 3.094 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 37; REG Node = 'MBR[1]~reg0'
            Info: Total cell delay = 1.766 ns ( 57.08 % )
            Info: Total interconnect delay = 1.328 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "MBR[13]~reg0" (data pin = "MemData[13]", clock pin = "clock") is 7.100 ns
    Info: + Longest pin to register delay is 10.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_AB9; Fanout = 2; PIN Node = 'MemData[13]'
        Info: 2: + IC(7.166 ns) + CELL(0.650 ns) = 8.750 ns; Loc. = LCCOMB_X14_Y12_N12; Fanout = 1; COMB Node = 'MBR~32'
        Info: 3: + IC(1.039 ns) + CELL(0.460 ns) = 10.249 ns; Loc. = LCFF_X12_Y12_N27; Fanout = 25; REG Node = 'MBR[13]~reg0'
        Info: Total cell delay = 2.044 ns ( 19.94 % )
        Info: Total interconnect delay = 8.205 ns ( 80.06 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.109 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 93; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.086 ns) + CELL(0.666 ns) = 3.109 ns; Loc. = LCFF_X12_Y12_N27; Fanout = 25; REG Node = 'MBR[13]~reg0'
        Info: Total cell delay = 1.766 ns ( 56.80 % )
        Info: Total interconnect delay = 1.343 ns ( 43.20 % )
Info: tco from clock "clock" to destination pin "MBR[8]" through register "MBR[8]~reg0" is 11.455 ns
    Info: + Longest clock path from clock "clock" to source register is 3.108 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 93; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.085 ns) + CELL(0.666 ns) = 3.108 ns; Loc. = LCFF_X11_Y12_N19; Fanout = 30; REG Node = 'MBR[8]~reg0'
        Info: Total cell delay = 1.766 ns ( 56.82 % )
        Info: Total interconnect delay = 1.342 ns ( 43.18 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y12_N19; Fanout = 30; REG Node = 'MBR[8]~reg0'
        Info: 2: + IC(5.027 ns) + CELL(3.016 ns) = 8.043 ns; Loc. = PIN_M19; Fanout = 0; PIN Node = 'MBR[8]'
        Info: Total cell delay = 3.016 ns ( 37.50 % )
        Info: Total interconnect delay = 5.027 ns ( 62.50 % )
Info: th for register "IR[15]~reg0" (data pin = "MemData[15]", clock pin = "clock") is 0.336 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.101 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 93; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.078 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = LCFF_X19_Y13_N29; Fanout = 7; REG Node = 'IR[15]~reg0'
        Info: Total cell delay = 1.766 ns ( 56.95 % )
        Info: Total interconnect delay = 1.335 ns ( 43.05 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.071 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_L1; Fanout = 2; PIN Node = 'MemData[15]'
        Info: 2: + IC(1.511 ns) + CELL(0.460 ns) = 3.071 ns; Loc. = LCFF_X19_Y13_N29; Fanout = 7; REG Node = 'IR[15]~reg0'
        Info: Total cell delay = 1.560 ns ( 50.80 % )
        Info: Total interconnect delay = 1.511 ns ( 49.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Sun Jun 18 19:25:10 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


