$date
	Wed Aug 20 17:06:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fibo $end
$var wire 1 ! ready $end
$var wire 20 " f [19:0] $end
$var wire 1 # done_tick $end
$var parameter 32 $ T $end
$var reg 1 % clk $end
$var reg 5 & i [4:0] $end
$var reg 1 ' rst $end
$var reg 1 ( start $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 20 ) f [19:0] $end
$var wire 5 * i [4:0] $end
$var wire 1 ' rst $end
$var wire 1 ( start $end
$var reg 1 # done_tick $end
$var reg 5 + n_next [4:0] $end
$var reg 5 , n_reg [4:0] $end
$var reg 1 ! ready $end
$var reg 20 - t0_next [19:0] $end
$var reg 20 . t0_reg [19:0] $end
$var reg 20 / t1_next [19:0] $end
$var reg 20 0 t1_reg [19:0] $end
$var integer 32 1 state_next [31:0] $end
$var integer 32 2 state_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 $
$end
#0
$dumpvars
b0 2
b1 1
b0 0
b1 /
b0 .
b0 -
b0 ,
b101 +
b101 *
b0 )
1(
1'
b101 &
0%
0#
b0 "
1!
$end
#10
1%
#20
0%
0'
#30
b100 +
b1 -
b101 ,
b1 "
b1 )
b1 0
b1 2
1%
#40
0%
#50
b11 +
b10 /
b100 ,
b1 .
1%
#60
0%
#70
b10 +
b10 -
b11 /
b11 ,
b10 "
b10 )
b10 0
1%
#80
0%
#90
b1 +
b11 -
b101 /
b10 ,
b11 "
b11 )
b11 0
b10 .
1%
#100
0%
#110
b10 1
b1 ,
b101 "
b101 )
b101 0
b11 .
1%
#120
0%
#130
b0 1
1#
b10 2
1%
#140
0%
#150
b1 1
b101 +
b1 /
b0 -
0#
b0 2
1%
#160
0%
#170
b100 +
b1 -
b101 ,
b1 "
b1 )
b1 0
b0 .
b1 2
1%
#180
0%
#190
b11 +
b10 /
b100 ,
b1 .
1%
#200
0%
#210
b10 +
b10 -
b11 /
b11 ,
b10 "
b10 )
b10 0
1%
#220
0%
#230
b1 +
b11 -
b101 /
b10 ,
b11 "
b11 )
b11 0
b10 .
1%
#240
0%
#250
b10 1
b1 ,
b101 "
b101 )
b101 0
b11 .
1%
#260
0%
#270
b0 1
1#
b10 2
1%
#280
0%
#290
b1 1
b101 +
b1 /
b0 -
0#
b0 2
1%
#300
0%
#310
b100 +
b1 -
b101 ,
b1 "
b1 )
b1 0
b0 .
b1 2
1%
#320
0%
#330
b11 +
b10 /
b100 ,
b1 .
1%
#340
0%
#350
b10 +
b10 -
b11 /
b11 ,
b10 "
b10 )
b10 0
1%
#360
0%
#370
b1 +
b11 -
b101 /
b10 ,
b11 "
b11 )
b11 0
b10 .
1%
#380
0%
#390
b10 1
b1 ,
b101 "
b101 )
b101 0
b11 .
1%
#400
0%
