INFO: [VRFC 10-2263] Analyzing Verilog file "/home/plwalker/Preston-Walker_AMT_SQUAD/AMT_SQUAD/frame_sync/pn11_tx/pn11_tx.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/plwalker/Preston-Walker_AMT_SQUAD/AMT_SQUAD/frame_sync/pn11_tx/pn11_tx.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/plwalker/Preston-Walker_AMT_SQUAD/AMT_SQUAD/frame_sync/pn11_tx/pn11_tx.srcs/sources_1/new/BestPreamble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BestPreamble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/plwalker/Preston-Walker_AMT_SQUAD/AMT_SQUAD/frame_sync/pn11_tx/pn11_tx.srcs/sources_1/new/GenerateOutput.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateOutput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/plwalker/Preston-Walker_AMT_SQUAD/AMT_SQUAD/frame_sync/pn11_tx/pn11_tx.srcs/sources_1/new/PN11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/plwalker/Preston-Walker_AMT_SQUAD/AMT_SQUAD/frame_sync/pn11_tx/pn11_tx.srcs/sources_1/new/tx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/plwalker/Preston-Walker_AMT_SQUAD/AMT_SQUAD/frame_sync/pn11_tx/pn11_tx.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
