<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html>
<head>
  <title>Kartik Nagar</title>
  <link rel="stylesheet" type="text/css" href="style.css">
</head>
<body>
  <h1>Kartik Nagar</h1>
  nagark@purdue.edu
  <p>I am a post-doctoral research associate at Purdue CS working with Prof. Suresh Jagannathan.</p>
  <p>My research interests are in Program Analysis, Formal Verification and Programming Languages. Recently, I have been working on developing automated verification techniques for programs running on distributed systems under weak consistency.</p>
  <p>I was a PhD student at Indian Institute of Science under the guidance of Prof. Y N Srikant, where I was supported by Microsoft Research India PhD Fellowship. During my PhD, I worked on the problem of statically estimating the impact of hardware caches on Worst Case Execution Time (WCET) of programs. </p>
  <h1>Publications</h1>
  <ul>
    <li> <b>Alone Together: Compositional Reasoning and Inference for Weak Isolation</b>
    <br> Gowtham Kaki, Kartik Nagar, Mahsa Najafzadeh, Suresh Jagannathan. <b>POPL 18</b>.
    <li> <b>Refining Cache Behavior Prediction Using Cache Miss Paths</b>
    <br> Kartik Nagar, YN Srikant. <b>ACM Transactions on Embedded Computing Systems (TECS)</b> (Accepted in 2017).
    <li> <b>Fast and Precise Worst-Case Interference Placement for Shared Cache Analysis</b>
    <br> Kartik Nagar, YN Srikant. <b>ACM Transactions on Embedded Computing Systems (TECS)</b> (Accepted in 2016).
    <li> <b>Path Sensitive Cache Analysis Using Cache Miss Paths</b>
    <br> Kartik Nagar, YN Srikant. <b>VMCAI 15</b>.
    <li> <b>Precise shared cache analysis using optimal interference placement</b>
    <br> Kartik Nagar, YN Srikant. <b>RTAS 14</b>.
    <li> <b>Interdependent cache analyses for better precision and safety</b>
    <br> Kartik Nagar, YN Srikant. <b>MEMOCODE 12</b>
  </ul>
</body>
</html>
