\t (00:00:01) allegro 24.1 P001 (4234998) [9/4/2024] Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Tue Jan  7 17:31:38 2025
\t (00:00:01)         Host=DESKTOP-D851ENJ User=Prometheus Pid=10396 CPUs=12
\t (00:00:01) CmdLine= C:\Cadence\SPB_24.1\tools\bin\allegro.exe -mpssession Prometheus -proj d:\projects\hardwaredesign\phd\phd.opj d:\projects\hardwaredesign\phd\allegro\phd.brd
\t (00:00:01) 
\t (00:00:01) Loading axlcore.cxt 
\t (00:00:03) Opening existing design...
\d (00:00:04) Design opened: d:/projects/hardwaredesign/phd/allegro/phd.brd
\i (00:00:04) trapsize 666
\i (00:00:04) trapsize 714
\i (00:00:04) trapsize 729
\i (00:00:04) trapsize 814
\i (00:00:04) trapsize 814
\t (00:00:04) > Sending response DoneOpenBoard
\t (00:00:04) Loading NV GPU Plugin
\i (00:00:04) trapsize 292
\i (00:00:05) placementedit 
\i (00:00:09) roam start
\i (00:00:09) roam x 16
\i (00:00:09) roam y -16
\i (00:00:09) roam x 16
\i (00:00:09) roam y -16
\i (00:00:09) roam y -16
\i (00:00:09) roam x 16
\i (00:00:09) roam x 32
\i (00:00:09) roam y -32
\i (00:00:09) roam y -16
\i (00:00:09) roam x 16
\i (00:00:09) roam y -16
\i (00:00:09) roam x 16
\i (00:00:09) roam y -32
\i (00:00:09) roam x 16
\i (00:00:09) roam y -16
\i (00:00:09) roam y -16
\i (00:00:09) roam x 16
\i (00:00:09) roam y -16
\i (00:00:09) roam x 16
\i (00:00:09) roam y -16
\i (00:00:09) roam x 16
\i (00:00:09) roam y -16
\i (00:00:10) roam y -16
\i (00:00:10) roam y -16
\i (00:00:10) roam x -16
\i (00:00:10) roam y -16
\i (00:00:10) roam x -16
\i (00:00:10) roam x -16
\i (00:00:10) roam x -16
\i (00:00:10) roam y -16
\i (00:00:10) roam x -16
\i (00:00:10) roam x -16
\i (00:00:10) roam x -16
\i (00:00:10) roam end
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 8550.73 8761.83
\i (00:00:10) trapsize 583
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 8550.73 8751.34
\i (00:00:10) trapsize 1166
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 8550.73 8739.68
\i (00:00:10) trapsize 2333
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 8569.39 8697.69
\i (00:00:10) trapsize 4665
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 8588.05 8287.15
\i (00:00:10) trapsize 9330
\i (00:00:12) drag_start grid 1455.54 15171.24
\i (00:00:13) drag_stop 15675.08 2369.92
\i (00:00:14) pick grid 17914.38 5822.17
\t (00:00:14) last pick:  17900.00 5800.00
\i (00:00:16) prepopup 8397.36 8695.94
\i (00:00:18) pop dyn_option_select '@:@Unplace component' 
\i (00:00:18) unplace component 
\i (00:00:18) setwindow form.mini
\i (00:00:18) FORM mini tree  'Components by refdes' 
\i (00:00:18) setwindow pcb
\i (00:00:18) placementedit 
\i (00:00:22) design sync eco 
\t (00:00:22) > Requesting Capture to open design
\t (00:00:22) > Response received OpenDesign is done by remote tool
\t (00:00:22) Design opened successfully
\t (00:00:22) > Requesting Capture to generate logical netlist
\t (00:00:22) > Requesting Capture to open design
\t (00:00:22) > Response received LogicalNetlistGeneration is done by remote tool
\t (00:00:22) Logical netlist generated successfully at d:\projects\hardwaredesign\phd\allegro
\t (00:00:22) > Requesting Capture to generate logical netlist
\t (00:00:22) > Response received OpenDesign is done by remote tool
\t (00:00:22) Design opened successfully
\t (00:00:22) > Generating Physical Netlist
\t (00:00:22) Starting genfeedformat...
\t (00:00:22) > Generating Physical Netlist successful
\t (00:00:22) > Generating Differences
\t (00:00:22) > Generating Differences successful
\t (00:00:22) > Displaying differences output
\i (00:00:22) QtSignal dsync_header dsync_header_filter_1 CurrentIndexChanged "*"
\i (00:00:22) QtSignal dsync_header dsync_header_filter_3 CurrentIndexChanged "*"
\t (00:00:22) > Displaying differences output successful
\t (00:00:22) > Response received LogicalNetlistGeneration is done by remote tool
\t (00:00:22) Logical netlist generated successfully at d:\projects\hardwaredesign\phd\allegro
\i (00:00:23) QtSignal DesignSyncDialog sync_button clicked
\t (00:00:23) > Sending response DoneOpenBoard
\t (00:00:23) Starting Cadence Logic Import...
\w (00:00:23) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:00:23) Opening existing design...
\i (00:00:23) setwindow form.mini
\i (00:00:23) FORM mini tree  'Components by refdes' 
\i (00:00:23) setwindow pcb
\i (00:00:23) trapsize 9330
\t (00:00:23) Placed 0 of 4 symbols.
\i (00:00:24) placementedit 
\i (00:00:31) setwindow text
\i (00:00:31) close
\i (00:00:31) setwindow form.mini
\i (00:00:31) FORM mini tree 'MULTISEL YES' 'Components by refdes' 
\i (00:00:31) setwindow pcb
\i (00:00:31) place manual 
\e (00:00:31) Cannot load symbol '1490801801'
\i (00:02:15) exit 
\e (00:02:15) Do you want to save the changes you made to d:/projects/hardwaredesign/phd/allegro/phd.brd?
\i (00:02:16) fillin no 
\t (00:02:16) Lic Summary:
[17:33:53.001208] cdslmd servers: DESKTOP-D851ENJ
[17:33:53.001208] Feature usage summary:
[17:33:53.001208] Allegro_PCB_RF  
[17:33:53.001208] Allegro_PCB_Harmony_Option  
[17:33:53.001208] Allegro_Venture_PCB_Designer  
[17:33:53.001208] PCB_design_studio  
[17:33:53.001208] Venture_PCB_Schematic  
[17:33:53.001208] Allegro_Venture_PCB_Designer2  
[17:33:53.016560]  Allegro_PCB_Productivity_TB  
[17:33:53.309623]   Allegro_X_Platinum_Layout  

\t (00:02:16)     Journal end - Tue Jan  7 17:33:53 2025
