id,sha,author,date,issue,message,file,content
0,ce5864983d9432fa8a3ce57516a89ee4156be0e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-30 15:00:10 +0200, , soc add_cpu add memory mapping override build log make exception cpunone case regular cpu provides specific mapping constraint overriding provided mapping constraint case cpunone different opposite give priority user mapping regular cpu case override done silently logged build,,
1,c80d5723c957f7b9f169c9b121891102eb231937,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-30 12:32:57 +0200, , soc add_spi_flash reduce default_divisor,,
2,610062063450cb2f37f46f971c44f0f59306447d,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 19:26:01 +0200, , bios main display flash soc capability,,
3,518a3e1f6583a636f8e024a6f03bb2d2b49c15b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 19:25:28 +0200, , liblitespi spiflash use software defined constant fix mmap renamed core,,
4,ab48461d6a1933f26671d6d006af0329b81976a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 19:24:10 +0200, , soc add_spi_flash generate useful software constant spiflash module,,
5,f0a258e0a7f3e1d6625526bef32d239c8ba5aa79,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 18:53:04 +0200, , soc add_spi_flash use cached socregion fix 981,,
6,bb9701b5f65a14e08da5402685bc3ef7a2d1f344,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 18:48:03 +0200, , soc add_spi_flash move integration code previous litex spi flash core compat,,
7,60c4a1b667b81c5d4d3dab6b8d63b457e05ce18c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 18:21:07 +0200,979, liblitespi spiflash review 979 cleanup rename optional define allow defining externally add comment rename rename instruction used quad qpi probably different chip could imagine providing litex integration based passed spi flash module,,
8,1933beadb109d4931069117c81b5ca1b9d07ff74,njoy-digital <florent@enjoy-digital.fr>, 2021-07-29 17:59:51 +0200,979, merge pull request 979 antmicro litespi qpi wip enable qpi mode liblitespi,,
9,c5b5abd1032d26879f88f0a584568935836d0937,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 17:42:07 +0200, , soc add_spi_flash rename spiflash_mmap spi_flash_core since litespi inclule mmap master interface,,
10,505c8b85d6be58b291021c8a16b0e19535715a36,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-29 17:16:38 +0200, , soc add_spi_flash reduce litespiphy default divisor max clk_freq one small fpgas running bios spi flash default divisor slowing much bios boot time reboot liblitespi auto calibration reduce default divisor avoid,,
11,14d60661b9a06ae092d3ee81fed5833db094d4dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-28 10:37:37 +0200, , software bios main generate initialization banner spiflash,,
12,8415e5d6acdf8ba35eee48489b324c281edaaa23,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-27 19:21:54 +0200, , integration soc add_spi_flash add litespi initial support enabled module provided test icebreaker mode future could probably deprecate support old spiflash core,,
13,80e9d2cea9198b38f62a68bc420328222b3b6709,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-27 16:57:08 +0200, , soc interconnect stream support case multiplexer demultiplexer required litespi one core connected phy disabling master mmap,,
14,94c934d2fbac5568cd509311aa84d3ee3f513a22,njoy-digital <florent@enjoy-digital.fr>, 2021-07-27 08:33:32 +0200,980, merge pull request 980 developandplay update blackparrot imafd update blackparrot imafd,,
15,c36e2ae4e81d75713c0b7bb3b6fb2fb3ee223818,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-07-27 00:44:15 +0200, , add imafd support,,
16,6ba514ee963ff7fa6c839aeb3089319d239ba590,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-07-27 00:42:14 +0200, , separate blackparrot code adapter code,,
17,3387853b6b8831c57ab81d56da3bc0eba757e598,njoy-digital <florent@enjoy-digital.fr>, 2021-07-26 15:01:49 +0200,977, merge pull request 977 antmicro jboc gtkw endpoint gtkwsave improved support endpoint,,
18,0a0e337754a01ebfba275a3c9300bd01f9a0e042,ilip Kokosinski <fkokosinski@antmicro.com>, 2021-07-26 10:08:55 +0200, , soc software liblitespi enter qpi mode using mx25l12833f,,
19,1ce48a973b13ab6e0434408265133bcfc28fbdbb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-26 13:38:14 +0200, , clock lattice_ecp5 fix rework output solver implementation implementation causing regression actual design rework done keep common iteration loop add iteration clko divider fall vco range iteration find clock suitable feedback use feedback clock found create least one free output available raise error,,
20,4636a841d3b8113bcc41574d0a9e57dcd607a3a3,Ädrzej Boczar <jboczar@antmicro.com>, 2021-07-08 14:43:53 +0200, , build sim gtkwave automate handling endpoint stream primitive,,
21,751e99690e34d78bedab21b723932da0b1d49444,njoy-digital <florent@enjoy-digital.fr>, 2021-07-21 19:08:18 +0200,965, merge pull request 965 ecp5 pll ecp5pll implement output solver,,
22,a782596513aef6cc9c1af40296d688adc29d922e,njoy-digital <florent@enjoy-digital.fr>, 2021-07-21 11:57:21 +0200,975, merge pull request 975 cklarhorst master soc add_sdcard fix irq code add irqs depending mode,,
23,e17a01086666c86cfbcad9e8eb0efa3231a0fe8a,hristian Klarhorst <cklarhor@techfak.uni-bielefeld.de>, 2021-07-20 21:40:18 +0200, , soc add_sdcard fix irq code add irqs depending mode,,
24,c64c6e40564daee3014a21659926a3a2b922a6ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-20 12:05:12 +0200, , cpu blackparrot map csr keep lower 128mbs soc auto allocation,,
25,1bf7abfc8af5bb31fc09365370c20b7f11c01e12,njoy-digital <florent@enjoy-digital.fr>, 2021-07-19 09:58:21 +0200,970, merge pull request 970 trabucayre openfpgaloader improves freq conversion type,,
26,e3f577e0be979eae76c546955695666498445cca,wenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>, 2021-07-17 17:02:22 +0200, , openfpgaloader improves freq conversion type,,
27,e0d5a7bff55923def45f8b1b6bf0a62eded77a31,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 19:00:50 +0200, , interconnect packet packetizer depacketizer avoid generating unaligned logic aligned,,
28,0a919e709f08b2825e86853529dea504629d4965,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 18:04:13 +0200, , interconnect packet improve packetfifo handle payload param separately useful save resource store stream params efficiently,,
29,b2f8fa5464840f51ba7d8fc783ef0fffb1463b50,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 16:48:24 +0200, , gen fhdl verilog make dict,,
30,bf52c1083feab912e0ab0de0e06427d2991575a1,njoy-digital <florent@enjoy-digital.fr>, 2021-07-15 12:18:01 +0200,969, merge pull request 969 trabucayre openfpgaloader add cable freq option,,
31,730b57d9cde01dc7844379d568481852cdb32546,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 11:06:03 +0200, , build gowin add initial timing constraint support,,
32,10ea45da55c3d9d83501342495eb3f28304615c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 10:01:52 +0200, , build microsemi common cleanup,,
33,2b393254da902902c57e906dfbafa33ef9f7f188,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 09:59:15 +0200, , build simplify attr_translate automatically default none explicitely listed attribute xilinx specific doe make sense provide fpga device,,
34,bdc32171fd70a7eb9ab6f83017a0f556c0597448,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 09:57:15 +0200, , gen fhdl verilog _printattr avoid trying translating attribute supported toolchain,,
35,4fd974be10d3a970218ac064c9c4803325af9d1d,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-15 09:36:37 +0200, , build gowin minor cleanup,,
36,3706ed74165d9d26f3f792f0937e9e373a7d34cf,wenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>, 2021-07-14 17:50:50 +0200, , cast int str,,
37,c984a4dbc8a35f8dcb9e9435109420e5552b3425,wenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>, 2021-07-14 16:48:29 +0200, , openfpgaloader add cable freq option,,
38,756503ab924e7d9900333bbf3c5054374ea38364,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-14 11:42:35 +0200, , clock gowin_gw1n add initial chip oscillator support gw1nosc device gw1n9k freq 10e6,,
39,6fc87f7c852279172a13c3f49d6f0616c8d6ae66,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-14 10:01:54 +0200, , build gowin common add ddrinput ddroutput implementation,,
40,a8cea15b95417867264c9de75fc9fc96adf32926,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-14 09:38:23 +0200, , core clock gowin_gw1n create_clkout add reset support enable default based pll lock doe seem stable use reset input,,
41,cfbc06c2977d0828175094c23e5103cdbadc404d,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-14 09:37:00 +0200, , build gowin common add implementation,,
42,fab6512928bc3d01ed670d22e973be1e5bd86d82,njoy-digital <florent@enjoy-digital.fr>, 2021-07-13 10:47:59 +0200,967, merge pull request 967 josephbushagour make generated soc.h able included assembly file,,
43,df67b65a0a5865bb44e8ba3099ff4200506a9eb5,njoy-digital <florent@enjoy-digital.fr>, 2021-07-13 10:38:40 +0200,957, merge pull request 957 pftbest fix_fst fix compile error fst trace enabled macos,,
44,c79e428fe195f357a4bf616a643250904e848188,oey Bushagour <jbushagour@google.com>, 2021-07-09 10:37:52 -0500, , add soc.h assembly,,
45,bc77aa37f0bf27c026ff68fe1dc2d477aad7d34a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-09 17:36:17 +0200, , include common fix _csr_rd_buf _csr_wr_buf sizeof buf csr_dw_bytes case shift _csr_rd_buf done buf set csr size exact multiple csr data width gap low address high one offset introduced take account,,
46,b29a99cd0b5f322ae76bf1b91c60e73d21792271,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-09 17:32:43 +0200, , liblitedram sdram.c fix computation dfii csr size necessarily multiple often case ecc example,,
47,8954041a9314c53c5f2b395aef00bd367384a2af,eorge Hilliard <thirtythreeforty@gmail.com>, 2021-07-08 08:11:47 -0500, , clock lattice_ecp5 ecp5pll consider non dpa clock feedback dynamically adjusting phase feedback cause unlock phase adjust port shared output technical way prevent allow user indicate adjust clock requesting output setting uses_dpa false consider user promised use,,
48,2b49430f2c53c4a8caa66b678af4660127b546e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-08 12:05:15 +0200, , readme.md rewrite welcome section update copyright,,
49,9a51dfb50e878c1da4342ef681e9f228b18d1d0c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-08 09:09:57 +0200, , tool litex_sim let sdramphymodel pick default setting,,
50,fced79631ed3f18baaa0e03c86bc4793012b8b70,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-07-08 09:01:01 +0200, , tool litex_sim directly integrated,,
51,34ba649f380c37ad9d9a302b6d1a260fe5c32bf9,eorge Hilliard <thirtythreeforty@gmail.com>, 2021-07-07 00:55:52 -0500, , clock lattice_ecp5 ecp5pll implement output solver reimplement configuration loop allow output used user one suitable use vco feedback new strategy first iterate requested output see used feedback source one selected output suitable attempt instantiate one feedback path selected vco frequency known attempt calculate remaining output setting addition implementation respect datasheet limit two new way respect post input divider minimum frequency 10mhz respect max output frequency 400mhz instantiated feedback output slightly unhappy seemingly repetitive loop however one slightly different sematics see way combine hinder readability,,
52,dd5413bc9f5407f0c8e9569bfa45cfbf95d779d3,njoy-digital <florent@enjoy-digital.fr>, 2021-07-06 18:51:28 +0200,964, merge pull request 964 niw increase delay tty.usbmodem macos,,
53,8b9f03efba5210780f1458a88bdc725624159139,eorge Hilliard <thirtythreeforty@gmail.com>, 2021-07-06 08:39:57 -0500, , clock lattice_ecp5 ecp5pll expose standby signal,,
54,0953c52eeada5f993052b2990e692a8cb766dd8b,oshimasa Niwa <niw@niw.at>, 2021-07-05 11:42:29 -0700, , increase delay tty.usbmodem macos problem macos usb cdc acm appears dev tty.usbmodem somehow lxterm keep failing send payload solution increase delay unknown however probably macos usb cdc acm driver implementation issue testing tested macbook air 2020 orangecrab rev.0.2 target linux litex soc bitstream build current commit load prebuild linux litex image,,
55,f9f1b8e25db6d6db1aa47a135a5f898c433d516e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-29 11:21:12 +0200, , liblitedram consider window valid indirectly seen start long enough,,
56,8192ad335f2226be1012334b57c02c522ee54b37,njoy-digital <florent@enjoy-digital.fr>, 2021-06-28 17:37:29 +0200,958, merge pull request 958 sergachev master soc interconnect axi fix valid signal connect_to_pads axi lite,,
57,65babd65009cddc59f4285f8105aea886c7b6ef0,lia Sergachev <ilia.sergachev@pm.me>, 2021-06-28 11:50:45 +0200, , soc interconnect axi fix valid signal connect_to_pads axi lite,,
58,4d959bbc813952ccb41027fb259a114cc28cf232,njoy-digital <florent@enjoy-digital.fr>, 2021-06-28 11:26:50 +0200,956, merge pull request 956 developandplay simplify blackparrot setup simplify blackparrot setup,,
59,35204225e823cce15f37c64cf5725aa21d6b0f59,adzim Dambrouski <pftbest@gmail.com>, 2021-06-27 17:34:23 +0300, , fix compile error fst trace enabled macos compile option platform,,
60,9fd9eaea073dfbef1c5185787419a3fdd77af780,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-27 01:31:05 +0200, , move patch script python data,,
61,ac217d818fadcda6e570811b6df732ff0b42b880,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-27 01:07:27 +0200, , set environmental variable python,,
62,e3f6d8349be6257449c1bd31dde9ceabd80e7043,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-26 16:30:54 +0200, , use method expand env var,,
63,b787ee4411601331b1bd5ed12dbe872b31269be0,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-26 15:38:39 +0200, , move systemverilog file python data,,
64,16b3e08c17113fd49bb72f6e30f255c9b1742cdc,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-26 15:37:17 +0200, , copy config loader python,,
65,23afca3de8b9d17546be31e53eb92992549418d8,njoy-digital <florent@enjoy-digital.fr>, 2021-06-23 19:20:51 +0200,953, merge pull request 953 developandplay blackparrot 32bit csr blackparrot 32bit csr,,
66,edc4c856151103afbc249a5f84fd7761b5edb3bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-23 11:43:41 +0200, , build lattice common add ecp5 differential output support,,
67,adb71bde8c0f2288bbd27e9fa51f375aa783aff7,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-22 23:37:24 +0200, , adjust wishbone adapter 32bits,,
68,b795f848a2cd3cac0bcce0b63c5ae381a05938df,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-22 18:43:17 +0200, , fixup blackparrot,,
69,c395a8068a211421e700e8660d2b169d9a1b2b78,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-22 16:57:00 +0200, , core prbs minor cleanup make sure generate error idle,,
70,2cd6224acfacbc45cb902a1808ef16dde6db232b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-22 12:07:39 +0200, , clock lattice_ecp5 ecp5pll add expose_dpa method dynamic phase adjustment move code,,
71,09a3ca6fd0423bd7a328034db72af229119cad08,njoy-digital <florent@enjoy-digital.fr>, 2021-06-22 12:04:20 +0200,949, merge pull request 949 zyp core clock ecp5 add dynamic phase adjustment signal,,
72,26df3fa2c47caf4a6fb143dcf39b7e76a57f50fa,njoy-digital <florent@enjoy-digital.fr>, 2021-06-22 12:03:43 +0200,952, merge pull request 952 smunaut dfu build dfuprog allow specify alt interface reboot,,
73,3d81c9a4379efb1fac654caf42f8d990fb3427f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-22 11:58:20 +0200, , build lattice pgrcmd always seems return non zero value disable check,,
74,f381cdcd1af39fd89d39d8f017d5205c54fa00be,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-22 11:57:00 +0200, , build add check parameter make check optional,,
75,38e46bb3d39b616a5c9703811c3c0facfa9f5f03,ylvain Munaut <tnt@246tNt.com>, 2021-06-21 16:12:55 +0200, , build dfuprog allow specify alt interface reboot target multiple alt setting dfu different zone flash allowing specify one flash rebooting immediately allows flash several signed sylvain munaut tnt 246tnt.com,,
76,d6f24f2f68285b72d9345b5d25cb4cf56da3c87c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-20 14:33:25 +0200, , core uart avoid reset phase signal improve timing resource ice40,,
77,4c8184fbb6f9822cb682583aea8475acce93745b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-20 08:58:45 +0200, , core uart fix refactoring typo tick bit signal thanks tnt,,
78,b58c416a2426ed9000cc887975c42e55360e8019,egard Storheil Eriksen <zyp@jvnv.net>, 2021-06-19 11:19:16 +0200, , core clock ecp5 add dynamic phase adjustment signal,,
79,e7d04a2d1b3478592ff85feb2673e3a6bee453ea,njoy-digital <florent@enjoy-digital.fr>, 2021-06-18 13:27:18 +0200,948, merge pull request 948 developandplay non interactive expose non interactive mode,,
80,7d2e19ac269d0747fb0f783d3b66e88620bdccbe,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-18 12:35:42 +0200, , enable non interactive mode,,
81,fdb278838cef6802e2401239f99bf05a5da3ecd1,njoy-digital <florent@enjoy-digital.fr>, 2021-06-18 10:40:19 +0200,881, merge pull request 881 developandplay patch add non interactive option simulation,,
82,5205356d248e1759ef792559c3fb633ae58b771b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-18 10:36:33 +0200, , tool litex_json2dts simplify switch interrupt support make similar interrupt,,
83,291374e66f243ebb3076f54dedd2a84d1fa9ec10,njoy-digital <florent@enjoy-digital.fr>, 2021-06-18 10:29:30 +0200,854, merge pull request 854 mczerski gpio_dts_irq dts gpio interrupt controller definition switch,,
84,98676162a3e240a809af61de55d81fb4156a2f74,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-18 10:19:27 +0200, , vexriscv smp review cleanup 906,,
85,58c533668c4130ca9423ec4ec62087d395aa419e,njoy-digital <florent@enjoy-digital.fr>, 2021-06-18 10:09:28 +0200,906, merge pull request 906 rdolbeau configurable tlb vexriscv improved dts,,
86,8ce7c583e61d5973a3a7a12a741df0e53ffe0992,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-18 09:58:53 +0200, , core spi add manual mode allow bulk xfers without external change also cleanup simplify bit csr description,,
87,ac73474d66f933f97c2c7073de0d4f6ab1e63e91,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-17 23:23:06 +0200, , contributor update,,
88,a4be067d91cd652f7eb3c78e156b6cfa5fce84f7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-17 23:04:28 +0200, , tool add script easily update contributor file,,
89,7179d88e8ca273c02215ee4ab956fbf0c45cec22,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-16 18:33:00 +0200, , ram lattice_nx add init parameter rename method add_init init empty call add_init automatically similar memory,,
90,869b5c24a8379360fa21f9551a797cd87f3187bc,njoy-digital <florent@enjoy-digital.fr>, 2021-06-16 18:31:00 +0200,941, merge pull request 941 danc86 nxlram initval soc core ram allow populating initial value nexus lram,,
91,b0e685115074789afca263b0a11d4a4c5aec8ed2,njoy-digital <florent@enjoy-digital.fr>, 2021-06-16 18:21:55 +0200,942, merge pull request 942 zyp allow external software package linked bios,,
92,aad64bbf9b5a5df195c86f055af77e5e6cbc1fd9,njoy-digital <florent@enjoy-digital.fr>, 2021-06-16 14:59:39 +0200,943, merge pull request 943 josephbushagour replace deprecated,,
93,deda54a9baeddeca84bb127d9049288b96fd923d,njoy-digital <florent@enjoy-digital.fr>, 2021-06-16 14:57:36 +0200,945, merge pull request 945 tcal symbiflow make force symbiflow make non parallel,,
94,e59530ab50e10ec53a9d6d27e084541867ec0b21,im Callahan <tcal@google.com>, 2021-06-15 14:49:28 -0700, , force symbiflow make non parallel signed tim callahan tcal google.com,,
95,8a644c90865249952ca953ba1e0a426f5de9840a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-15 18:10:24 +0200, , soc add_video_xy allow passing phy phy endpoint,,
96,62ea48940ade55098e9d149187e3c5e2dc990f23,oey Bushagour <jbushagour@google.com>, 2021-06-15 08:03:11 -0500, , replace deprecated,,
97,8d527a1f3fd9d03417bb4cc57556f420ab038764,egard Storheil Eriksen <zyp@jvnv.net>, 2021-06-13 14:03:43 +0200, , soc software bios allow registering init function,,
98,61636f1248501761fbe6bf0d8ee50f5379bd4aed,egard Storheil Eriksen <zyp@jvnv.net>, 2021-06-13 14:02:42 +0200, , soc integration builder allow linking external software package,,
99,be4c7cfb3419364a615d1c83c87ffab380bde752,an Callaghan <dcallagh@google.com>, 2021-06-11 16:24:29 +1000, , soc core ram allow populating initial value nexus lram design use nexus part without external memory difficult fit embedded rom program larger kib radiant infer lram refuse infer ebram many circumstance large memory tend consume huge number luts patch make possible explicitly wire lram rom populate initial value program execute directly let embed program 64kib,,
100,6b8a35a2f8e3e90f505357c73f659774ade9a6c8,unnie <bunnie@kosagi.com>, 2021-06-11 04:46:08 +0800,940, merge pull request 940 betrusted keyclear_merge breakout keyclearb pin integration elsewhere,,
101,311b633a1175aa773f44c7446acc40ef65b0fc31,unnie <bunnie@kosagi.com>, 2021-06-11 04:44:39 +0800, , breakout keyclearb pin integration elsewhere,,
102,0a932be4919ab7b6cdce05e77def94d4a1eedbbc,njoy-digital <florent@enjoy-digital.fr>, 2021-06-09 12:11:24 +0200,936, merge pull request 936 developandplay patch sync main_ram location,,
103,d5cfe09f4c8a9d5f56aedaa7b5371cf3e955976e,njoy-digital <florent@enjoy-digital.fr>, 2021-06-09 09:03:57 +0200,931, merge pull request 931 madscientist159 add 1920 1200 mode add 1920x1200 rbv2 litex video mode,,
104,8cdb0b8db37caee9b2f979834389554792c177b6,njoy-digital <florent@enjoy-digital.fr>, 2021-06-09 08:58:28 +0200,932, merge pull request 932 developandplay patch fix base_address,,
105,5061a368daa9028c7720f10aec25286e09687099,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-09 08:25:23 +0200, , core video regroup vga dvi phy videogenericphy support variation positive negative hsync vsync etc ...,,
106,e0352a1f0f827a8f086a49b992e963adcdd256d8,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-09 03:36:32 +0200, , sync main_ram location rocket blackparrot main_ram start 0x80000000 vexriscv main_ram start 0x40000000,,
107,25ead1ad693d88b0af362c112998531549e01da6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-08 18:58:08 +0200, , interconnect stream add gate,,
108,bd1463514b32bee13d70fac67e3a4f105e699738,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-08 10:49:28 +0200, , litex_setup remove travis specific code longer run travis,,
109,f2caeaf83acb12ae52f047627713db51bbb30942,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-06-08 00:51:11 +0200, , fix base_address fix origin none due http github.com litex hub litex board commit ba01776,,
110,47c19933fa8b184eb96b7ace75f2b556f988d432,aptor Engineering Development Team <support@raptorengineering.com>, 2021-06-07 14:25:24 -0500, , add 1920x1200 rbv2 litex video mode tested raptor sparrowhawk,,
111,a064e9d0486821f09aa477834edffdabc62e0db4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-02 10:46:53 +0200, , soc interconnect wishbone fix sel propagation upconverter thanks dolu1990,,
112,0b329c3dcef89043d6e4cb47d54973b19039bcbe,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-01 10:41:35 +0200, , tool litex_json2dts add initial usb ohci support,,
113,acebc949c685e85d05311266e9859c2020dcb186,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-01 10:29:49 +0200, , litex_setup add usb ohci pythondata,,
114,a17ded2ce6c8e72ffac6e400848f60826082a3eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-01 10:28:30 +0200, , soc core add initial usb ohci core wrapper,,
115,6c8e839cef74279b3f6ef5b72263f205ecd8af9c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-06-01 10:26:18 +0200, , soc core freqmeter minor simplification,,
116,26db10701acdfaf1d3533769b7c5020e0c0d6fc7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-28 11:11:19 +0200, , integration soc connect uart fifo instead source allow uart displayed terminal auto flush,,
117,ad1fe143cc32017589976b0934ffe73e696af9e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-28 11:01:08 +0200, , core uart cleanup code add optional automatic flush socs uart phy managed externally bridge necessarily want uart wait phy ready stall cpu want let cpu print uart connect useful handle backpressure connected possible calling method soc sys_clk_freq,,
118,f6b2135cc9b638f97a53be984f48e0a852929568,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-27 19:37:51 +0200, , test test_timer update,,
119,d11dc0b503c7b6d6086e8deb0cb5d73fb5553604,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-27 19:33:29 +0200, , libbase memtest print size digit decimal point,,
120,9b85769499b4daa336dd842acb54d98bed4dba9a,njoy-digital <florent@enjoy-digital.fr>, 2021-05-27 18:50:24 +0200,923, merge pull request 923 gsomlo gls fix gcc warn software lib address gcc warning,,
121,d7f4293743c4997cd4026ce4024be05230e061a7,njoy-digital <florent@enjoy-digital.fr>, 2021-05-27 18:49:45 +0200,924, merge pull request 924 developandplay patch use add_etherbone simulation,,
122,34df4541575cc7d61c2c1b3a790abe168397e4cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-27 18:47:40 +0200, , core timer uart use edge rising timer uart make code easier understand,,
123,9a24034d1d0a2f7950bd131571e1d77e27e582c3,abriel Somlo <gsomlo@gmail.com>, 2021-05-26 10:26:02 -0400, , software lib address gcc warning fix gcc warning use unsigned long represent memory address remove static definition cdelay called multiple file,,
124,c17421bccb08ea3db41dccab9523d2fd00052b55,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-05-26 23:18:22 +0200, , use add_etherbone simulation fix working analyzer example wiki,,
125,5fd215fe3a16b8f604fa2d61f49e03d89bc28007,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-26 18:34:22 +0200, , soc interconnect stream pipeline improve comment,,
126,b1d8fe61f8613babeb486877a094bff759e31fd0,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-20 08:37:35 +0200, , core cpu add initial femtorv support femtorv minimalist risc cpu design process documented available http github.com brunolevy learn fpga cpu nice way discover learn risc litex support useful learn integrate custom cpu litex support femtorv directly usable litex sim litex_sim cpu type femtorv also enable use board available litex board repository tested yet python3 cpu type femtorv build,,
127,d3560e57729493320fe28c7334bebaffbea73d22,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-25 10:28:56 +0200, , liblitedram sdram.c update return value changed also required update,,
128,8085cc3c971fe0b9af59e029c4ce16859a26709d,njoy-digital <florent@enjoy-digital.fr>, 2021-05-25 08:41:13 +0200,915, merge pull request 915 zyp software liblitespi remove manual mode control,,
129,c06bd2c77d023aab739f056d31fecef0a53de283,omain Dolbeau <romain@dolbeau.org>, 2021-05-08 07:39:13 -0400, , make tlb size configurable litex expand dts include cache tlb topology cpu generate required information vexriscv,,
130,5e40709cbcd263926b04b4fa0fd602a0c13872ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-22 12:15:24 +0200, , readme.md irc channel moved moved irc.libera.chat http libera.chat litex due staff issue,,
131,55344b4c14889efddb0cd7c6fb434acb988797bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-19 22:31:35 +0200, , core clock xilinx add power support,,
132,cbb75b852e00382627ea3332ab1f36200b9c9020,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-19 22:20:04 +0200, , core clock xilinx cosmetic cleanup instance,,
133,12b27f961ccfa8bab107545451f78edd33d1b1e9,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-19 11:05:51 +0200, , software liblitedram fix compilation design without sdram,,
134,aa2622b1f511db1244e343b1e6a22c7db72e3efd,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-18 11:36:19 +0200, , software liblitedram add missing ifdef sdram_debug fix compilation large dram sdram_dbg seems current limitation databits sdr databits ddr supported,,
135,beac24b796858f2b5d964396e8e560778bf9cf61,njoy-digital <florent@enjoy-digital.fr>, 2021-05-18 10:38:25 +0200,918, merge pull request 918 antmicro jboc sdram leveling attempt improve dram leveling robustness,,
136,4886623df64f4fc9ccfee05336b38f6aeddc9259,njoy-digital <florent@enjoy-digital.fr>, 2021-05-18 10:31:33 +0200,917, merge pull request 917 antmicro jboc sdram dbg add utility debugging dram problem,,
137,ccc2550426689a2a2a101a9cd6e65dae6aee6fe9,njoy-digital <florent@enjoy-digital.fr>, 2021-05-18 10:22:15 +0200,916, merge pull request 916 antmicro jboc memtest config make memtest_data configurable,,
138,93f357d8530b6ec952faffffb438a1d97c2c8bb2,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 14:53:04 +0200, , soc software liblitedram make leveling score robust counting number bitslips,,
139,50805797c6aa300193c322191b1887d0b9f2df2c,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 14:47:15 +0200, , soc software liblitedram optional write latency calibration debug output,,
140,1f2b8621fec8cee607ebf8c88e35c75c23cd5f48,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 14:38:35 +0200, , soc software liblitedram add sdram_debug command,,
141,e5c1482572331fb12dc4f59d5d170d4518549738,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 14:18:18 +0200, , soc software liblitedram add sdram debugging utility,,
142,cd6f98c4c887c4981ed00075b9920c27be45e505,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 14:11:10 +0200, , soc software liblitedram use updated interface,,
143,33fb48584b782bfeb117d2613bae2e0ad8110950,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 13:56:31 +0200, , soc software libbase add option read retries memtest_data,,
144,d610c9da44769f2972dae34699677e950ce43626,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 13:47:59 +0200, , soc software libbase limit number error printed using memtest_ _debug,,
145,422c35693084d0f4d84b9415f8f52390bea00541,egard Storheil Eriksen <zyp@jvnv.net>, 2021-05-17 13:36:22 +0200, , software liblitespi remove manual mode control,,
146,b90d0bd1f7deb6258e6e45a3e1e32808dd0a8a4a,Ädrzej Boczar <jboczar@antmicro.com>, 2021-05-17 13:42:44 +0200, , soc software libbase make memtest_data configurable add on_error callback,,
147,13979a43b716295f941cd85c1aac773a1fd217aa,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 12:04:37 +0200, , soc add_cpu fix simplify cfu integration,,
148,d0e8de077c7e3bff9dd4bbb4a8c683009550d264,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 11:42:01 +0200, , soc soccontroller add separate field soc cpu reset discussed 909 specific case interesting able keep cpu reset rest soc still operating peripheral bridge thesis change old behaviour preserved full soc reset exception writing mandatory separate field specific cpu reset added soc reset pulse otherwise system would stuck reset cpu reset based register value pulse hold,,
149,06f465817437ce25ab7bc4e7385188fee33404c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 10:51:54 +0200, , cpu specify clock domain improve readability,,
150,78bdde04246710afde40c7e814e2946f02ca02bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 10:01:41 +0200, , cpu vexriscv simplify cfu integration use cfu.v default cfu specified rename argument cpu cfu,,
151,87bb10f43bbda375c2ec92f48de9c2af02783045,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 09:58:46 +0200, , change start listing change next release,,
152,a6c37df1750decb0802ce9eb3ab44689f9c10891,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 09:55:28 +0200, , soc_core improve readability move rom initialization soccore integrated rom file args also renamed integrated rom init simplify support str list,,
153,dd72b1acfe8f817693aa414a0398d91edfb2cb90,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 09:53:40 +0200, , soc add_cpu add kwargs support,,
154,298f65e78ee9f730101383e830c30139ef7854e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-17 08:54:53 +0200, , cpu vexriscv change method order improve readability,,
155,fc0e1440c5d54d346e9963713435026ddb3fd724,njoy-digital <florent@enjoy-digital.fr>, 2021-05-17 08:43:38 +0200,908, merge pull request 908 antmicro cfu integration add cfu integration,,
156,1571da49899cf6b0657e31dfc5000b6428232ce8,yp <zyp@jvnv.net>, 2021-05-17 08:30:38 +0200, , software liblitespi fix speed test 911 patch loop would finish lowest_div either set first failing value even succeeded fix test pas itâ end incrementation patch also skip retesting original value retest failed lowest_div would incremented past original value could potentially wrap around,,
157,d5dab98a2cb8ae597a18c130832e15b075a1dfa9,obert Szczepanski <rszczepanski@internships.antmicro.com>, 2021-05-10 19:59:38 +0200, , add cfu integration,,
158,53982acd9f448f365da337b0e2f3eb2db7428f73,unnie <bunnie@kosagi.com>, 2021-05-07 14:17:49 +0800,862, i2s fix sample sync correct edge 904 resolve issue 862 add description soc.svd issue description provided simply would put description tag break compatibility program insert somewhat useful default description including timestamp word litex soc i2s fix sample sync correct edge original path implementation sample sync falling edge convenience fact teh data must also change falling edge work codec 40ns max delay spec sync also slightly asymmetric sync edge sync signal also wclk lrclk depending doc read sync spec supposed change falling edge extra delay enough cause sync introduce occassional bit frame shift audio fix sample sync rising edge still change data falling edge thus allowing implementation sync quite loose timing relative everything else case tlv320aic3200,,
159,01a7ff44d26deec9083182660aa0dc63288fada8,njoy-digital <florent@enjoy-digital.fr>, 2021-05-07 08:16:55 +0200,905, merge pull request 905 hansfbaier master lattice programmer.py add icesugar programmer,,
160,5fd1cae618b91f139e6b99b0c38a296996a7093e,ans Baier <hansfbaier@gmail.com>, 2021-05-07 10:55:48 +0700, , lattice programmer.py add icesugar programmer,,
161,34ed5672c3e609ac0ce2759670d17b38b32c149c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-06 15:41:25 +0200, , tool litex_server litex_term add jtag chain argument,,
162,24105f12d5bddbee8f31fc9b51aeeb297aff21ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-06 15:25:18 +0200, , openocd stream expose chain parameter,,
163,aea1e7fb20249522635519b28125b2518329a344,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-06 14:58:47 +0200, , jtag jtagbone expose chain parameter,,
164,3ce5f3867a62464a65422203a892f7fcd5c2ad1c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-06 10:50:29 +0200, , core video add refclk support none differential single ended,,
165,bfb90f56251abb0b7164ec3506069591759c2998,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-05 18:12:10 +0200, , soc core video add series hdmi phy gtps validated decklink mini monitor 1080p60 allow uhd still fixed thing provide good basis ...,,
166,d6084cd1f92b54e8a87ef15a38de9c64046e2b4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-03 11:59:42 +0200, , change add 2021.04 change,,
167,1d21a9007680c15e2d71a637310562ea23ba7ef4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-05-03 10:32:43 +0200, , software liblitespi fix compilation warning,,
168,c3f4da4376bddbed67845d8a2c6950dc6b42030e,njoy-digital <florent@enjoy-digital.fr>, 2021-05-03 10:13:52 +0200,902, merge pull request 902 tcal radiant lse add lse synth mode alternative radiant toolchain,,
169,dcd13d27ef9a606eb0de6c51c56ed623e29312b1,im Callahan <tcal@google.com>, 2021-05-01 21:12:56 -0700, , add lse synth mode option radiant signed tim callahan tcal google.com,,
170,fb8f45be7330fd75757bdff9fcaf72ddc882383f,njoy-digital <florent@enjoy-digital.fr>, 2021-04-30 12:30:35 +0200,901, merge pull request 901 stffrdhrn litex sdcard irq integration soc wire sdirq cpu,,
171,59b968decc3b354b9241028136a61684ba8185f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-30 12:22:59 +0200, , core clock gowin_gw1n fix indent,,
172,5dc3ad3b29f60010cee2221137693d1f56ce2878,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-30 12:16:49 +0200, , soc core spi spislave minor cleanup,,
173,75bb78a4137df18fdfce4702267d47ecf044be1b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-30 11:31:04 +0200, , core clock add initial gowin gw1n pll support limited one output clock supporting phase duty cycle adjustements,,
174,fefc5aae664629788a7082bec623985bce80de75,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-29 10:40:24 +0200, , core video videovgaphy add optional clk support lcd display almost vga compatible active low hsync vsync require clock,,
175,87ebdea5a736fe85d5050ef4b4694c1dc2660e52,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-29 11:47:58 +0200, , software libliteeth add optional support allow disabling software reset wanted using hybrid liteethmac since interrupt hardware udp stack,,
176,a9e935e61a15586300ff1a5deca4242378c87794,tafford Horne <shorne@gmail.com>, 2021-04-29 17:52:17 +0900, , tool litex_json2dts add interrupt setting sdcard,,
177,dc1a4c5380be351387b1cd48dd15ee1bffaf5857,tafford Horne <shorne@gmail.com>, 2021-04-29 17:18:40 +0900, , integration soc wire sdirq cpu working testing patch http github.com litex hub linux pull linux patch take advantage sdcard interrupt track transfer finish however seems interrupt connected cpu patch doe allowing directly register eventmanager module irq handler,,
178,11f091d4cf4f3383cb6d1c532b6209b76fbb9d08,im Ansell <me@mith.ro>, 2021-04-28 15:28:19 -0700,900, merge pull request 900 stffrdhrn rom 128k integration soc_core increase default rom size 128k,,
179,2f96cf021ce9f542673cbe0d1137536ad02c38e9,tafford Horne <shorne@gmail.com>, 2021-04-29 06:52:49 +0900,893, integration soc_core increase default rom size 128k recent bios change default rom size mor1kx built pass 64k boundary build fails since 128k default soft limit rom get resized actual rom requirement relatively safe note rom configured full 128kb allocated fix 893,,
180,9098f5553c7b6c9edc9f40137ff91b6481fff10c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 17:21:04 +0200, , software liblitedram add liblitedram prefix includes use copy bist.c sdram.c externally,,
181,bb355a773a92a0204de7cf85eb954bcd6c850ca9,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 16:58:11 +0200, , integration soc video allow passing timing str tuple name dict passed str timing dict extracted passed tuple custom dict directly passed vtg,,
182,c4e8e44cd91159a30619b145e3d01b4d1872e7ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 16:55:27 +0200, , core video allow passing custom dict allow listing classical video timing core let user provide timing specific configuration,,
183,da1092d9c0adad62a58d40ace7163249765d9d1d,njoy-digital <florent@enjoy-digital.fr>, 2021-04-28 15:44:49 +0200,896, merge pull request 896 danc86 nodefaultlibs soc software link compiler instead,,
184,f7b615ffab23b3dc6edbcc64031b5780634dab7b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 14:41:54 +0200, , software liblitedram sdram.c avoid direct dqs training ultrascale ultrascale seems cause issue configuration module also add delay similar read_leveling reset inc function,,
185,dc4f9772baabb406c8b3ca948663b9ec78111f96,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 14:15:48 +0200, , software liblitedram sdram.c move common centering function separate section,,
186,19d16fa27f583a6d6cfaa159a9a0ef3e3edd4259,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 11:23:34 +0200, , software liblitedram sdram update best_count error best_error,,
187,c50989be8e03a01bf978b3aec4a065effd81391b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 11:22:07 +0200, , software liblitedram sdram add sdram_tck_taps variable use internally avoid needed access csrs,,
188,87c0e30cef1a6dc50753d4ca355ba62b7c97a315,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-28 10:45:35 +0200, , software liblitedram sdram.c remove residual wrap around code fix space tab,,
189,74c42a55e2ac4fcb35892cc5c58d208fef81e353,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-27 18:59:54 +0200, , tool litex_json2dts framebuffer use,,
190,a3f3d8f08f31fc4348873aacb438169c1e869117,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-27 16:33:40 +0200, , software liblitedram sdram fix compilation warning,,
191,c4195254edbd8991305001c2a728c04028adfc4a,njoy-digital <florent@enjoy-digital.fr>, 2021-04-27 13:30:03 +0200,897, merge pull request 897 antmicro jboc dqs training software liblitedram use single iteration dqs training,,
192,ad23130a9ac8acad8d165dafa4c25cadcd38549b,Ädrzej Boczar <jboczar@antmicro.com>, 2021-04-27 10:54:32 +0200, , software liblitedram use single iteration dqs training,,
193,020466a43e9fd5cce3a9477dcc95fc019a0b0688,an Callaghan <dcallagh@google.com>, 2021-04-27 15:31:23 +1000, , soc software link compiler instead linker doe actually recognise nodefaultlibs compiler option prior binutils 2.36 treated nodefaultlibs string short option ignored unrecognised starting binutils 2.36 report error instead riscv64 unknown elf error unable disambiguate nodefaultlibs mean nodefaultlibs see also http sourceware.org bugzilla show_bug.cgi 27050 fix 825,,
194,4c26dbe98f826da1732dc0bd99a48e3f7cfd43c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-26 18:37:40 +0200, , core cpu microwatt map csr xics keep lower 128mbs soc auto allocation,,
195,9a82fd1d543de3f1e152cbb782ebf3cb6f5d9cf6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-26 18:33:50 +0200, , tool litex_sim use automatic ethmac allocation,,
196,48ec20e2efdb5ed6a48a36c7c49f12ac6e40c8a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-26 17:24:53 +0200, , software liblitedram sdram remove wrap around adding wrap around capability discussed implemented done carefully since relation total delay compensated delay sdram clock period implemented also produced confusing value log  read leveling delay delay delay delay delay delay delay delay best b01 delay delay delay delay delay delay delay delay delay best b01 delay switching sdram hardware control confusing,,
197,a6c5fd7aed9e49b478595199728d910f97d7d031,njoy-digital <florent@enjoy-digital.fr>, 2021-04-26 11:19:44 +0200,891, merge pull request 891 antmicro crosslink fix sdr buffer lattice crosslink fix clock port name sdr impl,,
198,65a4886b722a5a4da45d7ab1858a03e940ff45c9,njoy-digital <florent@enjoy-digital.fr>, 2021-04-26 10:59:53 +0200,892, merge pull request 892 jluebbe bios bios support passing tftp filename netboot command,,
199,f4c9bf06662985d40dba238fa1bede312eb60563,an Luebbe <jlu@pengutronix.de>, 2021-04-25 20:39:41 +0200, , bios support passing tftp filename netboot command signed jan luebbe jlu pengutronix.de,,
200,54f729fbc1728de90f0ffbdfd32935153111acb4,arol Gugala <kgugala@antmicro.com>, 2021-04-25 19:47:30 +0200, , lattice fix port name sdr impl signed karol gugala kgugala antmicro.com,,
201,22d763ee11d62d53019962319fbd739a841c92ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-23 19:33:51 +0200, , tool litex_sim remove self.add_csr call longer required,,
202,8c8c1fe6e0d6ffc6d5439d84582176e97cba87b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-23 16:23:30 +0200, , tool litex_sim fix cpu configuration allow list supported cpu listed invalid cpu_type provided,,
203,116c2f15494af7cd51af74569f122ee245fd6eb4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-23 16:16:31 +0200, , core cpu cosmetic cleanup,,
204,fe7029a7e03b7f93c236ec798b51a461381e8d7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-22 17:06:21 +0200, , software liblitedram add missing read window centering selecting bitslip write dqs training,,
205,447d2648e867de609ccdacef4886f60020c330f7,njoy-digital <florent@enjoy-digital.fr>, 2021-04-22 17:08:08 +0200,884, merge pull request 884 antmicro jboc dqs training write dqs training,,
206,0ed7852779fd0d8185e784b103116ca21cecb571,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-22 17:05:07 +0200, , tool litex_term add time.sleep bridgeuart avoid high cpu usage,,
207,75045914b4728ce73f05c8871258c053d7b848fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-22 17:04:30 +0200, , global bump copyright year,,
208,b55af2156ba3380a7bed9eafeb33c64304179440,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-21 13:38:00 +0200, , soc add_sdcard fix cmd_done signal,,
209,482bd61ea54ba8b9210fc6954571983c9174df70,njoy-digital <florent@enjoy-digital.fr>, 2021-04-21 11:00:55 +0200,887, merge pull request 887 paulusmack master integration soc add_sdcard add interrupt command completion,,
210,e6765f847dfa883a60f0f45bc4460241641bbe5c,aul Mackerras <paulus@ozlabs.org>, 2021-04-17 09:28:08 +1000, , integration soc add_sdcard add interrupt command completion useful long running command generally particular without data transfer erase level sensitive interrupt make little harder lose interrupt due incorrect programming signed paul mackerras paulus ozlabs.org,,
211,2ac7e0b97825c2ecb45c9cadf7d5abb299672e81,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-20 14:15:55 +0200, , software liblitesdcard update litesdcard change directly supported command,,
212,b29515bd1dd07f616f2d9f1fe3ef1fbe11b735c5,njoy-digital <florent@enjoy-digital.fr>, 2021-04-20 14:30:08 +0200,885, merge pull request 885 paulusmack master software liblitesdcard tell controller wait card busy,,
213,eea63968d242020719bd6ca2c453fc959fb99969,njoy-digital <florent@enjoy-digital.fr>, 2021-04-19 18:12:01 +0200,877, merge pull request 877 rdolbeau eth_int_fix fix interrupt issue ethernet recent linux litex vexriscv smp,,
214,49c4d735c5a31766c13ee2e1a71524f41dd7edfa,aul Mackerras <paulus@ozlabs.org>, 2021-04-19 08:50:34 +1000, , software liblitesdcard tell controller wait card busy bit command register tell controller wait card indicating busy pulling dat0 line low card command app command also command use set bit command signed paul mackerras paulus ozlabs.org,,
215,2a5973b21fc002597b8a2f99deb8abf14a6c353a,Ädrzej Boczar <jboczar@antmicro.com>, 2021-04-16 15:41:24 +0200, , soc software liblitedram refactor centering code generic function,,
216,76d121ea36cffe8fb5172573158948ce6c58fabf,Ädrzej Boczar <jboczar@antmicro.com>, 2021-04-16 11:50:38 +0200, , soc software liblitedram add dqs training procedure,,
217,f310dd52f38cd56c39a2902233f9d5d796dc4160,omain Dolbeau <romain@dolbeau.org>, 2021-04-11 10:33:43 +0200, , fix interrupt issue ethernet recent linux litex vexriscv smp seems overreaching interrupt parent caused trouble interrupt routing move interrupt parent soc entry,,
218,8ef7353fe5c84d519287b8eb59130d73d934f59f,evelopandplay <34752929+developandplay@users.noreply.github.com>, 2021-04-14 13:39:47 +0200, , add interactivity option simulation,,
219,246142256b29d707b9b20ed3c4f35df833e666dd,njoy-digital <florent@enjoy-digital.fr>, 2021-04-14 08:58:42 +0200,862, merge pull request 880 betrusted issue 862 resolve issue 862 add description soc.svd,,
220,01479ed541e8ee5e3d96877c63fcc9106ae697ec,njoy-digital <florent@enjoy-digital.fr>, 2021-04-14 08:56:37 +0200,879, merge pull request 879 betrusted timer doc use autodoc timer documentation,,
221,f014e4cbd2bdf0123982025f5672fe63b57173db,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-13 13:44:12 +0200, , tool litex_client add filter parameter dump_registrers dump display filtered register litex_cli regs filter pcie_phy dump display pcie_phy register,,
222,1b78b120243a9d27391a4917ead080932906f022,unnie <bunnie@kosagi.com>, 2021-04-12 22:27:22 +0800, , resolve feedback import location,,
223,ab0aab6913a8bb232dae0b372b7fbfa814a8fe41,unnie <bunnie@kosagi.com>, 2021-04-12 22:03:58 +0800,862, resolve issue 862 add description soc.svd issue description provided simply would put description tag break compatibility program insert somewhat useful default description including timestamp word litex soc,,
224,2bb830bb69519cf06713ea2b7d5afab27a4ce7bf,unnie <bunnie@kosagi.com>, 2021-04-12 21:53:05 +0800, , use autodoc timer documentation sure nobody else saw sometime last month patch sphinx started throwing error building doc timer block problem body title none doc code try invoke method none changing doc methodology autodoc explicitly creating intro section fix,,
225,5011b564c35e2a2e95347b149848dbae5e355420,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-12 08:32:05 +0200, , integration soc add prefix build_name build_name start digit invalid verilog top level name,,
226,15cf4d75e97e183ff795c540c028153c640099fa,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-09 19:34:13 +0200, , software liblitesdcard add define allow disabling enabling multiple block writes implement multiple block writes,,
227,5cdf62136724477566842aadf5bd769457f8894a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-09 19:17:32 +0200, , software liblitesdcard add define allow disabling enabling multiple block read also use single block read block read avoid stop transmission,,
228,9bec0ce7a28afb498c7b7eb79943c270225c061a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-08 14:37:03 +0200, , soc add_ethernet add with_timestamp parameter enable timestamping use timestamp source,,
229,7caed5679027743e16091e7b0481ca796394e636,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-08 14:36:10 +0200, , core timer expose uptime_cycles allow multiple call add_uptime,,
230,dbe09341c09249db46d186487a0b4db21aceacfd,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-08 12:19:56 +0200, , soc add_pcie remove duplicate assert already checked check_if_exists,,
231,37a81b145a4caee91146ba2b101fed2171fdb4c5,njoy-digital <florent@enjoy-digital.fr>, 2021-04-07 12:17:00 +0200,875, merge pull request 875 rdolbeau json2dts add framebuffer memory reserved memory entry,,
232,e5e472d469b4aad4593ae23983db4ec7099b50aa,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-07 10:45:43 +0200, , soc software remove soccontroller dependency bios compilation,,
233,02328e5236c21b43ce8b312ff6ad378cfc5433b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-07 09:07:02 +0200, , integration soc add method check ctrl timer0 rom sram presence soc using bios,,
234,6940db77305946002edaa6f70788fce0f63ebed0,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-04-07 09:03:07 +0200, , software bios fix compilation without uart,,
235,dac6c1cbb19f737329b6b5e277bfc9c0fea13d4b,omain Dolbeau <romain@dolbeau.org>, 2021-04-06 13:44:50 +0200, , json2dts add framebuffer memory reserved memory entry linux try use something else,,
236,8db1a619f5eddead4223c508c7089fcbe4c01b8e,njoy-digital <florent@enjoy-digital.fr>, 2021-04-06 12:27:33 +0200,874, merge pull request 874 chmousset enh enh ecp5 differential input support,,
237,4500641d78b0df88ad1ce07d53a5275db02038c5,njoy-digital <florent@enjoy-digital.fr>, 2021-04-06 12:08:07 +0200,873, merge pull request 873 sthornington master fix yosys read command systemverilog source,,
238,f89492333ed732a7c7be1dba8dff5975af90dbe5,njoy-digital <florent@enjoy-digital.fr>, 2021-04-06 12:07:08 +0200,871, merge pull request 871 rdolbeau 640x480_60hz 640x480 60hz lowest bandwidth option yet,,
239,51ea0c0427271fefa40e40002da49664bb9c4a83,harles-Henri Mousset <ch.mousset@gmail.com>, 2021-04-05 17:24:51 +0200, , enh ecp5 differential input support,,
240,4b0a359675c6e35a5472b9ae9f3bdf898bf00eeb,imon Thornington <simon.thornington@gmail.com>, 2021-04-05 10:37:17 -0400, , fix yosys read command systemverilog source,,
241,3addd587b6ed7c4d7c69ef5ec032edddca851613,omain Dolbeau <romain@dolbeau.org>, 2021-04-04 17:20:53 +0200, , 640x480 60hz lowest bandwidth option yet,,
242,080ecad522ad2dec43295517f5111822022554f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-30 11:10:05 +0200, , cpu vexriscv_smp add specialization ram implementation based fpga family platform ramxilinx infered correctly intel altera device intel altera specific implementation could add specific implementation future required,,
243,70d11974fcf35c43631f5d0a926d6d2be3fa6711,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-30 10:14:10 +0200, , core video framebuffer add support video clock faster sys_clk dram data width cdc done first data width conversion done video clock domain,,
244,c182f4db5f90fe75ad1dad7f9f775415dab3f828,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-30 09:15:17 +0200, , core video add check video timing list available one supported,,
245,2ed5f14e9e2c89c2f5bb74c77d59fce389f4abd4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-29 11:26:29 +0200, , integration soc soc_core remove min data width max sdram size need configurable enforced target file,,
246,ac7857fa4f685aade3a6bbf0ef16d1d9fbb0eb31,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-29 11:25:34 +0200, , core video add workaround sdram data_width,,
247,4a29e2403c5d37747fc847a21f5aa9bfcd76014c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-29 11:22:31 +0200, , integration soc add_sdram directly use main_ram mem_map mapping available,,
248,99a26fc71065a08e78745d782973855e3715c7c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-29 10:59:32 +0200, , integration soc modify default framebuffer base address,,
249,bf999cfeac01bea30211f0f870d19d0bb521f539,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-29 10:58:31 +0200, , core video expose fifo_depth add underflow signal used investigate bandwidth issue,,
250,544c0e2c84a7e89caf87b35f627ecd339c82dcd1,njoy-digital <florent@enjoy-digital.fr>, 2021-03-28 18:54:26 +0200,867, merge pull request 867 geertu json2dts fixes2 json2dts fixes2,,
251,5231ee8022a51fca97455580b9b80ed4ec8ed685,njoy-digital <florent@enjoy-digital.fr>, 2021-03-28 18:51:03 +0200,866, merge pull request 866 shuffle2 nodep lattice diamond window build fix,,
252,24ad265a3be040625405f900d8d670f6367cb263,eert Uytterhoeven <geert@linux-m68k.org>, 2021-03-28 12:42:40 +0200, , tool litex_json2dts fix i2c node i2c f0000800 address cell required property schema documentation devicetree binding i2c litex i2c.yaml i2c f0000800 size cell required property schema documentation devicetree binding i2c litex i2c.yaml fix adding missing property signed geert uytterhoeven geert linux m68k.org,,
253,e09b2bd1c57158519eaae2e49ef6cbc306cbcefd,eert Uytterhoeven <geert@linux-m68k.org>, 2021-03-28 12:11:23 +0200, , tool litex_json2dts fix gpio node gpio f0003000 gpio controller required property schema documentation devicetree binding gpio litex gpio.yaml gpio f0003000 gpio cell required property schema documentation devicetree binding gpio litex gpio.yaml fix adding missing property signed geert uytterhoeven geert linux m68k.org,,
254,fc75e57d9a8677673c0bbd3621e2fcdc30946cc1,hawn Hoffman <godisgovernment@gmail.com>, 2021-03-27 04:36:02 -0700, , lattice use pnmainc window,,
255,e56268d41996e42d8d6128b7d16db014dafcd5be,hawn Hoffman <godisgovernment@gmail.com>, 2021-03-27 04:18:17 -0700, , require compiler_rt used,,
256,b858dd62e99d212355bb56de8204fe9b9f632684,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 23:19:08 +0100, , liblitesdcard sdcard remove divider workaround due litesdcard backpressure issue,,
257,37704195af3b5323471e67bad01209f7432fe8ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 23:17:55 +0100, , tool litex_json2dts revert previous mac0 formating thanks geertu,,
258,9d62cbf56e4d26786d2492a67dcfbc02160845bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 23:11:39 +0100, , integration soc soccsrhandler keep auto allocation mode,,
259,24ee6de5c2e6c3bf0df060af28fc95f44611d20a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 22:53:59 +0100, , core video make pin optional videodviphy,,
260,7556d551b45ebc43f64185bc62f2c6e165330f66,njoy-digital <florent@enjoy-digital.fr>, 2021-03-26 20:57:43 +0100,865, merge pull request 865 geertu json2dts fix json2dts fix,,
261,a7a70fa2f0464159781c87dd97f77900fa4de002,eert Uytterhoeven <geert@linux-m68k.org>, 2021-03-26 15:36:30 +0100, , tool litex_json2dts fix mmc node mmc f0006800 reg 4026558464 256 4026560512 256 4026562560 256 4026564608 256 long schema schema dtschema schema simple bus.yaml mmc f0006800 reg 4026558464 256 4026560512 256 4026562560 256 4026564608 256 long schema schema dtschema schema reg.yaml fix grouping tuples reg property using angle bracket signed geert uytterhoeven geert linux m68k.org,,
262,54d2578f04dcf1b6fe5c004f37ad6307c3e10ce8,eert Uytterhoeven <geert@linux-m68k.org>, 2021-03-26 15:21:54 +0100, , tool litex_json2dts fix liteuart node serial f0001000 device_type doe match regexes pinctrl schema documentation devicetree binding serial litex liteuart.yaml fix dropping offending property signed geert uytterhoeven geert linux m68k.org,,
263,bcef9a68caeea1d6ccaada6a0264bdbaecc5708e,eert Uytterhoeven <geert@linux-m68k.org>, 2021-03-26 15:08:36 +0100, , tool litex_json2dts fix plic node interrupt controller f0c00000 compatible sifive plic 1.0.0 one sifive fu540 c000 plic canaan k210 plic schema documentation devicetree binding interrupt controller sifive plic 1.0.0.yaml interrupt controller f0c00000 compatible sifive plic 1.0.0 expected schema documentation devicetree binding interrupt controller sifive plic 1.0.0.yaml interrupt controller f0c00000 address cell required property schema documentation devicetree binding interrupt controller sifive plic 1.0.0.yaml fix correcting order compatible value adding missing address cell property signed geert uytterhoeven geert linux m68k.org,,
264,610bfe4d0c52cd84159c1b4a267560c3c0ca550e,eert Uytterhoeven <geert@linux-m68k.org>, 2021-03-26 15:05:33 +0100, , tool litex_json2dts fix dts indentation replace bogus tab space drop space empty line signed geert uytterhoeven geert linux m68k.org,,
265,6b482bce548e4b5bad2526fc6d144fd0c9a8a49b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 16:25:06 +0100, , tool litex_json2dts framebuffer switch new simplified video framebuffer timing already pre initialized software configure modify change video resolution,,
266,137274dfe06ac37ea362ef853b208eae5ece0629,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 16:23:30 +0100, , integration soc use mem_map video base address default 0x4800000 pas constant software,,
267,ed1d29958a5e9dda55d1316275040eed5284050e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 16:22:12 +0100, , core video fix color ordering,,
268,714903e65b1431ae5cbb7a40db430b82cbbb790e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 11:15:27 +0100, , core video videoterminal write csi interpreter color term_mem decoding working,,
269,18f77ef378cf12012151fba77b55f376b30eac25,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 10:35:02 +0100, , core video videoterminal also clear rst fix issue line displayed previous content,,
270,438eec0268792b4ac3882fd06e0658ac7eb0c8e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-26 08:45:32 +0100, , integration soc add_sdcard remove self.csr.add false alarm also work linux litex rocket,,
271,60d518a5d36a2630ecd78a38a83f844e046ca38f,njoy-digital <florent@enjoy-digital.fr>, 2021-03-26 08:33:14 +0100,864, merge pull request 864 gsomlo gls json2dts eth json2dts.py fix mac0 reg property style consistency,,
272,c859c34844b817fdfd9a2e4032f4d280f6e9c58e,abriel Somlo <gsomlo@gmail.com>, 2021-03-25 15:50:12 -0400, , json2dts.py fix mac0 reg property style consistency assuming address size cell following equivalent reg start1 size1 start2 size2 ... startn sizen reg start1 size1 start2 size2 ... startn sizen second form appears widely used popular including output json2dts.py exception mac0 node first form patch make output generated mac0 consistent node,,
273,58701cc48cd1778cec14196d86ab4d75d7c28624,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 18:24:21 +0100, , tool litex_client use csr base base address pcie design,,
274,518aaeaacb6d728a180113a28c31834c2d38efb5,njoy-digital <florent@enjoy-digital.fr>, 2021-03-25 16:26:30 +0100,863, merge pull request 863 dolu1990 master cpu vexriscv_smp add rvc support,,
275,4246f77a97db530921b0ea27c9081db92c7caccf,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 14:53:59 +0100, , integration soc add_scard revert use self.csr.add since avoid breaking linux driver currently relies implicit ordering probably shoudln,,
276,e755a02b84948dba2506d1bf58ea969be41ee612,olu1990 <charles.papon.90@gmail.com>, 2021-03-25 14:17:19 +0100, , cpu vexriscv_smp add rvc support,,
277,aad56a047a337d5e8a3fdc8b9fa0913134b7c6dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 10:09:54 +0100, , integration soc use csr automatic allocation,,
278,aa9eb1f6a36d2147b7e03d7aaf5b65368d3e47c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 09:49:59 +0100, , integration soc add csr automatic allocation enable default allocated csrs already automatically detected allocated simply allocate automatically instead raising error also allows simplifying user code since self.csr.add self.add_csr longer required,,
279,3def6ae985a46197166b8bc3fb850d5aa01ae540,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 09:29:33 +0100, , integration soc sure add_xy method use check_if_exists improve video integration,,
280,c9ac5424f4ad19f190d4ee794f51b1282199589c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 09:13:43 +0100, , integration soc cosmetic cleanup pas,,
281,6e23fb1d99ca442326a676c7e633af763245ee12,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 08:47:05 +0100, , integration soc move identifier import add_identifier,,
282,e1b20a934ad1bce42bfc340a11ddb0c3092d093b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 08:45:55 +0100, , integation soc move videoxy import add_video_xy,,
283,1b9eefbee4f953270967c6d9cd3e157c55255c64,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 08:43:52 +0100, , integration soc move timer import add_timer,,
284,01fdca91499b7a48d2556866087fac3e255717fd,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 08:42:23 +0100, , integration soc move spimaster import add_spi_sdcard,,
285,5229727c2b1ba40d132bd72d96ee363867bb8c73,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 08:40:53 +0100, , integration soc move spiflash import add_spi_flash,,
286,c60938d7aa001d74b7b68dccd42541b25cf0db8b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 08:36:37 +0100, , integration soc ethernet simplify timing constraint,,
287,e27330b0d918aab74a6981c805bdd52199459bd1,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-25 08:23:39 +0100, , integration soc replace self.add_csr self.csr.add,,
288,36bb069b8bb999384153f708e643d714411dafaa,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 18:04:20 +0100, , interconnect packet minor cleanup,,
289,6c640b0693e719ea10234475119002b00df57685,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 17:58:13 +0100, , compat stream_sim remove todo since done,,
290,9eb318e86ab5b21db5e6e68e7e22ea2d4c98c84f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 17:56:21 +0100, , soc interconnect stream_sim move compat prevent since longer really used recommended new design,,
291,bc8974dad11e2dac4bee66e2e446123ceaf93159,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 17:26:48 +0100, , litex_sim switch soc_core_args,,
292,ee36138f75cf4c9964183309dd764f5b85b1325e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 15:05:34 +0100, , compat fix trigger notice used enable socsdram compat,,
293,50ed5e262d4803eb944c595c580341214e3238cf,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 13:39:21 +0100, , integration soc_core move sdram argument soc_core_args,,
294,ad63f8edc852084618ef0c47dfd1e4f9f6e06c19,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 13:34:47 +0100, , compat add retro compat moved,,
295,f7f277548e9f004fcdddafd6f835d156faf4626c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-24 13:24:05 +0100, , compat add litex.compat handle retro compatibility api change move integration soc_sdram compat notice yet enabled soc_sdram since target first need updated,,
296,cc02055b42f7eb924fd8c1233ff0466dc5de26d2,njoy-digital <florent@enjoy-digital.fr>, 2021-03-24 08:03:38 +0100,859, merge pull request 859 dolu1990 master soc core cpu vexriscv_smp cpu per fpu ratio,,
297,391a4429dcaa8a8f18934af20e39a3e9e4c42062,olu1990 <charles.papon.90@gmail.com>, 2021-03-23 20:05:28 +0100, , soc core cpu vexriscv_smp add cpu_per_fpu option change ratio core count fpu,,
298,9e341544d5391ace68d0f86a36601c4152feff02,njoy-digital <florent@enjoy-digital.fr>, 2021-03-23 17:02:23 +0100,858, merge pull request 858 antmicro jboc gtkwave fix gtkwave fix error prefix empty make treeopen optional,,
299,bea82efc5dd26889c0f2fbc87c90e1032c3fa48e,Ädrzej Boczar <jboczar@antmicro.com>, 2021-03-22 16:45:16 +0100, , gtkwave fix error prefix empty make treeopen optional,,
300,9113c1a2f9015e2fa86dadb4c61d1993d0e6bced,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-20 21:49:12 +0100, , core gpio gpioirq add mode csr edge change rename polarity csr edge allow interrupt change rising edge falling edge,,
301,c2f65b2b048c2638b58d1de97e0c0d76444f080c,njoy-digital <florent@enjoy-digital.fr>, 2021-03-19 09:08:44 +0100,850, merge pull request 850 dolu1990 master cpu vexriscv_smp add fpu support,,
302,db353526c11e5282cf5b5062c4622413e6863804,njoy-digital <florent@enjoy-digital.fr>, 2021-03-19 08:58:44 +0100,853, merge pull request 853 mczerski liteeth_slots liteeth allow specify nrxslots ntxslots liteeth,,
303,d0c4199096b4da074068be72a7547b3b6775f23c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-18 19:05:12 +0100, , core gpio fix gpioirq compilation tested arty import gpioin gpioin user_sw with_irq true self.add_csr gpio_in gpio_in,,
304,1bb4507d934c33ce47040c7aa91420bc61c4fa91,njoy-digital <florent@enjoy-digital.fr>, 2021-03-18 18:15:52 +0100,846, merge pull request 846 enjoy digital axi lite downconverter fix interconnect axi fix read base address,,
305,8460523f276f54057bb27f54330bcbacbe6f67e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-18 14:43:08 +0100, , core video add videoecp5hdmi phy move 10to1 serializer generic share spartan6 ecp5,,
306,e5695f99344335500093541d71186ab336f12066,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-18 13:49:50 +0100, , core video add videos6hdmiphy using stream.gearbox convertion,,
307,c01284fa23f2a5297a38dfe7e0ed68fb7bf13bb7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-18 13:48:53 +0100,849, integration soc review fix 849 fix clock domain,,
308,675349055b2f6f2129ffa1447b904742ae3fdfc2,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-18 13:47:10 +0100, , inteconnect stream increase io_lcm size io_lcm i_dw io_lcm o_dw allow supporting case,,
309,d7c0b4c111b3a75bad3bdcf3400d10cda3e6ffa3,arek Czerski <m.czerski@ap-tech.pl>, 2021-03-04 00:58:29 +0100, , dts gpio interrupt controller definition switch commit add support enabling interupts switch module declaring switch gpioin module with_irq true make dts generation add correct interrupt controller definition also switches_ngpio constant defined used specify correct number gpios dts example gpioin pad switches_pads with_irq true self.add_csr switch self.irq.add switch true switches_ngpio len switches_pads,,
310,6eaa426e37b4c9a90152f16671d00ae02a0ba05c,arek Czerski <m.czerski@ap-tech.pl>, 2021-03-11 16:19:45 +0100, , liteeth allow specify nrxslots ntxslots liteeth,,
311,6b387eb579cd24265e3af5ba34bc36140eb9046e,olu1990 <charles.papon.90@gmail.com>, 2021-03-17 13:20:45 +0100, , cpu vexriscv_smp add fpu support,,
312,a166a8dba3006886264064a8cb872b4b246ee802,njoy-digital <florent@enjoy-digital.fr>, 2021-03-16 12:51:27 +0100,849, merge pull request 849 hansfbaier add video colorbars video convenience method add color bar pattern,,
313,c071bb4ac7b23312548d2095c5c8e2802bb4f118,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-16 12:44:00 +0100, , software liblitesdcard check sdcard_switch since requesting data read transfer,,
314,f86c743c58a945ccf32a55a7ef839717c085fe71,ans Baier <hansfbaier@gmail.com>, 2021-03-16 12:35:58 +0700, , video convenience method add color bar pattern,,
315,04cb8e0e5e745e54daddf84e08deca561b7edec3,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-15 10:35:10 +0100, , core xadc review cleanup 838 rename _xadc ussysmon ussystemmonitor,,
316,367b510590cf58abe4e50b7ede16fdd8a659d65b,njoy-digital <florent@enjoy-digital.fr>, 2021-03-15 10:19:54 +0100,838, merge pull request 838 jersey99 ussysmon ussysmon sysmone1 device,,
317,13e13a094c414bfb6f075de3a285088ff259c798,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-15 10:18:12 +0100, , soc interconnect axi add axilite clock domain crossing module,,
318,11f7416e3603bf404a3c603902162cf02551e98c,njoy-digital <florent@enjoy-digital.fr>, 2021-03-12 21:49:44 +0100,847, merge pull request 847 zoobab master add support xcompiler alpine 3.13,,
319,0456de50aa766c8e4cf731605c6819a7e5cf091d,enjamin Henrion <zoobab@gmail.com>, 2021-03-12 20:13:23 +0100, , add support xcompiler alpine 3.13 problem xcompiler alpine 3.13 found solution add riscv none elf gcc add edge repository echo http alpine edge main nhttp alpine edge testing nhttp cdn.alpine linux.org alpine edge community etc apk repository apk update apk add gcc riscv none elf xcompiler found riscv none elf gcc usr bin riscv none elf gcc,,
320,1e9606f3fb9d502a9331654c336c17061d8e7cfe,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-12 12:37:35 +0100, , software liblitedram improve find_cmd_delay favor higher number valid module centered scan also add optional debug define look cmd clk centering scan  ____  ____ build hardware easily copyright 2012 2020 enjoy digital copyright 2007 2015 lab bios built mar 2021 bios crc passed 116682af migen git sha1 7014bdc litex git sha1 edcc0f88 soc cpu vexriscv 125mhz bus wishbone bit 4gib csr bit data rom 64kib sram 8kib 8kib sdram 1048576kib bit 1000mt cwl initialization initializing sdram 0x40000000 ... switching sdram software control write leveling tck tap cmd clk scan cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal cmd clk delay delay delay delay delay delay delay delay delay delay mean ideal best setting cmd clk delay tap data scan delay delay delay delay delay delay delay delay write latency calibration  read leveling delay delay delay delay delay delay delay delay best b03 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b04 delay delay delay delay delay delay delay delay delay best b05 delay delay delay delay delay delay delay delay delay best b04 delay switching sdram hardware control memtest 0x40000000 2mib ... write 0x40000000 0x40200000 2mib read 0x40000000 0x40200000 2mib memtest memspeed 0x40000000 2mib ... write speed 40mib read speed 33mib boot booting serial ... press esc abort boot completely sl5ddsmmkekro timeout boot medium found console,,
321,3cbdc567ff4c50610e3b67c8e7b4ece9fe4da628,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-12 09:42:59 +0100, , soc add init_rom initialize rom content auto_size option enable default reduce rom size length content read mode ensures integrated rom reduced minimal size build avoid adjust manually integrated rom size target,,
322,d9b6d7608c903c89ec4e69998519ffbc16875c68,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-12 09:03:17 +0100, , soc integration soc_core cleanup soccore argument,,
323,21273ffe876a8ec0e4354a89c63b782562033bf7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-11 16:20:15 +0100, , soc integration builder cleanup add comment,,
324,cba4642444fe42e8a009d3e5709e781111b0e0c2,njoy-digital <florent@enjoy-digital.fr>, 2021-03-11 13:33:15 +0100,845, merge pull request 845 meklort meklort xics fix xics disable endianness swapping,,
325,a81d1da98008e450cb8b11a4c9b9c379c1124fcd,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-11 10:19:36 +0100, , soc integration common improve get_mem_data error reporting,,
326,26f55797cca4e8bb101927d0b5fd9e8d9171c13f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-10 19:41:02 +0100, , software liblitedram make sure init_error set init_done useful standalone core user logic looking init_done init_error condition user access,,
327,da1277021a4b9d18d628a8e50cf2148dc050be4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-10 19:19:41 +0100, , build minor cosmetic cleanup,,
328,10eff37b84fe72fb2f94b26a9818cd0729bca4b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-10 18:24:55 +0100, , interconnect axi fix read base address downconverter start master addr aligned master addr,,
329,08072eb872aea79c81f54181b71e26d5f8aa5688,van Lojewski <github@meklort.com>, 2021-03-10 07:36:11 -0700, , xics disable endianness swapping endianess swapping code caused core diverge microwatt resulting xics test working http github.com antonblanchard microwatt blob master test xics xics.h byte writes writing incorrect byte remove endianswapping minimizes delta upstream xics irq.h header,,
330,c92e4cb3ca122349c27019f3715c9a2e41bf3c04,van Lojewski <github@meklort.com>, 2021-03-10 07:32:24 -0700, , xics missing static keywords irq header,,
331,9d08c65e8a96477e3b62c1a439ddf8840a12ecfb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-10 12:24:13 +0100, , build make sure constraint applied exists simulation necessarily required,,
332,ee2d373477389535ce132219d4421f4bce70c345,njoy-digital <florent@enjoy-digital.fr>, 2021-03-10 11:00:55 +0100,843, merge pull request 843 gregdavill core stream monitor fix typo,,
333,e48b269d77567e251d34bd501d8cb390a91ee675,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-10 10:47:22 +0100, , build fix use_default_clk set user provided sys_clk prevented default timing constraint generated timing constraint file,,
334,31cc7f1e428c496d3aeaba76b37170ade554955e,reg Davill <greg.davill@gmail.com>, 2021-03-10 09:11:07 +1030, , core stream monitor fix typo,,
335,0e7d8219ead8226013b75f3e15116e7e43fa5c71,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-09 13:57:48 +0100, , soc core gpio simplify gpioin irq make polarity configurable also add optional irq gpiotristate instance litex.soc.cores import gpio gpio_in_pads signal gpio.gpioin gpio_in_pads with_irq true self.add_csr gpio_in,,
336,0d8b6f8fbbedca5e3e2a84bfaf15684e825cca08,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-09 13:55:43 +0100, , add rising edge support falling rising selection,,
337,ece90059493f820b0a3a6693d1df9e7b869f4a8d,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-09 09:07:32 +0100, , cpu vexriscv core rename timer_enabled parameter with_timer consistency codebase disable timer default since increasing resource causing issue ice40 design,,
338,834c90b71fb082913e78899cd8b4705e34313336,njoy-digital <florent@enjoy-digital.fr>, 2021-03-08 16:30:22 +0100,841, merge pull request 841 gatecat radiant_pins_x build radiant skip location constraint pin,,
339,c64e2d3a8590954b50818dca285563241b452951,atecat <gatecat@ds0.me>, 2021-03-08 14:27:32 +0000, , build radiant skip location constraint pin signed gatecat gatecat ds0.me,,
340,5af8e5c9345053763f6d89764790a7fc8793b8bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-08 13:46:56 +0100, , soc add_etherbone fix udpipcore clock domain still run eth_clk even etherbone running sys_clk since data width convertion done udp,,
341,6bb0541f9ad5d30d85067a1d86415b9380397ebb,amsi Vytla <vamsi.vytla@gmail.com>, 2021-03-06 14:31:24 -0800, , remove ussysmon.py consolidated inside xadc.py,,
342,a1e54671beac463baa5809bb1192dab18cbcc4c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-06 17:36:21 +0100, , sim serial2console remove workaround since longer required generating double carrier return simulation,,
343,7e3912aaefd7dfbe2bc4680a5f4e7383e12faf98,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-06 17:31:07 +0100, , software demo make hellocpp optional build cxx avoid adding dependency optional feature,,
344,647d3eb51a4f93a286a4ecb689f256e655dc4402,amsi Vytla <vamsi.vytla@gmail.com>, 2021-03-06 08:14:13 -0800, , soc core xadc.py move ussysmon,,
345,31ac6659c95cd914f9b20532480ad4337474b458,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-05 14:30:16 +0100, , core video add videos7hdmiphy xilinx series,,
346,9624cce188f72cdbd17315fbdc15264fdd5ef0b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-05 14:25:41 +0100, , core video mode videovgaphy videodviphy add separator,,
347,0280a9dd575e9c80b907e53ad308df33800f6440,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-05 14:23:39 +0100, , soc pas clock_domain,,
348,8b531b4215decee8f46724deaa7fd6bde0129ae5,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 19:32:41 +0100, , core add code_tmds tmds encoder mixxeo litevideo,,
349,10d87e4138b88e910148569b8715a2d58c57723f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 18:22:34 +0100, , core video videophys use primitive,,
350,82d0ecd7bd376c25f1f4bfe96558596e3a2041af,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 17:55:37 +0100, , core video videoterminal add clear reset,,
351,a1e7aab35c621d6b151bb9b5a51593742ad6cae1,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 14:42:50 +0100, , core clock xilinx_usp uspidelayctrl apply usidelayctrl change,,
352,60e2d3335f6235f9bc02b3dc62eb80dbc699c6ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 14:42:03 +0100, , core clock xilinx_us remove usp module refactoring issue,,
353,2d5b4b206b4e57025e1383228fa9fa2e3f83ce24,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 12:01:32 +0100, , bios add vtg dma initialisation configures enables since parameter pre configured build,,
354,f553b5fc832b6b06ba4a1a2a875aff80603b7beb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 11:59:44 +0100, , soc core video improve cleanup disable default modify default hres vres 800 600,,
355,0ee92448b9f64d069a92f61fc337541ac8e1f9e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 11:53:43 +0100, , soc core dma add default parameter add_csr similar litedramdmas minor cosmetic cleanup also add offset csrstatus symetry default parameter allow fpga gateware behave initialization still configurable software,,
356,225a518f7ec87a77f5c3668a2a7351b85c3faf62,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-04 08:40:47 +0100, , soc core video move import avoid litedram dependency,,
357,ae5f67f6f0316cd173a8ac34da2b13048f8d45e2,amsi Vytla <vamsi.vytla@gmail.com>, 2021-03-03 14:47:52 -0800, , litex soc core ussysmon.py minor bug,,
358,1793efb50b85cc2ef847b31801d3d22258819e84,amsi Vytla <vamsi.vytla@gmail.com>, 2021-03-03 14:38:27 -0800, , litex soc core ussysmon.py dadr address space bump,,
359,ccc891699560fc2c54fa1b54c78aa325f819e4e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 19:58:11 +0100, , soc core video add initial simple core,,
360,922f85e64b5609eb74012d7bc7d883756276fe46,amsi Vytla <vamsi.vytla@gmail.com>, 2021-03-03 10:50:58 -0800, , litex soc core ussysmon.py adc transfer function,,
361,24fb153fa10500fe654c78d23e5c8f416e20daae,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 17:45:02 +0100, , soc integration add method litexsoc add new litex videoterminal core soc videovgaphy vga clock_domain vga phy self.videophy timing 800x600 60hz clock_domain vga,,
362,35ffba8801b2095edae976350d096cbf70bb30ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 16:16:51 +0100, , soc core add simple videoout core video pattern videoterminal videodviphy videovgaphy,,
363,c5ee6741a0d7787700e76716a3d1edb5f147e3cf,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 11:31:21 +0100, , software liblitedram use new dqs delay reset procedure ultrascale increment,,
364,d3407c67b189d2c338766febb3bf2c57f6f80d1d,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 09:25:38 +0100, , build sim core cast main_time vluint64_t avoid ambiguity error dump function used,,
365,134c628357b2bce4398f2f2045db5650c346cece,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 09:15:51 +0100, , core spi_flash minor cosmetic cleanup also moved end note since probably factored,,
366,61dcd1e8fd0e5728f29d2e01a7177936da53aa2f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 09:02:41 +0100, , soc core led minor cosmetic cleanup,,
367,19b1e50cbda078d9fdfb991c15a49e611d9251cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 09:01:41 +0100, , soc core icap minor cosmetic cleanup,,
368,e6f1d677e7bd04088fc51e2515857c25f96e9239,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 08:59:51 +0100, , soc core freqmeter minor cosmetic cleanup,,
369,ce5e3e3b9381b21701a1b086bbb8a5c6ba4e2255,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 08:55:37 +0100, , soc core ecc minor cosmetic cleanup,,
370,2fd7451fc92e9fa15925b680014660e2d413922b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 08:54:31 +0100, , soc core code_8b10b minor cosmetic cleanup,,
371,2e531e0ec74f79baece2dddf31f0c500fde23b24,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-03-03 08:49:47 +0100, , soc core dna add separator comment,,
372,71f7ce6a5772773164294a77ee99d9d83312be70,amsi Vytla <vamsi.vytla@gmail.com>, 2021-03-02 20:31:52 -0800, , soc core ussysmon.py xilinx xadc like thingy ultrascale device,,
373,c23e8813fc5fe98d2b25a28419ae9711caadc6b7,njoy-digital <florent@enjoy-digital.fr>, 2021-03-02 09:13:10 +0100,836, merge pull request 836 hplp master demo example,,
374,7fd39235af35bba214021410ebf6d501cb6ebb7b,ergiu Mosanu <sm7ed@virginia.edu>, 2021-03-02 01:31:46 -0500,1, merge pull request hplp cppdemo demo basic example,,
375,769f36d468735faf772a3f76211dfae6aff70b7c,ergiu Mosanu <sm7ed@virginia.edu>, 2021-03-02 01:28:21 -0500, , extend demo basic example,,
376,415bf63594e1e2b35d903f2343a67006bdea5b1b,njoy-digital <florent@enjoy-digital.fr>, 2021-03-01 11:15:56 +0100,830, merge pull request 830 dayjaby vexriscv general mem_map,,
377,ceb8a6502cc1315eb48fa654a073101c783013a3,avid Jablonski <dayjaby@gmail.com>, 2021-02-25 10:36:43 +0100, , vexriscv general mem_map,,
378,6e883b4513232e9cf8b017f7aaa08b3f2de7b062,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-25 09:10:26 +0100, , tool litex_sim add boot main_ram sdram_init content provided,,
379,8f5d2ba27f0e992d99b6016fd6faeab4ecff540e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-25 09:06:26 +0100, , tool litex_sim disable sdram memtest sdram_init content provided avoid corrupting pre initialized content disabling memtest manually,,
380,80bd4ac4ecd756db755b1f758f0b59052402340c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-24 11:40:40 +0100, , bios add boot command able boot directly system memory useful usual boot sequence binary loaded directly bios externally bridge example example use litex_sim build path build sim litex_sim ram init demo.bin press esc litex boot litex help litex bios available command flush cpu data cache crc compute crc32 part address space ident identifier system help print help serialboot boot serial sfl romboot boot rom reboot reboot boot boot memory mem_speed test memory speed mem_test test memory access mem_copy copy address space mem_write write address space mem_read read address space mem_list list available memory region litex litex mem_list available memory region rom 0x00000000 0x8000 sram 0x01000000 0x2000 main_ram 0x40000000 0x10000000 csr 0x82000000 0x10000 litex litex boot 0x40000000 executing booted program 0x40000000 liftoff litex minimal demo app built feb 2021 available command help show command reboot reboot cpu donut spinning donut demo litex demo app,,
381,c18ea700cccdb71370927b71047390a3a5be694e,njoy-digital <florent@enjoy-digital.fr>, 2021-02-24 09:27:48 +0100,822, merge pull request 822 antmicro bios dynamic software bios add option change mac address runtime,,
382,7abd66d710da85d5cf8de0678fd0b90b8adf3899,leksandra Swierkowska <aswierkowska@internships.antmicro.com>, 2021-01-13 18:16:27 +0100, , bios boot add function changing local remote runtime,,
383,1c8df130b459a7f59b92efa623c80fbb57ba40f2,leksandra Swierkowska <aswierkowska@internships.antmicro.com>, 2021-02-16 17:31:21 +0100, , integration soc.py add parameter dynamic_ip add_ethernet,,
384,fc6b02d0da1cfc40ebf7a2738d86bd454c671822,leksandra Swierkowska <aswierkowska@internships.antmicro.com>, 2021-01-13 18:14:50 +0100, , libliteeth udp add udp_set_ip udp_set_mac function,,
385,91cebb51598c32ef616ef70bd63251658181fb3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-22 10:57:31 +0100, , cpu microwatt set xics_ics src_num expected xics.vhdl assert src_num report fixup address decode log2,,
386,a51bf60712bac51077d849e037f060fb02f59614,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-22 10:30:54 +0100, , cpu microwatt add xics irq variant fix standard variant,,
387,d5c2f6760c46b59f258f7f551ca0e91f56084045,njoy-digital <florent@enjoy-digital.fr>, 2021-02-22 10:23:25 +0100,824, merge pull request 824 scanakci update blackparrot readme,,
388,5a89808fcdef127c633719dff01f2dffa1c6e800,im Ansell <me@mith.ro>, 2021-02-21 08:22:57 -0800,823, merge pull request 823 robertwilbrandt soc integration export add constant svd export,,
389,96d9971abef9c15384ef32f73577b673952c65cc,adullah <sadullahcanakci@gmail.com>, 2021-02-20 22:58:34 -0500, , update blackparrot readme,,
390,251cea564744b144785072f5a09c466379695f3c,obert Wilbrandt <robert@stamm-wilbrandt.de>, 2021-02-20 21:16:45 +0100, , add constant svd export,,
391,7513460572366868f5d96240a15be2881c63a444,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-19 11:35:49 +0100, , integration soc add_pcie add with_msi parameter allow disabling msi required pcie wishbone bridge pciebone dmas msi required with_msi allow disabling msi set false,,
392,d4edc132c1d1cce4dd39057e5ee912c92ca66634,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-19 10:33:04 +0100, , tool remote comm_pcie fix typo,,
393,b47160c74e7cd233fea8af329d27718d0f3e28e9,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-18 18:01:24 +0100, , tool litex_term replace crossoveruart bridgeuart genericity rework bridge jtag args crossoveruart fact particular uart connected second uart able access multiple uarts bridge useful several purpose soc0 uart0 jtagbone litex_term bridge bridge name uart0 soc1 uart1 soc uartbone litex server litex_term bridge bridge name uart1 soc2 uart2 etherbone litex_term bridge bridge name uart2,,
394,6ac410a4627e983a45d648c95e1cec89f953470a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-18 17:55:53 +0100, , core uart uartcrossover increase rx_fifo_depth allow speeding litex_term,,
395,fc83a9281ae15f936af6cd0abd19d4d48f57b895,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-18 14:42:20 +0100, , interconnect csr remove address wrapping within csrbank minimize logic decoding inside csrbank limited csrs inside bank could wrap since partially decoded example accessing soccontroller address still csrbank defined real csrs produced litex mem_read 0x82000000 128 memory dump 0x82000000 .... xv4 ......... 0x82000010 .... xv4 ......... 0x82000020 .... xv4 ......... 0x82000030 .... xv4 ......... 0x82000040 .... xv4 ......... 0x82000050 .... xv4 ......... 0x82000060 .... xv4 ......... 0x82000070 .... xv4 ......... generally issue system could confuse user produce wanted behaviour bus data width converter used change address fully decoded remove address wrapping litex mem_read 0x82000000 128 memory dump 0x82000000 .... xv4 ......... 0x82000010 0x82000020 0x82000030 0x82000040 0x82000050 0x82000060 0x82000070 resource usage increase seems minimal,,
396,12bdf439580c873d95a00e79397df7b7bf76d457,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-18 10:00:27 +0100, , soc core ecc cosmetic cleanup,,
397,7ce5aef428f1b25e9837fbd0d4a66dd9165eff04,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-18 09:46:30 +0100, , soc core led add add_pwm method allow adjusting brightness dynamically ledchaser without pwm ledchaser pad user_led sys_clk_freq sys_clk_freq self.add_csr led add pwm default value duty cycle  add pwm custom default value duty cycle default_width 128 default_period 1024 adjust brightness dynamically bios software cat csr.csv csr_register csr_register csr_register csr_register set pwm mem_write 0x82003008 set pwm mem_write 0x82003008 256 set pwm mem_write 0x82003008 512 set pwm mem_write 0x82003008 768 set pwm 100 mem_write 0x82003008 1024 also use default value disable csr dynamic configuration required with_csr false adjust pwm period want use specific pwm period system,,
398,fc282b308467ef78209507e69d711c5cda618547,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-18 09:39:18 +0100, , soc core pwm add configurable default enable width period value,,
399,908e72e65ba42114ac398a0a0710a08d9c6d03d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-17 09:06:14 +0100, , core uart rewrite rs232phytx fsm comment optimize resource usage 100lcs,,
400,7c7f5404882f7deccaefe0176bee01483a7cd34b,njoy-digital <florent@enjoy-digital.fr>, 2021-02-17 08:12:09 +0100,821, merge pull request 821 jersey99 master build xilinx vivado.py allow tcl script added,,
401,82c1f5dccbadeec3c6776ddd475ddb01cf57b009,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-17 08:07:07 +0100, , litex_setup ibex add pythondata misc opentitan litex_setup use ibex cpu,,
402,285bb96278a5e7d0682c41d0658548958f516857,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-16 20:00:43 +0100, , core uart rs232phy add parameter disable default dynamic baudrate rarely used enabling non negligeable cost 100lcs,,
403,9a8a8c0fe53b8de1b4ce8aaac9e027c6f85cb1fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-16 16:10:38 +0100, , software liblitedram remove longer required ultrascale,,
404,385dec856097d249e173f07f784aa7dbaea19c24,amsi Vytla <vamsi.vytla@gmail.com>, 2021-02-15 09:29:47 -0800, , merge remote tracking branch upstream master,,
405,1fde282291b77dd612912d15f7eec1b95cee1d6f,amsi Vytla <vamsi.vytla@gmail.com>, 2021-02-15 09:29:00 -0800, , build xilinx vivado.py allow tcl script added tcl script tend generate .xci fly tcl script looked vivado console generated,,
406,5291a646d2473db734206ec44e8fe56e2552008d,njoy-digital <florent@enjoy-digital.fr>, 2021-02-15 15:44:18 +0100,820, merge pull request 820 gsomlo gls sdcard fix fix boot single block cmd17 linux driver,,
407,927fd675bc2a91d2aa04f2c601ff1380caa3467b,abriel Somlo <gsomlo@gmail.com>, 2021-01-31 09:06:52 -0500, , sdclk additional halving prevent clock going fast system bus clock frequency exact power multiple desired sdcard frequency drive latter maximum speed via perfect divider sometimes turn fast order conservative double divider thus halving resulting sdclock,,
408,b03f46ffec773329a10ded62261c5d314a7093aa,abriel Somlo <gsomlo@gmail.com>, 2021-01-24 09:28:55 -0500, , soc increase sdcard data cmd timeout default 10e allows linux driver single block mode cmd17 operate solidly without running timeouts litesdcard fsms fixme multi block cmd18 transfer still time revisit additional debugging,,
409,07dd680a3eb1f0c9f208d5e82868c51cf8006092,njoy-digital <florent@enjoy-digital.fr>, 2021-02-15 15:02:47 +0100,818, merge pull request 818 tcal vexlitemul vexriscv lite muldiv true enable mul instruction,,
410,510bda4c9939f9f025c278e2d04214fe8d6769b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-15 12:01:46 +0100, , core cpu add initial lowrisc ibex support without interrupt working simulation hardware litex_sim cpu type ibex target.py cpu type ibex currently git clone ibex opentitan repository create pythondata cpu ibex package future litex_sim cpu type ibex  ____  ____ build hardware easily copyright 2012 2020 enjoy digital copyright 2007 2015 lab bios built feb 2021 bios crc passed e7517f7b migen git sha1 7014bdc litex git sha1 ead12df2 soc cpu ibex 1mhz bus wishbone bit 4gib csr bit data rom 32kib sram 8kib main ram 262144kib boot booting serial ... press esc abort boot completely sl5ddsmmkekro timeout boot medium found console,,
411,5cb467cae3c98eebef8bfcd2d17ef0931fda4b6b,im Callahan <tcal@google.com>, 2021-02-14 14:16:14 -0800, , vexriscv lite muldiv true enable mul instruction signed tim callahan tcal google.com,,
412,ead12df21b6c5f3086a82fc805c0a02c3805fd1e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-12 16:21:01 +0100, , soc core gpio review simplify 810 use irqs dict rise fall string instead enums pad signal irqs bit input irq pad signal irqs rise fall bit input rising irq falling irq also simplify logic,,
413,89454d2df3929df56bf4e9c76ccc8841ddc73c36,njoy-digital <florent@enjoy-digital.fr>, 2021-02-12 15:51:25 +0100,810, merge pull request 810 antmicro gpio_interrupts add support interrupt gpioin,,
414,159155b3e6e5809a3e4a63083114f486eb196d09,njoy-digital <florent@enjoy-digital.fr>, 2021-02-12 15:32:50 +0100,816, merge pull request 816 geertu software demo drop bogus readme software demo drop bogus readme,,
415,d91262e85cc07954e382e6f0e368949af8490f70,eert Uytterhoeven <geert@linux-m68k.org>, 2021-02-12 15:04:08 +0100, , software demo drop bogus readme fix change wording demo readme signed geert uytterhoeven geert linux m68k.org,,
416,0366a03c8746cea2022dc21894dbaedf4013b314,njoy-digital <florent@enjoy-digital.fr>, 2021-02-12 14:08:34 +0100,813, merge pull request 813 antmicro jboc lpddr4 software bios add option disable bios prompt,,
417,25244629e9e6f7a2a3fcf12a8dd3092eb37743e9,njoy-digital <florent@enjoy-digital.fr>, 2021-02-12 13:57:19 +0100,815, merge pull request 815 nickoe change wording demo readme,,
418,3b00a7c4fe5ece9048f5db4c97c994bf9d50c86b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-12 13:40:11 +0100, , readme add link wiki welcome section,,
419,e7e28f2438c2b9337c49c7f60da709b45b3f4576,ick Ãstergaard <oe.nick@gmail.com>, 2021-02-11 21:35:02 +0100,814, change wording demo readme change wording demo readme make clear process thing related help newcomer still usefull triained change command example copy paste friendly fix 814,,
420,5f1edccd2e5301888b19533fe2b9947534333a03,Ädrzej Boczar <jboczar@antmicro.com>, 2021-01-21 15:40:11 +0100, , software bios add option disable bios prompt,,
421,041aa9bf6f2005ec98991d0330ee3e766a7a5be7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-09 19:06:49 +0100, , soc core clock xilinx_us usidelayctrl make sure sys clock domain reseted reference clock domain reseted,,
422,126dd267d66cece871f9799cc56f233c9f5f6952,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-09 15:52:11 +0100, , soc interconnect axi axiinterface add optional tkeep,,
423,15b3d932a4e8e068b824f1b3eabb6d1fcc0de104,obert Szczepanski <rszczepanski@internships.antmicro.com>, 2021-02-09 15:29:31 +0100, , gpio add support interrupt gpioin,,
424,018094abb2eef7d9982b55ae076f24bb5762c4bc,njoy-digital <florent@enjoy-digital.fr>, 2021-02-09 09:54:49 +0100,809, merge pull request 809 stffrdhrn mor1kx smp cpu mor1kx add initial smp support cpu core,,
425,95b310ee0f0d9e78e00eb32b71324b25265da4f4,njoy-digital <florent@enjoy-digital.fr>, 2021-02-09 09:26:48 +0100,807, merge pull request 807 antmicro revert bitstream device change build xilinx symbiflow fix select,,
426,b9bc1d845706b172d32070bdaa29dcb089ca8c2f,njoy-digital <florent@enjoy-digital.fr>, 2021-02-09 09:24:35 +0100,806, merge pull request 806 geertu bios improvement bios improvement,,
427,2f2b047f2e0244d2ce90bfda147d2e51eec87c2c,tafford Horne <shorne@gmail.com>, 2021-02-09 07:06:07 +0900, , cpu mor1kx add initial smp support cpu core order mor1kx run smp kernel shadow register must enabled patch add two new variant linux smp basic linux smp support linux smp fpu linux fpu smp support,,
428,ad760d491c0b903d599760617114e7063b1a56ad,an Kowalewski <jkowalewski@antmicro.com>, 2021-02-08 15:24:42 +0100, , build xilinx symbiflow fix select signed jan kowalewski jkowalewski antmicro.com,,
429,84e5130ac5fe2837a5bce8ca014e0000f1d596f5,eert Uytterhoeven <geert@linux-m68k.org>, 2021-02-08 13:31:54 +0100, , software bios console call putsnonl put put putsnonl similar share code reduce code size making former call latter impact risc build size console.o.orig console.o text data dec hex filename 868 880 370 console.o.orig 832 844 34c console.o signed geert uytterhoeven geert linux m68k.org,,
430,8e4202ced136f4d997a500061d3089bffa30c4ac,eert Uytterhoeven <geert@linux-m68k.org>, 2021-02-08 13:27:56 +0100, , software bios readline fix warning char signed building cpu type mor1kx litex soc software bios readline.c function readline litex soc software bios readline.c 271 warning case label value exceeds maximum value type wswitch outside range 271 case key_end  litex soc software bios readline.c 297 warning case label value exceeds maximum value type wswitch outside range 297 case key_del  litex soc software bios readline.c 281 warning case label value exceeds maximum value type wswitch outside range 281 case del  standard doe specify signedness char hence depends implementation e.g risc char unsigned openrisc signed fix making ichar variable explicitly unsigned signed geert uytterhoeven geert linux m68k.org,,
431,5430c1455e2dc27e576542cc3632b320f4617dd5,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-08 10:29:26 +0100, , software demo add support absolute relative build path simplify comment,,
432,876ee69e69b93473cca61a8d32428f3dc75731d7,njoy-digital <florent@enjoy-digital.fr>, 2021-02-08 10:18:58 +0100,803, merge pull request 803 hansfbaier master demo helpful usage message support altera jtag litex_term,,
433,b485829ec44b3a17e8034872b33fc4c883e2cda6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-08 10:11:10 +0100, , manifest.in update,,
434,7dae0aa09b91ac1effe60895a4ae6858bf6bca01,ans Baier <hansfbaier@gmail.com>, 2021-02-06 10:44:01 +0700, , litex_term support intel altera nios2 terminal,,
435,6f63fc104e26962b7bc2ba88e3379883eb0a6aa0,ans Baier <hansfbaier@gmail.com>, 2021-02-06 07:15:02 +0700, , demo helpful usage message,,
436,5cb9f487a26836bece90ecb1950c9847eb26069c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-05 12:38:20 +0100, , tool litex_server remove jtaguart binary_mode parameter supporting binary_mode,,
437,468b916a4f9498c02026af31d89c68e0e6ae9385,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-05 09:43:32 +0100, , tool litex_term add jtag config parameter select openocd jtag configuration file,,
438,4f15be746cfc0f61215af90899de7fc75a76dbfe,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-05 09:40:21 +0100, , tool litex_term always use binary mode jtag_uart jtagbone remove parameter fix jtag_uart regression allow serialboot,,
439,92f4cd142366c6b7da540d506e1ef3a7e19b2a03,njoy-digital <florent@enjoy-digital.fr>, 2021-02-04 16:41:45 +0100,799, merge pull request 799 antmicro build xilinx add xc7a200t sbg484 symbiflow toolchain,,
440,0006efe6eae9f2cc6c062a9a3ba3b0fffc21cb96,njoy-digital <florent@enjoy-digital.fr>, 2021-02-04 12:24:49 +0100,800, merge pull request 800 geertu doc sphinx fix doc fix doc build sphinx v1.x,,
441,4d1deffbb037fc3cda4756d5d90432e3ea69f5dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-04 11:41:36 +0100, , jtagbone openocd add binary mode jtaguart fix remapping wanted binary mode,,
442,af13f43e602862193dc270961d0f26fcc4db5b06,eert Uytterhoeven <geert@linux-m68k.org>, 2021-02-04 09:32:10 +0100, , doc fix doc build sphinx v1.x building linux litex vexriscv documentation sphinx v1.8.5 sphinx error master file linux litex vexriscv build orangecrab doc contents.rst found default value master_doc changed content index sphinx litex doc system creates index.rst thus fails build sphinx v1.x explicitly configure master_doc index make work version sphinx regardless default http www.sphinx doc.org latest usage highlight master_doc signed geert uytterhoeven geert linux m68k.org,,
443,57915db746d08cd31a282ab92f090c437571bd07,an Kowalewski <jkowalewski@antmicro.com>, 2021-02-03 14:36:41 +0100, , build xilinx add xc7a200t sbg484 symbiflow toolchain signed jan kowalewski jkowalewski antmicro.com,,
444,b5899590845fa6f95daa08cfac95fd35b3818848,njoy-digital <florent@enjoy-digital.fr>, 2021-02-02 16:30:01 +0100,796, merge pull request 796 antmicro jboc gtkwave savefiles fix gtkwave.py compatible python 3.6,,
445,b1fb141d1f560d3c12809a86dfb1429397bdd552,Ädrzej Boczar <jboczar@antmicro.com>, 2021-02-02 11:12:05 +0100, , fix gtkwave.py compatible python 3.6,,
446,ba7c503fb65e37cfc3f618e69003304f952dd5ff,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-02 09:57:08 +0100, , tool litex_sim move gtkw import fix litex_sim use python 3.6 raise error gtkwave savefile used python 3.6,,
447,659751d202bbb757fd333059dd3459650283f660,njoy-digital <florent@enjoy-digital.fr>, 2021-02-02 09:59:18 +0100,795, merge pull request 795 antmicro jboc gtkwave savefiles add automatic generator gtkwave savefiles,,
448,2f907d6e1e7ffdeb7ca037cdb6b9db5ea69cebf7,njoy-digital <florent@enjoy-digital.fr>, 2021-02-02 09:43:17 +0100,790, merge pull request 790 antmicro jboc 8phases software liblitedram support phys dfi phase,,
449,d76e0dcede0e24f9f22fe88d0299e116687f5895,njoy-digital <florent@enjoy-digital.fr>, 2021-02-02 09:36:31 +0100,791, merge pull request 791 antmicro jboc init software liblitedram selectable write leveling lpddr4 support,,
450,4c1dbf9991a69da41bdf003dba7a5d48bb0e4107,njoy-digital <florent@enjoy-digital.fr>, 2021-02-01 15:16:06 +0100,794, merge pull request 794 geertu vexriscv sbt failure fatal cpu vexriscv_smp make sbt failure fatal,,
451,7b3737f5317fb67218cb57350bb4ddb508a29797,eert Uytterhoeven <geert@linux-m68k.org>, 2021-02-01 13:47:54 +0100, , cpu vexriscv_smp make sbt failure fatal using non default vexriscv cluster config netlist config need generated requires sbt installed sbt missing error message printed sbt found message may easily lost noise build continues fails later error open input file litex pythondata cpu vexriscv smp verilog reading file directory make root cause visible raising oserror aborting build signed geert uytterhoeven geert linux m68k.org,,
452,fc9ef4c255367addcd912be713368fafcbd5d237,Ädrzej Boczar <jboczar@antmicro.com>, 2021-02-01 13:19:33 +0100, , litex_sim add gtkwave savefile argument example signal,,
453,01b900f4e080c7d7d1c5eab71a6c5bd67701e577,Ädrzej Boczar <jboczar@antmicro.com>, 2021-02-01 13:18:59 +0100, , add gtkwave savefile generator,,
454,8623536a8a95053bf75e1ad5191a278b2fd18df4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-01 13:12:25 +0100, , build avoid removing pin named_sc need gowin fpgas embedded sdram sdram pin real,,
455,f324f9531af311853d83eb4700af0e08e440e75f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-02-01 13:08:37 +0100, , build gowin generate io_loc pin name,,
456,fd33e360fb918e8e09be73e19201f09e061a1906,njoy-digital <florent@enjoy-digital.fr>, 2021-01-30 21:35:09 +0100,792, merge pull request 792 euryecetelecom master add flash method openfpgaloader class,,
457,14ce5512a2a13cfe356356b738aa61b4155e1ca2,njoy-digital <florent@enjoy-digital.fr>, 2021-01-30 21:34:19 +0100,793, merge pull request 793 d0ntrash master core clock lattice_ice40 add missing import,,
458,3f27253ccc5c4a48fc853ed521f156c1fb82ee10,onstantin <buecheko@protonmail.com>, 2021-01-30 18:25:19 +0100, , core clock lattice_ice40 add missing import,,
459,18a5ace63708130f68a4383f99df6c84b8e48e66,uillaume REMBERT <zguig52@gmail.com>, 2021-01-30 13:20:30 +0100, , add flash method openfpgaloader class support usage needed linux litex vexriscv add offset address support firmware load,,
460,69307cfdde8b78aef3334f130545b87176bf6966,njoy-digital <florent@enjoy-digital.fr>, 2021-01-29 19:13:34 +0100,789, merge pull request 789 antmicro jboc litex sim fix name litex_sim fix old name get_cl_cw,,
461,61e605da92d04b9923dc68f1f2d45bb9c171ab12,Ädrzej Boczar <jboczar@antmicro.com>, 2021-01-29 11:31:40 +0100, , litex_sim fix old name get_cl_cw,,
462,2287f739372fcd86c0e51ce54c6fca006eff385b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-28 17:43:55 +0100, , tool litex_client add read write args simple mmap access soc bus reading writing scratch register jtagbone soc  open litex server litex_server jtag mmap access litex_cli read 0x4 0x12345678 litex_clk write 0x4 0x5aa55aa5 litex_cli read 0x4 0x5aa55aa5,,
463,38b819c42a327b1f9f734c56cc4db5f18ab94ef5,Ädrzej Boczar <jboczar@antmicro.com>, 2020-12-23 11:22:43 +0100, , software liblitedram selectable write leveling lpddr4 support,,
464,e3172faad95293fe769507699c1ab55702836f6c,Ädrzej Boczar <jboczar@antmicro.com>, 2021-01-25 16:23:04 +0100, , software liblitedram support phys dfi phase,,
465,7abfbd9825188d1f6d97453838e18ed7af5526a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-27 11:52:04 +0100, , tool litex_json2dts ethernet add missing status okay causing http github.com litex hub linux litex vexriscv issue 178,,
466,b8bcbc522f2eb241cd52b0b8954e5b4ccfc9331f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-27 08:25:48 +0100, , integration export triple use instead triple triple used internally generic environment variable,,
467,f331ddace83237acd3a6fea7c86aa447ea626b9c,njoy-digital <florent@enjoy-digital.fr>, 2021-01-27 08:16:41 +0100,780, merge pull request 780 garytwong triple option integration export allow manually specifying toolchain triple,,
468,61034fe0f97e0ca012d10917ee7c1b1833a024fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-27 07:55:09 +0100, , litex_setup update git submodule update init recursive repos recursive set true simplify example pythondata cpu vexriscv smp update,,
469,2f89e0aecf94888501dbe315e1f4f32e36f0b70c,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-26 17:08:35 +0100, , soc do_finalize check crg.rst signal connecting ctrl._reset,,
470,cafe0944f1d87c39d11336f14c67cf77983496d7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-26 15:46:40 +0100, , soc add_uartbone add_jtagbone improve phy naming add uartbone_phy csr,,
471,7479cbe71b401063452e2f7df3c5c557110238df,njoy-digital <florent@enjoy-digital.fr>, 2021-01-26 14:36:07 +0100,784, merge pull request 784 acathla patch update comm_usb.py,,
472,331124dd23cb5aa67bcad119f9780378c6631c36,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-26 14:32:36 +0100, , tool litex_server add jtag config args provide openocd configuration file,,
473,2e1b9ed948d4aeae8436f6c0fa82414f35375d1a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-26 14:12:54 +0100, , tool litex_server rename jtag uart jtag,,
474,531ce0e8b7d4acd3882116cb819651d035eb02ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-26 14:12:19 +0100, , soc create specific add_jtagbone method instead integrating add_uartbnone creates jtag bridge soc simply almost come free,,
475,a092d5b28fde09e1011b544090992828d8bf999a,cathla-fr <fabien@acathla.tk>, 2021-01-26 12:34:08 +0100, , update comm_usb.py typo csr_csr replaced csr_csv,,
476,ed1da7ed1e46b7c70dcac0ee5a4eadb8fc06136e,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-26 10:59:10 +0100, , soc add_pcie expose parameter able configure useful find resource usage performance compromise,,
477,dd985cd1d01fa052d506b18496a2868f377c0c83,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-26 10:23:56 +0100, , integration export disable csrfield extract read function generation csr.size bit,,
478,2a542e150de8715fa07e4b43bb7ec37f4d788fec,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-25 16:33:43 +0100, , jtag_uart openocd switch raw tcp socket get litex_server jtag uart working,,
479,77997654711563f9e4416afe9b4f3766a32a2751,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-25 16:31:55 +0100, , soc jtag run jtagphy sys_jtag clock domain fix behavior reset,,
480,213644af70571f62b48ea9f128a47c3cd4aefbaf,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-25 13:39:45 +0100, , integration soc add_uart resetinserter longer required uart since reboot full system reset,,
481,8cada67f32e2ce56b0a85bc92f0c994519adb946,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-25 12:31:32 +0100, , core jtag cleanup instance,,
482,0b5df58a1b26fa2b387423af316d2e94e320ef36,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-25 12:29:43 +0100, , core jtag core uart expose jtag rx_cdc ease probing litescope,,
483,4df336341b1635a287a417beb91ec50799609a45,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-25 12:29:18 +0100, , core uart expose fsm timer ease probing litescope,,
484,17195c5e960b9b58d1efbc688dd596aa13eb9b31,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-25 09:31:16 +0100, , cpu vexriscv_smp cleanup new args integration fix cluster naming,,
485,7fa03cb1f3a210fb56587ac59c4afab635973f28,njoy-digital <florent@enjoy-digital.fr>, 2021-01-25 08:45:03 +0100,782, merge pull request 782 enjoy digital vexriscv smp litedram soc cpu vexriscv smp add args disable order direct path litedram,,
486,1a38d51e08d8a2edc5685165fce6d83e622f0805,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-24 21:09:19 +0100, , libbase memtest remove longer required,,
487,ae2cd31573d26a93eec6a8f5054b275c96432828,olu1990 <charles.papon.90@gmail.com>, 2021-01-23 20:38:50 +0100, , soc cpu vexriscv smp add without order decode wishbone memory,,
488,01a2fc11e2734477da9ec00b3eac5faa8231dbfb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-22 22:57:24 +0100, , integration soc usb_acm run usb acm sys_usb clock domain similar sys clock domain rst disconnected,,
489,13d1d4cf8edabcfcffc0b8f44e4bf265775d4fe8,ary Wong <gtw@gnu.org>, 2021-01-22 11:58:14 -0700, , integration export allow manually specifying toolchain triple environment variable triple defined use value highest priority candidate useful testing new cross compiler selecting among toolchains different priority built list,,
490,8623b0a16ad65c0ff76c50409ac8a4500370fde2,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-22 15:00:01 +0100, , integration soc add_uartbone fix jtag_uart integration,,
491,d7aedfbc128ef07be38ad2aef045b6479409070a,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-22 14:18:12 +0100, , tool litex_server add initial jtag uart support,,
492,697ff7447c32e79ef2e75bcf035623cb7997685f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-22 14:17:44 +0100, , soc integration add initial jtag uart support uartbone,,
493,e8cfe3b6ea4d8fbea0080d5cae4302169fc804cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-22 11:57:06 +0100, , software liblitedram fix typo,,
494,f22079dc94d094f26334a6e87e394df7c9824e55,njoy-digital <florent@enjoy-digital.fr>, 2021-01-22 09:28:23 +0100,776, merge pull request 776 geertu compiler warning fix compiler warning fix,,
495,e366cf2928e1da50ab57d15c42505df198b1c79a,njoy-digital <florent@enjoy-digital.fr>, 2021-01-22 09:16:59 +0100,778, merge pull request 778 blakesmith timer_tests add initial core test timer,,
496,98b75d8671cba8eaaa41ff739dae4eccf44f367a,lake Smith <blakesmith0@gmail.com>, 2021-01-21 21:37:41 -0600, , add initial core test timer,,
497,4e5f20a0600d95660e3e8a63b548eeede22551a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-21 20:00:12 +0100, , software liblitedram rename half sys8x tap tck display write calibration valid bitstlip found,,
498,57289dd47c666b27604f1dbfcc60a3de7f342b40,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-20 09:43:53 +0100, , software liblitedram write_leveling display half sys8x tap value write_leveling,,
499,acb6741b8a49a3ad2e7d68c9b135c8e3de144f39,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-20 09:27:39 +0100, , software bios rename disable timeout serialboot check_ack set useful simulation skip serialboot ack check,,
500,0f28bc489d467172e33182d3b27b21a1eefe38d0,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:51:22 +0100, , software include base stdio enable printf format string check format issue fixed tag function taking printf style format specifier __attribute__ format printf ... enabling format string check wall includes wformat signed geert uytterhoeven geert linux m68k.org,,
501,c3dea1b9fd0c50cf05f25de695b4cd3ff7f356ae,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:41:05 +0100, , software use format pointer value fix compiler warning following type warning format expects argument type unsigned int argument type foo wformat signed geert uytterhoeven geert linux m68k.org,,
502,19e7b53762645d72ce15ae3d329315ebcf2ada0b,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:36:48 +0100, , software use length modifier format long value fix compiler warning following type warning format expects argument type unsigned int argument type long unsigned int wformat signed geert uytterhoeven geert linux m68k.org,,
503,a2389c71eaa446923617da97f56ffa4c6dec410c,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-14 16:24:31 +0100, , software fix cast pointer integer different size warning litex soc software liblitesdcard sdcard.c function sdcard_read litex soc software liblitesdcard sdcard.c 476 warning cast pointer integer different size wpointer int cast uint64_t buf  litex soc software liblitesdcard sdcard.c function sdcard_write litex soc software liblitesdcard sdcard.c 507 warning cast pointer integer different size wpointer int cast uint64_t buf  casting pointer bit bit depending platform bit integer intermediate cast uintptr_t used avoid warning like signed geert uytterhoeven geert linux m68k.org,,
504,5474f563c874ae485f0da213743f2fb19321890e,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-19 11:30:08 +0100, , software bios readline use unsigned int small number need use unsigned long small number related number character line use unsigned int instead allows drop cast calling putnstr fix compiler warning bit callsites cast missing warning field precision specifier expects argument type int argument type long unsigned int reported gabriel somlo gsomlo gmail.com signed geert uytterhoeven geert linux m68k.org,,
505,ab8cee1b5e9a34731e59c052651d8d31e55f9825,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-19 12:21:19 +0100, , software bios cmds cmd_i2c use format size_t sizeof operator return size_t defined unsigned int bit unsigned long bit format using fix compiler warning following type bit warning format expects argument type int argument type long unsigned int wformat signed geert uytterhoeven geert linux m68k.org,,
506,cbd54e7b5cd5bd1b52a0d9613ffee188ef090216,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-19 11:51:29 +0100, , software bios cmds cmd_bios make crc command bit clean bit litex soc software bios cmds cmd_bios.c function crc_handler litex soc software bios cmds cmd_bios.c 110 warning cast pointer integer different size wint pointer cast printf crc32 08x crc32 unsigned char addr length  fix using appropriate type uintptr_t size_t memory address size defined bit bit depending platform note specified length must still smaller gib bit truncated crc32 function currently limited bit size anyway signed geert uytterhoeven geert linux m68k.org,,
507,857ef69b3f0cacdb9bb84f6ccbc7d62c5a28a65d,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-19 11:46:40 +0100, , software bios boot fix cast pointer integer different size warning bit litex soc software bios boot.c function serialboot litex soc software bios boot.c 216 warning cast pointer integer different size wint pointer cast writepointer char get_uint32 frame.payload  casting bit integer pointer bit bit depending platform intermediate cast uintptr_t used avoid warning like note using bit integer even bit specified boot protocol signed geert uytterhoeven geert linux m68k.org,,
508,84e3a7772414814b200b49cb93fc9cd4514f5bbe,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:47:38 +0100, , software liblitedram use format uint32_t value fix compiler warning following type warning format expects argument type long unsigned int argument type unsigned int wformat signed geert uytterhoeven geert linux m68k.org,,
509,b979e699345c040235b2ec9c812e40e22ffe86ff,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:46:01 +0100, , software libbase remove empty printf statement fix compiler warning following type warning zero length gnu_printf format string wformat zero length signed geert uytterhoeven geert linux m68k.org,,
510,bff23b8f7347e2f199d3f664bd01fa2505f22694,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:31:39 +0100, , software libbase vsnprintf prefix pointer set printf_special flag printing pointer prefixed match glibc behavior signed geert uytterhoeven geert linux m68k.org,,
511,91c91926269b00f82f688011c81fb7ad6633b81d,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-19 14:45:53 +0100, , software include base fix size_t ptrdiff_t intptr_t per convention type size_t ptrdiff_t intptr_t uintptr_t based long int depending platform bit bit fix compiler warning following type litex soc software liblitesdcard sdcard.c function sdcard_read litex soc software liblitesdcard sdcard.c 476 warning cast pointer integer different size wpointer int cast uint64_t uintptr_t buf  reported gabriel somlo gsomlo gmail.com signed geert uytterhoeven geert linux m68k.org,,
512,1710c5f1ef30973a414350ad82676d829a19c5cd,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-19 14:37:26 +0100, , software include base limit fix ulong_max bit value ulong_max depend size long  add missing suffix large unsigned value make int_min shrt_min explicitly negative use decimal instead hexadecimal value easier comparison usr include limits.h signed geert uytterhoeven geert linux m68k.org,,
513,e0786c3f94996bef0dc291131f14f3590c867976,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-19 14:28:24 +0100, , software include base check __lp64__ instead __wordsize __wordsize defined glibc compiler hence never defined checking __wordsize determine size long thus cause subtle misbehavings fix checking presence __lp64__ instead signed geert uytterhoeven geert linux m68k.org,,
514,41964f945cee71337e8e0998d597086b2ef94f77,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-18 16:47:47 +0100, , litex_term sfl remove flashing capability probably better mixing uploading flashing utility flashing done proper bootloader fomu orangecrab example,,
515,a0bcbeb68bcf4fa9997a7ec1b435af80dff1d197,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-18 16:34:34 +0100, , tool litex_term fully deprecate crc argument,,
516,2f5ad47f7aed7192984b967d57f4746bd6abf287,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-18 16:30:27 +0100, , tool litex_term fix get_args typo,,
517,81f4ffafdba43bb0d09a111fc90a5ebd9568fa85,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-18 16:29:52 +0100, , build tool add svo system verilog extension,,
518,2cb4f513f181eac4f2ffb8cb058dabbf1452a7b2,njoy-digital <florent@enjoy-digital.fr>, 2021-01-15 17:50:20 +0100,775, merge pull request 775 geertu i2c scan fix i2c scan fix cleanup,,
519,bf0f0176b3ceff1832f34bee68b93f2ed9988e1e,njoy-digital <florent@enjoy-digital.fr>, 2021-01-15 17:49:33 +0100,774, merge pull request 774 antmicro vex debug cpu vex add debug slave dbg cpu variant,,
520,dc3306731c54d76bd743dd1ece932a3e24c83d81,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:26:45 +0100, , software bios cmds cmd_i2c simplify upper nibble calculation use masking instead division multiplication signed geert uytterhoeven geert linux m68k.org,,
521,28ed06f1c5f69972211ec432449bc6e628d0c444,eert Uytterhoeven <geert@linux-m68k.org>, 2021-01-15 11:22:02 +0100, , software bios cmds cmd_i2c fix i2c_scan output i2c_scan print random data instead intended slave address 0x70 10001ebc instead 0x70 fix adding missing printf parameter fix bios cmd cmd_i2c make result similar linux i2cdetect signed geert uytterhoeven geert linux m68k.org,,
522,5d0c5d708834f872ac1121858842c21253f5cd12,arol Gugala <kgugala@antmicro.com>, 2021-01-15 09:28:03 +0100, , cpu vex add debug slave dbg cpu variant signed karol gugala kgugala antmicro.com,,
523,b1cad93e62ecf57f1cd98489ca592dcf6d1cf3a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-14 14:25:53 +0100, , tool litex_json2dts add clock_frequency property vexriscv smp cpu required linux driver sdcard example,,
524,50939fdd338178ca7a8e69fcbeb993c2ebd23bd8,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-14 13:18:10 +0100, , software liblitedram allow external configuration cdly_range_end,,
525,35a8b498a02f16c6e2310cfc694bcb291f12a13b,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-14 09:27:09 +0100, , tool litex_json2dts sdcard use sdphy base csr base similar csr base defined used linux litex rocket,,
526,83fb79fb0cbc6e728f492eba3420fb18c0138e61,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-13 19:33:29 +0100, , tool litex_term review simplify bit 772,,
527,9a9f7984efbf60e5f3e04ee64e2c4990f6e48d79,njoy-digital <florent@enjoy-digital.fr>, 2021-01-13 19:24:05 +0100,772, merge pull request 772 cr1901 lxterm winfix window fix litex_term,,
528,737ed9d65881331de058574dc5a031c59e7a68b7,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-12 17:21:15 +0100, , setup remove litex_simple setup entry point provided litex board http github.com litex hub litex board blob master litex_boards target simple.py,,
529,ce243820fe1aeeaf9fc211ca253533c4147d709e,illiam D. Jones <thor0505@comcast.net>, 2021-01-11 21:02:37 -0500, , tool litex_term convert common scan code ansi code window,,
530,5babcadbed4c9208af04ef7bc1c8553c65872383,illiam D. Jones <thor0505@comcast.net>, 2021-01-11 19:54:21 -0500, , tool litex_term set flag window,,
531,bfc624f23ed935b6b1d698456a2d22ccb214fde9,illiam D. Jones <thor0505@comcast.net>, 2021-01-11 14:51:55 -0500, , tool litex_term avoid importing termios pty window,,
532,460fada3acbc6626f15388e4259bec0058b4a2d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-11 19:29:15 +0100, , tool litex_term revert litexterm threading multiprocessing break window ideally switch asyncio point,,
533,1ce194007b684086dcf6af000fce946e36ffc445,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-08 19:18:44 +0100, , software allow bios compilation uart disabled,,
534,19fda3364ae1e2c96a77331fb19c4b8efd56d927,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-08 13:56:34 +0100, , tool litex_term fix 100 cpu load refactoring thanks sergpolkin,,
535,5f9c4a4ab4e8e959ef9cf38291d0e60e25571270,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-06 21:39:02 +0100, , soc core gpio remove intermediate _pads signal,,
536,0984308318a2bdb99a9662fd37a82c995376b2f9,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-06 09:50:53 +0100, , core gpio add assertion pad signal due directional nature tristate cat supported also ,,
537,81098066094ddf8c291f6b79f35434c609e1315b,njoy-digital <florent@enjoy-digital.fr>, 2021-01-06 08:55:27 +0100,768, merge pull request 768 davidlattimore 320kb ram lattice allow 320kb ram,,
538,875f34f8e278b73bed5926ee781f87abcc41b255,avid Lattimore <dml@chromium.org>, 2021-01-06 09:45:08 +1100, , lattice allow 320kb ram,,
539,16008d3f3a493b081bd25c97fc1f2d64b55016c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-04 14:40:49 +0100, , cpu vexriscv cpu count fix type add comment thanks dayjaby,,
540,f31f9a20f0b9134af25e08d1d768c72bc07e473f,lorent Kermarrec <florent@enjoy-digital.fr>, 2021-01-04 14:09:14 +0100, , board remove switch litex_boards keeping board definition file directly litex longer useful since already relying board definition file litex board http github.com litex hub litex board various bench project definition file directly litex creates confusion additional work project using board definition file litex litex.boards import replaced litex_boards import kc705 import kc705,,
541,afbac26e8015fdca70e7b2bc1477db31f7860c38,njoy-digital <florent@enjoy-digital.fr>, 2020-12-31 09:32:31 +0100,754, merge pull request 754 cr1901 picorv32 riscv32 use riscv32 gcc triple picorv32 superset riscv64 triple,,
542,f65491c809bac689924848e2abaede1e6a7d4dc3,illiam D. Jones <thor0505@comcast.net>, 2020-12-31 03:22:56 -0500, , use riscv32 gcc triple picorv32 superset riscv64 triple,,
543,737952577bb60bd49c2a990df9baaebdc36a1f61,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 16:49:15 +0100, , change update release,,
544,b9e0c95c1836f685386a6f24004882a52c98a120,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 16:20:11 +0100, , cpu microwatt use 0xf9807b6 fix compilation working irqs tested arty.py cpu type microwatt cpu variant standard irq integrated rom size 0x10000 build load  ____  ____ build hardware easily copyright 2012 2020 enjoy digital copyright 2007 2015 lab bios built dec 2020 bios crc passed fb76e85d migen git sha1 d42aa6f litex git sha1 74844db3 soc cpu microwatt 100mhz bus wishbone bit 4gib csr bit data rom 64kib sram 8kib 8kib sdram 262144kib bit 800mt cwl initialization initializing sdram 0x40000000 ... switching sdram software control write latency calibration  read leveling delay delay delay delay delay delay delay delay best b01 delay delay delay delay delay delay delay delay delay best b01 delay switching sdram hardware control memtest 2mib ... write 0x40000000 0x40200000 2mib read 0x40000000 0x40200000 2mib memtest memspeed 2mib ... write speed 32mib read speed 54mib boot booting serial ... press esc abort boot completely sl5ddsmmkekro timeout boot medium found console litex,,
545,74844db3b9fdc663aee61b2a1f3730d38664d04e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 15:35:27 +0100, , core cpu add optional method use add vexriscv smp plic clint microwatt xcis also shorten xcis name microwatt hostxics xcis,,
546,49217ec6eafbd7f59e2eaace2dc8c5cf12ef4ea9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 14:45:33 +0100, , core cpu vexriscv_smp minor cleanup,,
547,a8ddbb190a5d343a6f2f4859fe55c515a60373a6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 14:41:54 +0100, , core cpu vexriscv_smp add standard variant similar linux avoid passing cpu variant linux selection vexriscv_smp,,
548,7bcebf4cdd34704f6e379e9d5e8da7d7fb8c82bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 12:24:48 +0100, , cpu microwatt improve fix xics controller integration variant irq,,
549,0cba91022e4304684ed37e16d8b3e08912ae4415,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 11:56:11 +0100, , cpu vexriscv_smp move smp_slave crt0 fix bare metal demo compilation vexriscv smp,,
550,4f6bc32a5a430c4b7054e1dffbba9f3b29216e7d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 11:20:55 +0100, , software demo make led optional allow running demo directly litex_sim litex_sim exit ctrl bios prompt build path build sim litex_sim ram init demo.bin,,
551,052a76f2532e5ba20bd1decf5b6d4b15294d19c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 11:05:22 +0100, , readme update example project built tool remove 2020.04 note,,
552,3e115a0ecb0ef28d38a0174ce7a991c03e1cd77e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 09:06:36 +0100, , change update,,
553,db5f017341ad6d4d16cf514f054c0c4bfd490f3e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-30 08:37:11 +0100, , readme add link litex board ecosystem table,,
554,8ff26b730449f0e6947b9ba22ef6362e2c45e0c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-29 18:45:41 +0100, , target arty add variant support variant argument arty.py variant 100,,
555,70d364cf4e2e85edb81a2935288303860008e008,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-29 15:38:10 +0100, , integration soc add software_debug parameter add_ethernet add_ spi sdcard ease enabling software debug trace design,,
556,c7056b77bbc337542c4d356605dbf94f1a6b3119,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-29 12:25:38 +0100, , tool litex_json2dts soc_controller remove vexriscv smp workaround able use upstream linux litex patch,,
557,7627dadb9b317564ec3585741bbd982d8a0f072d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-29 09:29:23 +0100,176, tool litex_json2dts soc_controller add workaround vexriscv smp need fix http github.com litex hub linux litex vexriscv issue 176 able switch soc controller vexriscv smp,,
558,d5bf09d8f4f36395d336108d2287b93fd9092007,njoy-digital <florent@enjoy-digital.fr>, 2020-12-29 09:23:03 +0100,747, merge pull request 747 shenki soc controller compatible dts fix soc controller compatible,,
559,bf32d23d9a5f6e88a5e7e226b54e0414cf6f1eec,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-29 09:02:56 +0100, , tool litex_json2dts add polling args allow forcing polling mode peripheral useful debug purpose bring new hardware yet supporting irqs,,
560,d9a44ce10fb31ef7035c21ee743a18b0dc5064e8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-29 08:36:55 +0100, , tool litex_json2dts minor change cleanup 745 shorten args description avoid mixing initrd_start use initrd_start indicate relative others minor cleanup,,
561,152ae037980ac914954878f2fa83aa0ef1cb221f,njoy-digital <florent@enjoy-digital.fr>, 2020-12-29 08:16:19 +0100,745, merge pull request 745 stffrdhrn dts interrupt rfc dts support generating interrupt config,,
562,cf9ea62193df6a9f1c68713897ea34222dd33ffb,njoy-digital <florent@enjoy-digital.fr>, 2020-12-29 08:09:15 +0100,749, merge pull request 749 stffrdhrn dts initrd size dts allow specifying initrd position size via args,,
563,a2c9b179592188c1a220f9294900af97acf32ca4,tafford Horne <shorne@gmail.com>, 2020-12-28 22:04:18 +0900,748, dts allow specifying initrd position size via args needed initrd size much larger default 8mb also sometimes kernel build also large good able move initrd starting position issue 748,,
564,5cc2c4aaf710fe95441ae99486ca178bc1cbe1bc,tafford Horne <shorne@gmail.com>, 2020-12-26 09:00:13 +0900,744, dts support generating interrupt config address 744,,
565,13345bfe7f6ca531d8b57708553eeac2ffb4f185,oel Stanley <joel@jms.id.au>, 2020-12-27 16:41:06 +1030, , dts fix soc controller compatible version landed upstream spelt litex soc controller dash instead underscore signed joel stanley joel jms.id.au,,
566,bddb170650242e3f993b882806474ca3480a6a7c,njoy-digital <florent@enjoy-digital.fr>, 2020-12-23 10:44:40 +0100,742, merge pull request 742 rprinz08 master enable etherbone usage multiple ethernet interface,,
567,c99c96bc68911fdf0661841f22acbd507d12117e,prinz08 <richard.prinz@min.at>, 2020-12-22 21:13:10 +0100, , enable etherbone usage multiple ethernet interface,,
568,1a338b602a125ba07ed348b7d63db49cb73f0bd8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-22 19:14:07 +0100, , software bios add new mem_list command list available memory region useful know memory region available use mem_xy command  list memory region litex mem_list available memory region rom 0x00000000 0x8000 sram 0x01000000 0x2000 main_ram 0x40000000 0x10000000 csr 0x82000000 0x10000 test 0x1000 byte main_ram litex mem_test 0x40000000 0x1000 memtest 0x40000000 4kib ... write 0x40000000 0x40001000 4kib read 0x40000000 0x40001000 4kib memtest test speed 0x1000 byte main_ram litex mem_speed 0x40000000 0x1000 memspeed 0x40000000 4kib ... write speed 352kib read speed 288kib,,
569,b3a0b4b60d664316880624fb1f819df45c30655f,im Ansell <me@mith.ro>, 2020-12-22 09:40:53 -0800,737, merge pull request 737 stffrdhrn or1k linux insns mor1kx enable rotate fpu sign extension linux,,
570,3067c5708016d19c770008620b329cc0d748f4a6,tafford Horne <shorne@gmail.com>, 2020-12-22 07:14:59 +0900, , mor1kx enable gcc compiler flag cmov enable instruction use,,
571,51327e00b5867ac7ff74cee22b725f119d3a8cc0,tafford Horne <shorne@gmail.com>, 2020-12-19 23:51:32 +0900, , mor1kx enable rotate sign extend linux new fpu extension thought running linux fpga able handle extra instruction footprint also since running linux may kind software running cpu allow handling instruction fpu added bia new fpu extension really running glibc test run faster enabled,,
572,d90d3e043bc81b434d6424c8585c757d77853d2c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-22 10:50:03 +0100, , software liblitedram add optional defined full disable sdram test useful simulation sdram content pre initialized file linux litex vexriscv,,
573,12dabde77c87de0528f6424f87c231da657d1fc8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-22 09:03:00 +0100, , integration soc add_ethernet add phy_cd parameter allow demonstrate multiple phys support,,
574,c79135c573cc3545c4fd01426f2d14aae3234329,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-21 19:27:21 +0100, , software demo add pre installed script build demo build path build arty,,
575,4df56ed45619052dea1382ed0213ebe5dab8b12f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-21 18:44:10 +0100, , software demo add short readme,,
576,ef2ed8bbbc781f556326f42bb2ef989e0f585202,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-21 18:16:44 +0100, , tool litex_json2dts fix vexriscv smp cpu reg numbering,,
577,5ec5554713bc1c63e34115a1f63dca6515964a9b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-21 16:10:24 +0100, , tool litex_json2dts cleanup reorganize peripheral,,
578,df92e2aea70e680625e699458f9c758cfc919d5c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-21 14:38:41 +0100, , tool litex_json2dts switch vexriscv smp update sdcard dts,,
579,0a9c9562dc61bbf39edd37b8cc278790ff31d5a5,njoy-digital <florent@enjoy-digital.fr>, 2020-12-21 10:19:27 +0100,738, merge pull request 738 antmicro quartus handle includes quartus handle svh file,,
580,90b9f4eca3b47e665bf7cbd78df47a9662d332c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-21 08:51:04 +0100, , soc interconnect axi fix,,
581,7f6af0a437ce442692f34756d12c6c3a54ed6675,arol Gugala <kgugala@antmicro.com>, 2020-12-20 11:53:08 +0100, , quartus handle svh file signed karol gugala kgugala antmicro.com,,
582,7fccf9fcd0dedf6452492800bcc79815f29119d4,njoy-digital <florent@enjoy-digital.fr>, 2020-12-18 15:39:24 +0100,736, merge pull request 736 disasm ecpdap add ecpdap programmer,,
583,b7aec66929195c7719706eff1cc5aafaed6ef5dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-18 15:34:45 +0100, , soc interconnect axi simplify axi full connect_to_pads get_ios,,
584,57d9816065e0637f9e9f902e2a96776272358a12,njoy-digital <florent@enjoy-digital.fr>, 2020-12-18 15:25:54 +0100,734, merge pull request 734 antmicro axi4 slave bridge add get_ios full axi add missing signal connect_to_pads,,
585,9ae5a4f4ea6c70e57945e4adf04932dc40662c13,njoy-digital <florent@enjoy-digital.fr>, 2020-12-18 14:43:04 +0100,735, merge pull request 735 dolu1990 vexriscv_smp core cpu vexriscv_smp add aes support,,
586,f055b1be697252a3d643a6a07c85f66606f677f7,njoy-digital <florent@enjoy-digital.fr>, 2020-12-18 14:42:34 +0100,732, merge pull request 732 disasm ecp5 compress add option ecp5 bistream compression,,
587,0fe2477f69ec29d0268cea5b6b2f0948097dc8dd,adim Kaushan <admin@disasm.info>, 2020-12-18 15:42:18 +0300, , add ecpdap programmer,,
588,ee47c7b260cf6961edb9aa6f15475ad1c1f2c6f7,olu1990 <charles.papon.90@gmail.com>, 2020-12-18 12:10:33 +0100, , core cpu vexriscv_smp add aes support,,
589,f26769eb4da141226b44cc68e58dd707cb029907,iotr Binkowski <pbinkowski@antmicro.com>, 2020-12-16 17:30:04 +0100, , interconnect axi add connect_to_pads full axi,,
590,18e90234b0857af5ac564b0e6dedfe72b6df73bb,iotr Binkowski <pbinkowski@antmicro.com>, 2020-12-15 17:22:44 +0100, , interconnect axi add get_ios full axi,,
591,2bc76f3245c878c9b4f434d801f955a48d173b94,adim Kaushan <admin@disasm.info>, 2020-12-18 00:21:05 +0300, , add option ecp5 bistream compression,,
592,4092180662ec62cf28b9283a020f1ff7f0892c19,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-17 16:06:26 +0100, , tool lxterm json json file provide relative path add json file directory image name allow sharing json file serial boot ethernet sdcard sataboot boot.json  image 0x40000000 rv32.dtb 0x40ef0000 rootfs.cpio 0x41000000 opensbi.bin 0x40f00000  boot.json image located image directory using lxterm image image boot.json work,,
593,f777cddefe83581321ba387a4e1e977d6ebf7d2e,njoy-digital <florent@enjoy-digital.fr>, 2020-12-14 19:41:51 +0100,731, merge pull request 731 lindemer pmp allow selection vexriscv_secure lxsim cli,,
594,c23a894014363bd76664f993fae2cc53d56c5596,amuel Lindemer <samuel.lindemer@gmail.com>, 2020-12-14 10:53:14 +0100, , allow selection vexriscv_secure lxsim cli,,
595,bc2b7995f5a076bbf33b8fc7d1d935d6c6f8c6cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-14 10:51:37 +0100, , integration export get_csr_header generate replace write field access function csr read,,
596,649edd189a94c010e0b5a308bc3dac0ef2192139,unnie <bunnie@kosagi.com>, 2020-12-13 02:19:56 +0800,729, merge pull request 729 betrusted master another minor change reveal startupe2 block ring oscillator,,
597,422cc2baae604ec29f72a6a65840d736565efe8d,unnie <bunnie@kosagi.com>, 2020-12-13 01:49:43 +0800, , another minor change reveal startupe2 block ring oscillator,,
598,fb3b09db15e4f7faae74c969005afea0e9e9cce1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 18:32:21 +0100, , integration soc add_uart add crossover bridge support useful cpu uart bridge debug capability,,
599,88bd754dd6864fe38373a619b09efa484c4fcb3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 17:14:30 +0100, , software add minimal baremetal demo app used demonstrates easily create baremetal apps boot litex also ease litex_term testing build export build_dir xxyy litex litex board target build arty make load lxterm dev ttyusb1 kernel demo.bin boot booting serial ... press esc abort boot completely sl5ddsmmkekro lxterm received firmware download request device lxterm uploading demo.bin 0x40000000 9264 byte ... lxterm upload complete 9.8kb lxterm booting device lxterm done executing booted program 0x40000000 liftoff litex minimal demo app built dec 2020 available command help show command reboot reboot cpu led led demo donut spinning donut demo litex demo app led led demo ... counter mode ... shift mode ... dance mode ... litex demo app donut donut demo ...       ....... ......... ...           litex demo app,,
600,ef6fd57613bf77b5e5a583c3ab3833a377b5e85a,unnie <bunnie@kosagi.com>, 2020-12-10 23:17:29 +0800,727, merge pull request 727 betrusted master fix timing error opi block,,
601,ee41fbb338bb2d48a8a3574340c1e19b9833e426,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 15:47:34 +0100, , tool deprecate litex_jtag_uart directly integrated litex_term,,
602,8ee0fdbf8ec236209c732c162d90e6600409edea,unnie <bunnie@kosagi.com>, 2020-12-10 22:48:09 +0800, , fix timing error opi block impact normal operation path registering address correlated ecc error reported opi device,,
603,39b84581f4fb658cc45775b1987b37c2ccf18e2e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 15:46:12 +0100, , tool litex_term add jtag uart support litex_term jtag_uart,,
604,384041affb33d757aea016e511886da27dc6323f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 14:34:00 +0100, , tool litex_term crossover use burst speed read,,
605,48dc57470350be4fa3423bf762de2cd103833ee5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 14:33:29 +0100, , integration soc add_uart pas fifo_depth uartcrossover,,
606,1976fd4b9063088d0d9d07d4236bc817c2ec4c71,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 13:54:21 +0100, , tool deprecate directly integrated litex_term,,
607,feeb2f72e06daa700e5c39da531391476eb652c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-10 13:45:25 +0100, , tool litex_term add direct crossover uart bridge suppport lxterm crossover switch multiprocessing,,
608,8a82ddf6e12fb501aa7ef100aec5b9fa2cac3df5,tÃ©phane Gourichon <stephane.gourichon@fidergo.fr>, 2020-12-10 11:32:21 +0100, , csr field generate convenience function 725 generate convenience method extract replace bit csr field generate replace csr register writable,,
609,cd80c87f1a63e6caab74d41dca29b26ec5cafca0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-09 19:51:19 +0100, , software liblitedram write_leveling revert ideal_delay ensure write delay set transition,,
610,5ebea9434b7bccb077bd821ffcfbbdf3164a9e95,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-09 17:53:33 +0100, , software liblitedram sdram improve comment,,
611,44d21cb0f3435c4ffef8a658f39828adfadb156f,njoy-digital <florent@enjoy-digital.fr>, 2020-12-08 14:01:14 +0100,722, merge pull request 722 geertu master tool litex_json2dts miscellaneous fix improvement,,
612,a80398d2ab1e85c204a012648b05269c2cb30d72,njoy-digital <florent@enjoy-digital.fr>, 2020-12-08 13:45:12 +0100,724, merge pull request 724 sergachev master soc interconnect axi let connect_to_pads used axiinterface,,
613,c6fb9ef9393723affe2af008a0afe9a02a9a560f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-08 10:01:18 +0100, , software liblitedram limit clk cmd scan tck restrict clk cmd scan tck since full scan required case compromise calibration wrong best clk cmd value selection also allow using cmd_latency case,,
614,c19c343ecfdb9ab04f99ca87e85fb2167c624da5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-07 14:05:13 +0100, , software libbase add memtest_access testing bus addr data exit early bus error detected,,
615,fb05fbc5cc5fce72ef55616dca13848544ea0a5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-07 13:45:05 +0100, , software always provide flush_l2_cache implementation even empty avoid ifdefs config_l2_size,,
616,3ce74f6e296522b4b263459174fcb90a6f9edbc7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-07 13:23:58 +0100, , software libbase memtest cosmetic cleanup,,
617,9af9ee6b666bedf9ea8e324fba2934c608948022,lia Sergachev <ilia.sergachev@protonmail.ch>, 2020-12-06 00:23:30 +0100, , soc interconnect axi let connect_to_pads used axiinterface,,
618,bed072ef19897aae2853cfe4a6c66a6f66701e15,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-04 19:59:28 +0100, , tool litex_term use different payload_length delay setting usb acm,,
619,d8b844bbda33afb0eae4272137ad4e21a6d35ebf,eert Uytterhoeven <geert@linux-m68k.org>, 2020-12-04 16:38:48 +0100, , tool litex_json2dts group tuples liteeth reg property improve human readability enable automatic validation tuples reg property grouped using angle bracket signed geert uytterhoeven geert linux m68k.org,,
620,a17b535906a93ae403a27fc51a547f66198c1534,eert Uytterhoeven <geert@linux-m68k.org>, 2020-12-04 15:40:16 +0100, , tool litex_json2dts fix dts indentation make indentation generated dts consistent always using space tab aligning continued line signed geert uytterhoeven geert linux m68k.org,,
621,8265d0672850275ad7fed5eb259fb05f4364d0f5,eert Uytterhoeven <geert@linux-m68k.org>, 2020-12-04 15:25:07 +0100, , tool litex_json2dts fix spi bus size cell per documentation devicetree binding spi spi controller.yaml size cell must zero pci bus get rid following build warning build orangecrab orangecrab.dts 105.29 warning reg_format soc spi f0004800 mmc slot reg property invalid length byte address cell size cell buildroot rv32.dtb warning pci_device_reg failed prerequisite reg_format buildroot rv32.dtb warning failed prerequisite reg_format buildroot rv32.dtb warning simple_bus_reg failed prerequisite reg_format buildroot rv32.dtb warning i2c_bus_reg failed prerequisite reg_format build orangecrab orangecrab.dts 91.46 110.19 warning spi_bus_bridge soc spi f0004800 incorrect size cell spi bus buildroot rv32.dtb warning spi_bus_reg failed prerequisite reg_format buildroot rv32.dtb warning spi_bus_reg failed prerequisite spi_bus_bridge fix json2dts add linux generation script signed geert uytterhoeven geert linux m68k.org,,
622,b7c0922ec128ed52b056b3493017f4b28f2c507a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-04 16:01:35 +0100, , tool litex_term increase outstanding 128 slowing speed usb fifo,,
623,894802d13192cc228871087d274f6ed7aed0bb77,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-04 15:46:18 +0100, , tool litex_term add sfl_outstanding parameter set cleanup code increase inter frame delay fix upload orangecrab usb acm still need understand set 255 usb fifo,,
624,5e10552f3f5e0cef7a3c86d2042f8d4fe4169ef9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-03 17:07:04 +0100, , soc interconnect packet packetizer fix last_be 10gbe,,
625,168c5380cff8fe0795c88448092324ede144c160,njoy-digital <florent@enjoy-digital.fr>, 2020-12-03 16:21:06 +0100,718, merge pull request 718 trabucayre add pin without pad location constraint file,,
626,88023394fd644e8bcb6633153cb9d3853037387b,njoy-digital <florent@enjoy-digital.fr>, 2020-12-03 15:54:16 +0100,721, merge pull request 721 daveshah1 dave nexus pll resetena clock lattice_nx set pllreset_ena parameter,,
627,dba6653cb4adbdcc2bcd6a9a2d4c6b0740d709c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-03 12:52:00 +0100, , tool litex_term reduce see http github.com enjoy digital litex issue 720,,
628,90315868a8925e13990de602601f07532fc2db86,avid Shah <dave@ds0.me>, 2020-12-03 11:49:48 +0000, , clock lattice_nx set pllreset_ena parameter parameter set enabled pllreset signal ignored signed david shah dave ds0.me,,
629,172dc18dfb13f59fc79259fcdde2906a517c2a7a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-03 12:11:48 +0100, , bios boot remove support non longer useful since crc checking fast,,
630,136db6a0ca6ea9c487e276ec08dbfcfe87f7a34f,njoy-digital <florent@enjoy-digital.fr>, 2020-12-03 12:06:46 +0100,719, merge pull request 719 davidlattimore error recovery lxterm speed crc checked uploads,,
631,d6a49e85c41b277e6bcabbd9e3f8b861a64e15ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-03 09:48:19 +0100, , integration soc_core add irqs interrupt_map soc support,,
632,42e7b8d35ad8b59ba6b2ed444b1ba8566c4bdebe,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-03 09:47:50 +0100, , integration soc irq improve error message,,
633,b421d50b4054fcd677c6bc82616d68d1127cb9dc,avid Lattimore <dml@chromium.org>, 2020-12-03 13:38:05 +1100, , lxterm increase maximum payload size match bios sfl_frame sfl.h already payload size 255 give speed gain due reduced overhead byte header per 251 byte sent opposed byte header per byte sent,,
634,03c2257baf3cbc21734e3439607e6c58776e925e,avid Lattimore <dml@chromium.org>, 2020-12-03 13:35:14 +1100, , lxterm deprecate crc flag flag left case people using script doe nothing besides printing warning,,
635,513a799a394176ecb9aebb546c8a6baa6009f946,avid Lattimore <dml@chromium.org>, 2020-12-03 13:28:49 +1100, , lxterm attempt recover crc error upload allows transfer proceed full speed serial link still check response fail outright crc error occurs,,
636,b896b20e46d902312909d274eda56b9b53b19e44,wenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>, 2020-12-02 13:24:15 +0100, , add pin without pad location constraint file,,
637,8eecbd7b575db4bd7d8e41cd869a2469cd20709e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-12-01 13:25:05 +0100, , integration soc add_sdcard integrate interrupt,,
638,2e7203d93014120615895dd2a833ff0c3f39ab15,njoy-digital <florent@enjoy-digital.fr>, 2020-12-01 08:29:05 +0100,716, merge pull request 716 gsomlo gls irq misc miscellaneous mostly cosmetic soc irq init fix,,
639,5cc3db01760a45475b5668f86c6407943c6570d2,abriel Somlo <gsomlo@gmail.com>, 2020-11-30 16:28:40 -0500, , soc cosmetic reduce horizontal indentation irq init,,
640,9af56cf247d4f085b04c2ecff112122c97910068,abriel Somlo <gsomlo@gmail.com>, 2020-11-30 16:27:31 -0500, , soc fix typo irq handler exception,,
641,d193092e16aad09f48e8849c3bfd4fae915cea0f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-30 12:18:59 +0100, , core cpu cv32e40p core rewrite obi2wishbone reduce write read latency cycle,,
642,18f66a79f2cb8e2e9d54d1eade7d7a331560c593,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-30 11:30:48 +0100, , core cpu zynq7000 improve method pas provide pas configuration ps7 user use set_ps7 provides .xci file preset file additional configuration use .xci file design xci ps7.xci use preset preset preset_name use config dict name ps7_name config param0 param1 also possible use preset pas additionnal config dict preset preset_name param0 param1  preset preset_name config param0 param1,,
643,30e87738197e29e59c6cf887dfddb4cc0f8ab364,njoy-digital <florent@enjoy-digital.fr>, 2020-11-30 10:28:54 +0100,711, merge pull request 711 trabucayre ps7_config zynq7000 add tcl create zynq based board preset custom configuration,,
644,c8fcaaea2df5b6cd11cec4b5fb86eccf3d424bce,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-30 10:17:03 +0100, , integration soc use instead hasattr self.cpu interrupt,,
645,146068b0485921aa0e57e7c24ccca55226c418cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-30 10:06:45 +0100, , integration soc socirqhandler sure irqs added enabled prevents adding peripheral requires irq support soc supporting enabling done automatically cpu interrupt support added also added manually,,
646,d9f9b4aeb6c22387f96e9803dd607c734e107bd6,somlo <gsomlo@gmail.com>, 2020-11-28 08:12:33 -0500,713, merge pull request 713 daveshah1 dave rocket reset fix rocket fix due optimised away dffs,,
647,61895bef37bb8854d0f5ed975961777327fb0806,avid Shah <dave@ds0.me>, 2020-11-28 11:15:42 +0000, , rocket fix due optimised away dffs clock async reset debug dffs initial value validly optimised away newer yosys version propagating breaking core fix problem tying async reset cpu reset signal signed david shah dave ds0.me,,
648,c491c60b7d9ee890f33ce33db199b733b0527dd7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-28 11:33:57 +0100, , soc core prbs prbsrx add pause signal pause error counting simplify cdc passing error software allowing value stabilized,,
649,869e50ade89fb10acc2d2f1c1cddb59e2f1e0e18,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-28 10:26:36 +0100, , soc core prbs minor cosmetic cleanup,,
650,e2dcdcf9175656e270fff83834f5d50c97da060c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-28 08:58:57 +0100, , build lattice programmer load_bitstream convert .bit .svf bit_to_svf bitstream_file provided .bit,,
651,289234b1024c71d6e61230f5938c477b4c7f4e8c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-28 08:58:04 +0100, , build lattice add bit_to_svf script project trellis allow using openocd diamond,,
652,08b6d0388cedfb581ae4483f1618655855db3905,wenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>, 2020-11-28 08:56:47 +0100, , zynq7000 add tcl create zynq based board preset custom configuration,,
653,785bc7e86c87b9c033634171faaf8f7fad848c2c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-28 07:56:30 +0100, , build lattice diamond set timingstrict default value false similar others build backends,,
654,52a16228951cc69ec69d51399741969509b8b274,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-26 19:13:56 +0100, , readme update badge,,
655,e5a7375b307e8384ff92933af345f575ea405d6e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-26 18:54:38 +0100, , core clock ecp5pll ensure ecp5pll locked deasserted reset seems ehxplll doe loose locked reseted,,
656,b02753ecfae9f6be9ff8dafe7d28c68ef7d3aa30,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-26 13:33:20 +0100, , tool comm_udp litex_server add udp scan args scan network available etherbone udp device litex_server udp udp scan udp 192.168.1.x udp port 1234 etherbone scan 192.168.1.x network 192.168.1.20 192.168.1.50,,
657,4a748a53b85e9f717e6c342cb0e5a2b85e6ff62d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-26 11:27:42 +0100, , soc interconnect packet add initial packetfifo ensures full packet fifo setting source.valid would nice future also able discard packet fifo,,
658,c3660379db9640e39456d8ed815c5c6be874ce87,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-26 09:06:46 +0100, , tool remote comm_udp probe etherbone server open,,
659,f390161baa270ef37346038056a91652c72447f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-26 09:06:06 +0100, , integration soc add_ethernet add timing constraint liteethphymodel,,
660,896d1ba9885c8d18cf0c7c0236d1d7f019b3bb66,njoy-digital <florent@enjoy-digital.fr>, 2020-11-25 19:21:11 +0100,709, merge pull request 709 daveshah1 oxide build add yosys nextpnr nexus oxide flow crosslink,,
661,ad62e15d984ae766b110ad0b73fd352cdbd73001,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 16:25:12 +0100, , tool litex_server move pcie specific bar renaming enable comm_pcie,,
662,595c6738a335d1bda288acf8193ab9846439b0e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 15:30:41 +0100, , tool remote etherbone speed encoding decoding,,
663,3d2574a4883e14fdfa0d0d4322805a7b943b121e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 15:05:28 +0100, , tool remote comms base commxy csrbuilder allow using comms directly python script way user script use remoteclient communicating server already opened right interface directly use commxy script using remoteclient generic slower due etherbone encoding client server fixed configuration using commxy directly faster also avoid manual opening server,,
664,2c3687983c07c2df8e32043ce4dfb4962e85deed,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 11:34:12 +0100, , tool litex_server client cleanup,,
665,fa9149720f3a25b3c3de9893b3e9442c09c2a53f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 11:33:34 +0100, , tool remote comm_udp keep date new encoding decoding,,
666,c003293b31604e708d35d95bf3857651d99c2662,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 11:33:02 +0100, , tool remote etherbone simplify speed decoding,,
667,c0822bac1a65bf656244a6986e4e9f74edc1a4ec,avid Shah <dave@ds0.me>, 2020-11-25 09:44:51 +0000, , add yosys nextpnr nexus oxide flow crosslink signed david shah dave ds0.me,,
668,01e75addffaecaac99130b5f1ce2628260e410a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 10:00:28 +0100, , tool remove etherbone simplify speed encoding,,
669,2a1df9beeb5a0934df5c648fb3249db7ca3c9dc6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 09:11:33 +0100, , tool remote etherbone replace merge_bytes direct call int.from_bytes,,
670,4d5dca2d742de12e687dcc314c5a3aee6b3366ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 09:07:58 +0100, , tool remote etherbone replace split_bytes direct call int.to_bytes,,
671,9b696373a2454c282ef0d7ac4c94003e9a0674dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-25 08:07:06 +0100, , tool remove etherbone cosmetic cleanup add assert maximum burst size 255,,
672,6fe2bcd1f05ebf5921358585c09a7aa6d5a4864b,njoy-digital <florent@enjoy-digital.fr>, 2020-11-24 18:37:00 +0100,708, merge pull request 708 antmicro symbiflow restore,,
673,fe12821a64723d8b652a8847d6bf5e0af4eafc5c,njoy-digital <florent@enjoy-digital.fr>, 2020-11-24 16:01:27 +0100,707, merge pull request 707 enjoy digital github action migrate travis github action,,
674,6771ed07963e2fca208fd178299f36ab2e9ed977,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-24 14:17:38 +0100, , migrate travis github action,,
675,6684e7ae7ab850ae29ebfd68b56a7ea2cac66e0e,obert Winkler <rwinkler@antmicro.com>, 2020-11-24 14:53:03 +0100, , symbiflow restore restore method fix class api signed robert winkler rwinkler antmicro.com,,
676,f918d0bf0257e0193cd8e7b355751750fdb59a67,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-24 14:06:14 +0100, , tool remove add hex debug print,,
677,cddf19df98307657803c97c4ad942d272dc4e453,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-23 17:50:31 +0100, , integration soc add_etherbone expose buffer_depth,,
678,a1bfa79092dc3a2f67440d97b561f252dbe8133f,njoy-digital <florent@enjoy-digital.fr>, 2020-11-23 17:46:50 +0100,705, merge pull request 705 betrusted reset doc correct documentation ctrl reset register,,
679,119062c0680ae7d13749af63b542b92dba251959,unnie <bunnie@kosagi.com>, 2020-11-24 00:29:14 +0800,706, merge pull request 706 betrusted master add hook activating gsr inside startupe2 block spi_opi,,
680,33f073a0a91be1904f60f1166133465b96e921e8,unnie <bunnie@kosagi.com>, 2020-11-24 00:27:18 +0800, , add hook activating gsr inside startupe2 block spi_opi,,
681,4d7fe81a07f3757cac4a494a725fe9b94dd7ffbd,unnie <bunnie@kosagi.com>, 2020-11-24 00:19:05 +0800, , correct documentation ctrl reset register,,
682,9b3414746c3994a4535424cbcb57f1246ff6a1ae,njoy-digital <florent@enjoy-digital.fr>, 2020-11-23 15:56:17 +0100,704, merge pull request 704 antmicro fix symbiflow workarounds symbiflow remove workarounds,,
683,0431af729ccd300b7fd19e25e70012fe9d4b56e9,lessandro Comodi <acomodi@antmicro.com>, 2020-11-23 09:25:22 +0100, , symbiflow remove workarounds symbiflow signed alessandro comodi acomodi antmicro.com,,
684,8e39060d268b8ab3cb07e917773f5aa8b5296801,unnie <bunnie@kosagi.com>, 2020-11-20 03:24:09 +0800,701, merge pull request 701 enjoy digital interconnect csr eventmanager simpifly cleanup code document,,
685,32989c17b66e81bd895f7812fa068938cee8040c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-18 22:04:14 +0100, , soc rename has_timestamp with_build_time,,
686,1ac34bf5bfdd92a60c810ea19432190187cd2b43,njoy-digital <florent@enjoy-digital.fr>, 2020-11-18 22:01:25 +0100,702, merge pull request 702 antmicro fix disable build timestamp litex soc add timestamp bios disabled,,
687,9440975a1f172e1b08f606890620b472776ae748,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-18 21:44:53 +0100, , core ram cosmetic cleanup,,
688,3c0d41781f8cddc33b58af6cd2ea24e02214eea3,lessandro Comodi <acomodi@antmicro.com>, 2020-11-18 17:35:54 +0100, , litex soc add timestamp bios disabled signed alessandro comodi acomodi antmicro.com,,
689,444a605deae6a561dbe2c49bf3062eae6f3cd887,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-18 15:40:06 +0100, , build xilinx fix build litex_env_ise set user,,
690,ee1ea9baab8ae485c0e14a5e559a93dc16ac3b01,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-18 15:13:47 +0100, , bios cmd cmd_i2c make result similar linux i2cdetect,,
691,470b6873ca2cf539be0699c387067b873485cb31,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-18 13:06:55 +0100, , interconnect csr eventmanager simpifly cleanup code document csrs always enable documentation read_only mode added csrstatus allow enabling writes pending register get written data used clear event,,
692,30b2f187f4b3ec1aba523f757c6131ab8dc18da7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-18 11:25:51 +0100, , soc integration builder add generate_doc parameter doc args builder_args allows generating documentation easily target file doc,,
693,b8b6fe21653d3e5c98c5d33b9064b95abb6cd532,njoy-digital <florent@enjoy-digital.fr>, 2020-11-18 11:06:04 +0100,699, merge pull request 699 betrusted document_events create eventmanager option documented bit,,
694,390820219ed7ca7a66c59880aa1297f66f0a4b8e,njoy-digital <florent@enjoy-digital.fr>, 2020-11-18 10:38:58 +0100,700, merge pull request 700 lschuermann dev uptime param add soc timer peripheral timer uptime cli parameter,,
695,778afb45d2b4d712d0293dbc0a04f2d504165fae,eon Schuermann <leon@is.currently.online>, 2020-11-17 23:21:28 +0100, , add soc timer peripheral timer uptime cli parameter allows enabling uptime register timer core command line,,
696,3bd5d6cc0ee2daaa970c9f6bba2ae1c6c095c12f,Ädrzej Boczar <jboczar@antmicro.com>, 2020-11-17 16:25:17 +0100, , software liblitedram fix issue command write delay incremented,,
697,10256aa109e178567add7f367a7439906ddc5417,unnie <bunnie@kosagi.com>, 2020-11-17 05:10:16 +0800, , resolve xobs review comment,,
698,377794748b7e57e6e18145a884423a0b99207ea1,unnie <bunnie@kosagi.com>, 2020-11-17 04:55:46 +0800, , add api turn documentation i2s block interrupt,,
699,3dc18efe7094363b7a42897d85c3fd3e34bb2864,unnie <bunnie@kosagi.com>, 2020-11-15 23:18:46 +0800, , make documented event optional,,
700,5d6c851f3267d38eee7f71a2f79f67908772a2dc,unnie <bunnie@kosagi.com>, 2020-11-15 22:03:23 +0800, , try fix issue unnamed source,,
701,ea80e9ef32b9cd144dd1cb4d28ad83839681646d,unnie <bunnie@kosagi.com>, 2020-11-15 21:50:26 +0800, , improve documentation string try handle unnamed event better,,
702,6a0a896e9660a255f273b5002eacba2e96adb94a,unnie <bunnie@kosagi.com>, 2020-11-15 17:07:33 +0800, , improve documentation output,,
703,6deb750d6e3fa844565e7c80bf5234fd3f4d26a1,unnie <bunnie@kosagi.com>, 2020-11-15 16:33:14 +0800, , improve soc.svd output eventmanager event right data created bit mean soc.svd file attempt extend event manager finalization use field instead bit position svd file auto generate event correctly,,
704,05f83ca9787a8c5d2258a7a8d24ea16a20f29bba,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-13 11:12:35 +0100, , tool litex_term minor cleanup cosmetic,,
705,5097b7ae5c7d5d37619496cd77c82547f9c894c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-12 18:16:56 +0100, , board keep date litex board remove pcie_screamer target,,
706,103c7e90a55200472975b741814530873f17999f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-12 16:07:40 +0100, , integration soc litexsoc add initial add_pcie integration method,,
707,7a4b26d2ba6a166dc7443d24e2bbf79ca8c90934,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-12 14:45:46 +0100, , tool litex_json2dts fix missing,,
708,9c0f68792240fba088b4a02fbf1ec8056edcb237,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-11 09:45:07 +0100, , build use script filename name platform file,,
709,275932f56c46bc6d4cafef177f1a933b3ebad5ca,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-10 13:26:54 +0100, , gen fhdl verilog improve clock domain error reporting,,
710,2741fc2ba52aa1b98f8c1ab76d69278555b4e1f6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-10 10:22:40 +0100, , build add call method raise oserror failing use specific programmer avoid programming error silently ignored raise following error oserror error occured openocd call please check openocd installation access permission hardware cable,,
711,a5bdfe3f4ce5cd87c0ffafd2f2c2d5cc152208d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-10 09:47:28 +0100, , software i2c add i2c_scan command,,
712,ce9f24748f8af623bbbcf76b3555a37b0b2d76cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-10 09:46:43 +0100, , soc core bitbang i2c use tristate sdl sda drive low rely i2c pull ups high,,
713,221ea4c31a906ece73b81326897673245c5a63b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 16:36:04 +0100, , tool remote comm_udp revert try except probably needed commudp max_length,,
714,5aa70d975c0d1653d953de36529e2718e940c909,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 16:35:04 +0100, , tool litex_server revert commudp max length need testing,,
715,1d04b1dd83cf864d7f48cb4fe34e09a37412414c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 15:39:42 +0100, , software liblitesdcard operate sdcard 3.3v high speed sdr50 driver strength configuration 1.8v longer supported simplicity,,
716,b3a42d76cef429041a077dd9e9b57554e7763a0c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 13:29:22 +0100, , core cpu microwatt fix non irq variant add standard irq standard gdhl irq variant move xicsslave cpu class,,
717,3673f38d63e879e029fbaf92c23df3bed7d1efe9,njoy-digital <florent@enjoy-digital.fr>, 2020-11-09 12:40:15 +0100,653, merge pull request 653 gsomlo gls cpufreq rfc json2dts set cpu clock frequency soc bus frequency,,
718,ecaf69fe7846205d56daa8a95c82961ea653d8e6,njoy-digital <florent@enjoy-digital.fr>, 2020-11-09 11:22:08 +0100,688, merge pull request 688 rprinz08 master fix check wrong named attribute,,
719,0627c01d8947e8a91856f006408488b551ae521e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 11:15:00 +0100, , soc core spi_opi move __init__ ease readability first describe logic add constraint,,
720,5587ee5eeafc03b89c91a8cedb09b652be4a1efa,njoy-digital <florent@enjoy-digital.fr>, 2020-11-09 11:12:13 +0100,690, merge pull request 690 betrusted master add arbitrary command write capability spi dopi,,
721,80883ef37e8630e46814d8a9f6a2ad59518cb624,njoy-digital <florent@enjoy-digital.fr>, 2020-11-09 11:08:29 +0100,689, merge pull request 689 duranda patch libcompiler_rt remove duplicate mulsi3.o makefile,,
722,50a47f551e3d3c0f49ac3969c3094e3a89a15a6c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 11:04:31 +0100, , soc core create ram directory move spram lram implementation ease maintenance future addition similarly clock wrapper provide retro compatibily layer up5kspram could remove next release,,
723,ea8be6adcd4b76fdc7c0548a8bf9601ac8b96431,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 10:40:36 +0100, , target kcu105 add missing import,,
724,cecb36d6088dcc17241f42ee3334bcb5d1cbb438,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 10:37:20 +0100, , test test_clock update new supported device,,
725,14e196ab5d97ad347343154a81d70c950f3f5c76,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-09 10:31:53 +0100, , soc core clock create directory split code separate file ease maintenance adding new device clock.py originally created prototyped series fpgas since extended almost fpga device supported litex making large enough justify split soc core clock __init__.py provides retro compatibily layer,,
726,036ea48a4d66d9e4c898799248ce23470232c1b6,unnie <bunnie@kosagi.com>, 2020-11-09 16:43:01 +0800, , update constraint line litex methodology,,
727,383ea3e252bbc5a7df1a9b81f0cffc75c1b49947,njoy-digital <florent@enjoy-digital.fr>, 2020-11-09 09:33:01 +0100,692, merge pull request 692 master lattice pll support,,
728,a6fd7b5d3714824bfcaaabdd752a8c5dc4bbbdff,avidcorrigan714 <davidcorrigan714@gmail.com>, 2020-11-08 20:34:10 -0600, , lattice pll support,,
729,b59711f89fa565598009355a26dcb0c76e30f232,unnie <bunnie@kosagi.com>, 2020-11-08 14:35:41 +0800, , merge remote tracking branch origin master,,
730,2c36098f45c313e221be11c1113235b5f0837929,rnaud Durand <arnaud.durand@unifr.ch>, 2020-11-08 03:21:39 +0100, , libcompiler_rt remove duplicate mulsi3.o makefile,,
731,09ecd9abc91b90c1e7d2a92958dd5998be90964e,prinz08 <richard.prinz@min.at>, 2020-11-07 11:32:50 +0100, , make commudp reliable case bad ethernet connection,,
732,1c039389f287115c2930f03fa4b22440730571bb,prinz08 <richard.prinz@min.at>, 2020-11-07 11:13:51 +0100, , fix check wrong named attribute,,
733,d892c6f8f57f005822274b331fe76d696e3144e7,unnie <bunnie@kosagi.com>, 2020-11-07 03:57:46 +0800, , minor bug fix spi writing usb based flashing working,,
734,9359aa068844135c4bc26228c73ad1c3821dea44,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-06 19:50:25 +0100,52, tool litex_server revert commudp max length http github.com enjoy digital liteeth issue fixed,,
735,9fe3a42072519131d3a1c4e7dfb49b033fa28b8b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-06 16:11:25 +0100, , software liblitedra sdram minor cleanup use identical delay delay increment,,
736,d1ef64f9fdcdad6b7fa3f7f24e83d9e3019f7ba2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-06 13:01:56 +0100,52, tool litex_server revert commudp max_length http github.com enjoy digital liteeth issue need investigated enabling _read_merger udp,,
737,996be957254164018c927d83ce8d041e8c24da96,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-06 12:49:43 +0100, , tool litex_sim also add cpu dbus demonstrate trigger wiki,,
738,fc59bcd8338c8c39f4e694e7a8f15a02f0914500,unnie <bunnie@kosagi.com>, 2020-11-06 04:43:23 +0800, , add facility burst writing fix pp4b command bug,,
739,61c009a39344c6a6b87ed88f73e3f2f475b61f91,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-05 19:55:18 +0100, , revert get_data_mod change vexrisv smp repo renamed pythondata cpu vexriscv_smp,,
740,c088cd5d220c99e7fc8654690b5badb34a792cc1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-05 19:43:11 +0100, , core clock use locked already falling reset add delay reset prevent interlock bios reboot command xilinx device,,
741,3e47a6e48b3b16db9b24e19143185a3aed0822ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-05 15:58:32 +0100, , get_data_mod fix error message module found pythondata module named,,
742,65f19b5c4a4b139183d2923aa3484f779a9e5470,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-05 13:41:37 +0100, , integration soc add_sdram add with_bist parameter add litedram bist sdram_bist command available bios litex sdram_bist sdram_bist burst_length random litex sdram_bist 256 starting sdram bist burst_length 256 random speed mib speed mib tested mib error 473 455 473 455 473 455 473 455 473 455 100 473 455 125 473 455 150 473 455 175 473 455 200 473 455 225 speed mib speed mib tested mib error 473 455 250 473 455 275 473 455 300 473 455 325 473 455 350 473 455 375 473 455 400 473 455 425 473 455 450 473 455 475 speed mib speed mib tested mib error 473 455 500 473 455 525 473 455 550 473 455 575 473 455 600 473 455 625 litex,,
743,97b35a0771eddea752073ad7a2262668a6482eb5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-05 13:39:48 +0100, , software liblitedram bist update generator checker control configure end csr,,
744,3dffdbf62826f576f8bd2c8ca8bdc20959956b36,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-04 11:32:25 +0100, , build xilinx add missing error reporting,,
745,897b2ea4128d6579b942c3a7d1ec62ecc6f629a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-04 11:15:04 +0100, , board target add rst signal crg allow full reset soc reboot command,,
746,ffc554deded2990c89dc66f12ce8e2755a7414fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-04 10:58:00 +0100, , soc integration core connect soccontroller reset crg.rs full reset soc reboot signal present,,
747,2c504783caacd3683d118fd8ba9ff14245a563ff,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-04 10:22:14 +0100, , bios cmd cmd_bios add led command set led value used first simple visual example start interacting hardware cpu bios,,
748,db836e8e5d9d66caade9294f1a8b67eb2b4d3611,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-04 09:38:46 +0100, , build add toolchain check running build script improve error reporting,,
749,6e806ce60cf67ce98041aa3fb198ba156485eb97,unnie <bunnie@kosagi.com>, 2020-11-04 04:39:47 +0800, , refactor spi dopi interface support arbitrary command jsut read lay groundwork page programming sector erasing,,
750,f8cadc7b04c85e824f9c8f72602e125343a711cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-03 19:16:41 +0100, , software liblitesata init avoid reset sata phy already ready gateware already hotplug capable,,
751,b8d48385f6b60ba5d4862aa85a0ee5c6cc749c91,njoy-digital <florent@enjoy-digital.fr>, 2020-11-03 14:53:10 +0100,684, merge pull request 684 sergachev master core cpu zynq7000 fix axi slave registration,,
752,99b103998d3c0a2e40a923e8988d825ab97a7ad6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-03 13:03:45 +0100, , software liblitedram expose sdram_bist_loop,,
753,9d94bcdef76f5d3ff9cf102d39c67b7bf61abd53,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-03 10:59:12 +0100, , board platform cleanup pas uniformize comment separator order,,
754,b63e2d3b94c8b9c913cdbcdab69e23f5618e45cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-03 10:53:26 +0100, , board platform remove pcie_screamer add litex board,,
755,cc652dda7784d79f0e69561f6c018bcc68fb4dc9,lia Sergachev <ilia.sergachev@protonmail.ch>, 2020-11-03 00:55:16 +0100, , core cpu zynq7000 fix axi slave registration,,
756,081d88342113afcaf420830064c8f68a51f0fb78,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-02 19:52:28 +0100, , target kc705 revert sys_clk_freq 150mhz,,
757,c1c095fdd4de9b2d3e490d8faebc4947897fdca4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-02 19:44:52 +0100, , target nexys_video add sata support,,
758,cc95d89a6f2c9ecb4f3a7b4942111e50caddebd0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-11-02 19:01:10 +0100, , board kc705 update sata integration,,
759,5b4e4a3b4afa0e77db837ead72bc7263a339f92e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-30 15:41:36 +0100, , change update,,
760,d18157eddefa98be0be8ddaf00bfadde20d95f37,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-30 15:38:45 +0100, , software bios cmd_litesata add sata_init sata_write commmands,,
761,cb1badb173b24a3fb8b8e53059fa219120a0889b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-30 15:38:17 +0100, , software liblitesata add sata_write update ifdefs,,
762,638d28d8d415927eb9363012a092bcf2d08b3dbe,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-30 15:37:20 +0100, , soc sata fix typo mem2sector dma,,
763,060bbf1d598fa850f80c6a3a0760893a4fe78d8e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-30 12:20:12 +0100, , soc sata add write support,,
764,c4a6fe7d965175f99b46874536782d02a9b29088,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-30 12:09:23 +0100, , soc sata update sata integration renamed,,
765,7bcf8cb7527cac66b6c0b7ae34d84040362ee38c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-29 17:03:28 +0100, , software liblitedram switch uint32_t workaround 322 expose burst_length random parameter sdram_bist command,,
766,07503d22ac276ca830c7149426238d2cb845f258,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-29 15:06:02 +0100, , soc software move fatfs libfatfs avoid duplication liblitesdcard liblitesata,,
767,b9ceed0f744aeeb4ccf15193cab7d693a9b86fb9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-29 10:50:10 +0100, , integration soc sata fix sys_clk_freq sata_freq_clk check,,
768,e7ad705359bad2c68870024bbda396af4727adb7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-29 10:15:28 +0100, , integration soc add initial sata integration dma read support,,
769,e8c39ec3d2e4adb8711d61fdd0b4eaed8fe6ad61,unnie <bunnie@kosagi.com>, 2020-10-29 05:09:18 +0800, , add generic command processing state machine facilitates page writes sector era first commit debugging commencing,,
770,9b123f7c9aa577aa91f3b5ea6f6875f5eeb05114,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-28 19:55:19 +0100, , software liblitesata implement sata_init new csr register,,
771,1fca7b9a91f6621b848d474b8edb94335b693500,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-28 18:59:36 +0100, , software liblitesata sata_read handle error,,
772,2bb46b305b1d0f3236eae4ee7cbdde8bd1bacab8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-27 09:39:01 +0100, , software liblitesata fix warning typo add todo,,
773,c0ba03ef665c3b810f3c7405d2b6a436048aba07,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-26 15:14:40 +0100, , target kc705 add initial sata support,,
774,4127af36b5a1330e297b5d3e2e2ae879252a0dc8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-26 15:13:56 +0100, , soc software add initial minimal litesata support allow booting sata drive,,
775,37f2ebe675accebd6b869ece692a3cc506a3ccdf,unnie <bunnie@kosagi.com>, 2020-10-25 17:50:56 +0800, , add responder type cti debug access work,,
776,c474272f5369bb77fd3ecfcf86395dc13e09c70d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-23 14:33:24 +0200, , soc interconnect stream comment reset_less payload since cause issue litesata understand,,
777,e94876753d167383aee6bc470f96548e6fc09202,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-23 08:00:43 +0200, , soc core icap add back missing add_csr missing adding add_reload method,,
778,0dec446434f6b15822b68d571e4129e279627f3f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-22 17:43:42 +0200, , tool litex_client add utils dump fpga identifier register expose litex_cli dump fpga identifier litex_cli ident dump fpga register litex_cli regs,,
779,30b226f89590b6530b78e576675314114d4a396f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-22 08:55:14 +0200, , soc intergration export additional name override fix,,
780,abdc8bb26e06d88c1b182a1fc206c57b736708ed,njoy-digital <florent@enjoy-digital.fr>, 2020-10-22 08:53:32 +0200,681, merge pull request 681 disasm fix svd soc name fix soc name svd generator,,
781,4eb634ba2d494e7448dc726162b1d43cbd105cec,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-21 21:43:08 +0200, , soc interconnect csr fix csraccess value check,,
782,e7b33a9ea808cb264bee2ef3b0af64f8d6ec2991,njoy-digital <florent@enjoy-digital.fr>, 2020-10-21 21:23:05 +0200,680, merge pull request 680 daveshah1 dave radiant portname fix radiant use string bus port name,,
783,7bbde6d05a3023c5381ca40d0e97cc1ca0b2f128,njoy-digital <florent@enjoy-digital.fr>, 2020-10-21 21:22:37 +0200,679, merge pull request 679 duranda patch add integer limit stdint.h,,
784,c430587e91e8f4b2f6804f61592cd3df1176ef0e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-21 15:52:53 +0200, , soc interconnect stream shifter add shift signal optional parameter,,
785,e4997295bdf7bb4cc1245a303c9fb8ef64d14e6a,adim Kaushan <admin@disasm.info>, 2020-10-21 16:33:43 +0300, , fix soc name svd generator name overwritten one csr region name,,
786,66eb38cf8490062c6fbd13a9830d33af2f60d133,avid Shah <dave@ds0.me>, 2020-10-21 14:05:33 +0100, , radiant escape bus port name signed david shah dave ds0.me,,
787,5a6b8f452d49c68a468b972e981485c11ebb2031,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-21 12:47:55 +0200, , soc interconnect stream add shifter useful shift stream data serdes alignment,,
788,ad04365e20b4cee992cea4fb1b154c1cd59c141c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-21 09:49:38 +0200, , soc core code_8b10b add helper,,
789,e91ec2ed833b1efe42d0c92495afc84723b46f02,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-21 09:29:21 +0200, , soc core code_8b10b add streamencoder decoder used litex stream improvement handle backpressure non continous stream,,
790,eb26d09dbecb48b81555d1b63e2212122cd659f6,rnaud Durand <arnaud.durand@unifr.ch>, 2020-10-21 01:34:27 +0200, , add integer limit stdint.h,,
791,918a0d95bae4e9e9f07207f89bdc011c6481cfdf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-20 12:00:33 +0200, , platform target keep date litex board,,
792,84c358889d3314a3f9c22b9f5b76223cd6505cd6,njoy-digital <florent@enjoy-digital.fr>, 2020-10-20 08:56:39 +0200,677, merge pull request 677 madscientist159 master add initial interrupt support microwatt litex,,
793,72140f6df97a2cd5b8d56c2e1c7bc090a6f11339,njoy-digital <florent@enjoy-digital.fr>, 2020-10-20 08:15:36 +0200,674, merge pull request 674 daveshah1 radiant yosys synth build radiant allow synthesis yosys,,
794,90d71ec24747ab4bd38ee6478e2bed5305224cae,aptor Engineering Development Team <support@raptorengineering.com>, 2020-10-16 14:45:55 -0500, , add initial interrupt support microwatt litex conflict litex way thing power way handling interrupt table litex expects able put rom address load application ram higher address power architected jump exception handler 0x100 ... 0x1000 result taken approach placing generic exception handler entry exit routine rom reserving single pointer sram determine isr handler location application loaded pointer set bios rom isr application load reenabling interrupt need set address application isr otherwise bios rom isr continue used tested operate built uart irq mode bios loaded ram application,,
795,af82abb8072256029705c7c64818eb6c3348a4dd,aptor Engineering Development Team <support@raptorengineering.com>, 2020-10-16 14:32:06 -0500, , allow soccore instance set maximum interrupt number,,
796,288306c86a9f4392cf3ef6d071a272600c4edd6b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-15 16:20:05 +0200, , software liblitedram add initial build self test software used litedram bist generator checker import  self.add_csr sdram_generator  self.add_csr sdram_checker,,
797,d23b88f7393b0e454155d69a8d31649c9c2ba409,unnie <bunnie@kosagi.com>, 2020-10-14 18:45:13 +0800,675, merge pull request 675 enjoy digital soc core spi_opi expose dq_copi allow constrainting fromâ,,
798,c6f7f0210a442068aa13bae2bc7a24f189a3ffcf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-14 10:31:29 +0200, , soc core spi_opi expose dq_copi allow constrainting design,,
799,15dc97476cdcbc6d0a061b5c56b0f093e5ae7f4a,avid Shah <dave@ds0.me>, 2020-10-13 12:11:48 +0100, , build radiant allow synthesis yosys signed david shah dave ds0.me,,
800,4d553a6fc0b2f075b527711f252dee9f08de9b69,njoy-digital <florent@enjoy-digital.fr>, 2020-10-12 19:42:31 +0200,672, merge pull request 672 enjoy digital add dynamic write latency calibration litedram,,
801,f0abc185e1135c2ba51ec17e6eadb6861b914071,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-12 17:35:39 +0200, , target sim update sdram manual cmd_latency longer needed,,
802,bc683514752d30281ec8056fb4d50e8002560af8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-12 15:52:54 +0200, , software liblitedram use flag,,
803,c596135274fdfb53bbfeca0aa9b5466470b18dc5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-12 13:52:15 +0200, , bios cmd cmd_litedram add sdram_test command,,
804,d4d4ca53b0d1fa0c0a42c8bbe5713dcd266d068f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-12 13:00:44 +0200, , software liblitedram sdram.c move activate precharge change second seed,,
805,d1f04e67c5b4b888b345d1f63b57446d5317cca3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-12 10:58:43 +0200, , software liblitedram use cycle increment write bitslip tck step,,
806,3d5bc29dd10c5cbd08c2a633b41db7be47849db0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-09 19:13:10 +0200, , software liblitedram add initial write latency calibration,,
807,3518223c841f6917fd3819c27babbb80426d5026,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-09 15:30:52 +0200, , software liblitedram add function simplify read_leveling test seed test seed prevents test success previous content dram still expected one sdram_cal command succeded,,
808,69177c92519a3b6d3c495e2feafb1134215c07d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-08 19:38:57 +0200, , software liblitesdram add initial support write leveling bitslip configurable via bios command,,
809,004924a3190f5d6b58a213f499e7f8460f9f42c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-08 11:34:57 +0200, , soc interconnect csr expose csrstatus allow triggering action csrstatus writes,,
810,b904aa7d1815d20a7798eed83e6b2f72c6c03148,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-08 09:11:28 +0200, , libbase memtest simplify log add test size memtest memspeed banner,,
811,e4fe0d9ef4dac77ed022574468460a0e42516816,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-07 19:32:10 +0200, , soc core spi_flash fix with_bitbang false compilation,,
812,375b6f2dc743b7e695461708bd66be0111528ff1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-07 19:28:13 +0200, , soc core spi_flash fix dual mode compilation,,
813,a2b71fde4a84e10eda3399eb7a5e714e011c26dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-07 16:35:08 +0200, , soc change default csr bus data width csr bus data width validated various design recommended provides better performance without impacting resource usage even ice40,,
814,4f30a5b8e5804ba7ac45f3a7de9358f50bedb93e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-07 13:00:54 +0200, , libbase memtest add function print speed kib mib gib depending value,,
815,0a80e4c3d6d368c7cf39c84e3734416b0a1e414b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-07 12:42:58 +0200, , libbase memtest revert previous printf information provided make verbose,,
816,5e2a4efac6503eeec29e881284f93ea99ea6bba3,njoy-digital <florent@enjoy-digital.fr>, 2020-10-07 12:38:44 +0200,665, merge pull request 665 fidergo stephane gourichon precise memory performance test,,
817,83b4447f0e126703a9052479ab8649e3412f1bbf,njoy-digital <florent@enjoy-digital.fr>, 2020-10-07 12:37:53 +0200,662, merge pull request 662 fidergo stephane gourichon dfu util_with_ unconditionally ask dfu util issue usb reset,,
818,305092c7b80319781450a96084ca4edf9cb73cbf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-07 12:36:08 +0200, , test test_icap update,,
819,ad7671f81168c69fa54e217e9ae2450f23b04abb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-06 15:18:05 +0200, , soc core icap icap add with_csr parameter add_reload method allow reloading fpga logic,,
820,42025dcbfa71d257cc678ddeb9a6407405d356ae,njoy-digital <florent@enjoy-digital.fr>, 2020-10-06 10:31:25 +0200,666, merge pull request 666 gsomlo gls sdcard bios add command returning card detect pin status,,
821,026d40ffabb3b3466c7a94961cc3cf790e0a4b11,abriel Somlo <gsomlo@gmail.com>, 2020-10-05 14:32:06 -0400, , bios add command returning card detect pin status,,
822,6916674ff6771b7f0dec11c2d18737abe16d3c95,njoy-digital <florent@enjoy-digital.fr>, 2020-10-05 19:25:18 +0200,664, merge pull request 664 antmicro symbiflow_a100t build xilinx symbiflow add xc7a100tscg324 supported device,,
823,81257da9b41f4e2886a557a8ed4eb9327c05e15a,njoy-digital <florent@enjoy-digital.fr>, 2020-10-05 19:24:43 +0200,663, merge pull request 663 fidergo stephane gourichon fix soc cpu crash minimal variant call,,
824,1a603b3feee7a93aabf4eca401e29bc32fc5d6c8,njoy-digital <florent@enjoy-digital.fr>, 2020-10-05 19:23:47 +0200,654, merge pull request 654 pepijndevos gowin build support gowin,,
825,f71275a3f18915c6c50b17b926be73bf0ea7dd3a,tephane Gourichon <stephane.gourichon@fidergo.fr>, 2020-10-05 18:04:40 +0200, , show speed byte per second forcing megabyte per second everyone doe make sense showing byte per second allows distinguish low performance performance measurement bug anyway previous code claim speed mib actually,,
826,cbbbb3f468da3d7fd89ed909b0bd58d5463ab8a0,tephane Gourichon <stephane.gourichon@fidergo.fr>, 2020-10-05 18:40:24 +0200, , display write speed write test actually performed,,
827,5b0ced00b5000054494fe1dfedb495ec4ba76465,tephane Gourichon <stephane.gourichon@fidergo.fr>, 2020-10-05 17:58:44 +0200, , confirm parameter log,,
828,48638f936bc2e2a15fa32d1bf3588988d98e3c9d,tephane Gourichon <stephane.gourichon@fidergo.fr>, 2020-10-05 17:16:35 +0200, , fix soc cpu crash minimal variant call generated soc.h say example code tester minimal attempted run instruction unknown cpu likely cause hang,,
829,e47f84ea79b336098718d1024e728d3f92cdf5a3,tephane Gourichon <stephane.gourichon@fidergo.fr>, 2020-10-05 17:16:10 +0200, , unconditionally ask dfu util issue usb reset signalling finished host machine need issuing always doe cause trouble,,
830,aebe08d841f0ffeef18b76fee0c5b0f727268335,njoy-digital <florent@enjoy-digital.fr>, 2020-10-05 17:16:04 +0200,661, merge pull request 661 yetifrisstlama fix stream2wishbone,,
831,2d6f19a816dcf68409f2eacbdb8f8568f61c695d,njoy-digital <florent@enjoy-digital.fr>, 2020-10-05 17:09:59 +0200,659, merge pull request 659 shawnanastasio toolchain fix add riscv unknown linux gnu triple fix existing riscv linux gnu triple,,
832,ff4afda305bced717b030fca323719227d6a2292,obert Winkler <rwinkler@antmicro.com>, 2020-10-05 17:02:51 +0200, , build xilinx symbiflow add xc7a100tscg324 supported device signed robert winkler rwinkler antmicro.com,,
833,acdfae202b143c933083207a81212b88b7a500a5,ichael Betz <michibetz@gmail.com>, 2020-10-04 18:19:39 -0700, , stream2wishbone drive sink.ready line,,
834,6e3e979a0bfbf7b61713183f01507ed10b9750fb,ichael Betz <michibetz@gmail.com>, 2020-10-04 18:17:28 -0700, , serial2tcp.c json error handling respect rx.ready,,
835,fa82d97aa59db1b81a20f376742a7874d0d37b94,hawn Anastasio <shawn@anastas.io>, 2020-10-02 18:30:46 -0500, , core cpu add riscv unknown linux gnu triple fix riscv linux gnu add riscv unknown linux gnu known triple fix existing riscv linux gnu removing incorrect gcc suffix triple,,
836,6fd48ca2ce8305f27d6875032e314572ae288d49,hawn Anastasio <shawn@anastas.io>, 2020-10-02 13:42:16 -0500, , software use fno stack protector allows riscv gnu linux toolchains used build litex software without reference undefined stack guard symbol get generated linking fails,,
837,c77da3a8bc4a119869cf931a1a769957b7f7d083,abriel Somlo <gsomlo@gmail.com>, 2020-09-23 14:16:14 -0400, , rfc json2dts set cpu clock frequency soc bus frequency fixme timebase frequency used raw cpu clock vexriscv might want evaluate also setting decide whether keep soc bus frequency cell whether cpu clock frequency ,,
838,b84a858b2c3083c792ef1696ca426015887fcff1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-01 11:46:43 +0200, , change initialize change since last release,,
839,ba2ff8cf711317f6053dbd99e8eec4d2e4fbfdca,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-01 11:27:33 +0200, , tool litex_sim update wrcmdphase longer exposed physettings,,
840,2b6280296113225e18d0d7425db3abb1aafa5e27,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-01 10:36:37 +0200, , tool litex_sim minor review cleanup,,
841,23e319732cad2174470faf2c5a22ab17fb257500,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-10-01 10:34:58 +0200, , tool litex_server minor review cleanup,,
842,e8c0360fa57ad220b114b575186203797b9c5c54,amsi Vytla <vamsi.vytla@gmail.com>, 2020-10-01 01:32:44 -0700, , tool litex_sim litex_server .py minor clean 657 enable litex_server debug create function add litex_sim args,,
843,890ccaf4bd506055f5fab1fe7f0ecf320ae4749f,epijn de Vos <pepijndevos@gmail.com>, 2020-10-01 08:39:32 +0200, , support writing bitstream flash,,
844,29bff18e6957b1084ad161f211092c1ddf67f28a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-30 19:00:00 +0200, , software liblitedram add sdram cwl printf bios,,
845,f476b32ada15e05e33c209bb2ee22b0cab014173,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-30 18:34:48 +0200, , software liblitedram rename sdram_test_size since used bench force test size,,
846,f7e49cc23a0b00a8bd50fec6623673a79865e28c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-30 18:02:07 +0200, , software liblitedram add sdram_test_size 2mib previously defined memtest,,
847,fdf7981f40be8a711b3e10166894461f27c5e48c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-30 17:49:51 +0200, , software libbase memtest remove size restriction execute memspeed,,
848,ed21c983cbaba88d8549421d3203c6b539be84d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-30 17:29:04 +0200, , merge branch master http github.com enjoy digital litex,,
849,c154f1cbb236dbd01003558f37ea6c8ee80d38a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-30 17:09:19 +0200, , software liblitedram add support dynamic read write phase add command bios force,,
850,6f136f9faa1c48d5aa5acf8ae6525ecddf9a4bf9,njoy-digital <florent@enjoy-digital.fr>, 2020-09-30 11:43:14 +0200,655, merge pull request 655 betrusted svd_memregion add memory region soc.svd,,
851,96976941b4b2d63c6299ea466f902551d7a04451,njoy-digital <florent@enjoy-digital.fr>, 2020-09-30 09:57:54 +0200,656, merge pull request 656 kbeckmann fix build issue sdram_leveling found,,
852,39d144626b83143ce6fa89b0e1d1ff03bebf8390,onrad Beckmann <konrad.beckmann@gmail.com>, 2020-09-29 22:47:22 +0200, , fix build issue sdram_leveling found 4f76656 rewrote sdram_leveling called leading linking problem target sdram write leveling disabled e.g ulx3s,,
853,a9234a8793d86f6b1a065395ed1f42abe3bb6909,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-29 16:02:21 +0200, , software liblitedram allow cmd_delay adjustment even enforced phy,,
854,eca5a25e270cf82c5ac6ddde838672011bee9dfc,epijn de Vos <pepijndevos@gmail.com>, 2020-09-29 15:55:07 +0200, , add dummy attr_translate,,
855,4f766560180bc4869186de40b2d816eee0ae6a16,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-29 15:40:26 +0200, , software liblitedram simplify vtc hardware software control move vtc control remove duplicate sdram_leveling sure call litedram bios command,,
856,dd2b1f21f08a23cd581248c0dde0d8c6af6941f2,epijn de Vos <pepijndevos@gmail.com>, 2020-09-29 15:24:36 +0200, , typo dead code,,
857,e4555df095cd6fd0c2dcd76fa2e29380490734b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-29 13:38:19 +0200, , tool litex_server pcie enable pcie device already enabledd avoid manually driver,,
858,bc5873f78c6610fd39c456822e488df1e565aaa7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-29 13:10:05 +0200, , tool litex_server pcie allow passing pcie bar reported lspci  lspci ... 00.0 controller xilinx corporation device 7022 rev sudo litex_server pcie pcie bar 00.0,,
859,6d07f01f5bedaee208dbb2dbd11e101b69eb9bb9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-29 13:01:44 +0200, , tool litex_client remoteclient allow use without local csr.csv file case want access mmap manually without csr.csv file remoteclient wb.open wb.read 0x40000000 wb.close,,
860,7b4299238331b3aa68907d3b98b375bc1cfd18e0,unnie <bunnie@kosagi.com>, 2020-09-29 14:11:55 +0800, , add memoryregions outer tag series memoryregion future proofing,,
861,4a94bb78f67ececd9522fed9489ff712fc28f290,unnie <bunnie@kosagi.com>, 2020-09-29 01:30:09 +0800, , add memory region soc.svd svd2rust doe recognize memory region like make access crate rust doe patch add memory region soc.svd using tag specified http www.keil.com pack doc cmsis svd html added block peripheral level format like xml memoryregion name sram name baseaddress 0x10000000 baseaddress size 0x00020000 size memoryregion memoryregion name vexriscv_debug name baseaddress 0xefff0000 baseaddress size 0x00000100 size memoryregion memoryregion name csr name baseaddress 0xf0000000 baseaddress size 0x00040000 size memoryregion ,,
862,95564b7475c514bcda5386cdba33368374e719ff,epijn de Vos <pepijndevos@gmail.com>, 2020-09-28 17:49:41 +0200, , change name devicename working bios,,
863,c0fa4fd1f442d14d8dbad2854157bb36f17d86e1,epijn de Vos <pepijndevos@gmail.com>, 2020-09-28 13:12:07 +0200, , initial build support gowin,,
864,a1c023b900298774f073fe3d06a56f454599fe3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-24 14:58:21 +0200, , software bios cmds cmd_litedram enable,,
865,90a2b80b6aa66141abccae4c812c61a62153545e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-24 13:54:08 +0200, , software liblitedram fix printf location tap decremented,,
866,7617a82fe6df811496d68426bbadd0c562c84a93,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-24 10:27:38 +0200, , target kcu105 create specific cd_eth ethernet,,
867,a3c616028ef967d9de49c55518ca140619866b42,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-23 19:43:28 +0200, , software liblitedram sdram fix cmd_delays dat_delays,,
868,01528e643eb1e030e99c7e3f75de20d2656eb372,njoy-digital <florent@enjoy-digital.fr>, 2020-09-22 21:52:13 +0200,652, merge pull request 652 gsomlo gls sdcard clocking rfc proper way set sdcard clock,,
869,8e7596d3307ea0a5dd57f0c340652e1ff8a29539,abriel Somlo <gsomlo@gmail.com>, 2020-09-22 12:10:53 -0400, , liblitesdcard sdcard.c ensure effective sdcard clock requested way clock divider currently calculated possible effective sdcard clock end higher requested clk_freq value calculate divider starting clk_freq ratio rounded nearest power two ensuring resulting effective clock frequency requested frequency signed gabriel somlo gsomlo gmail.com,,
870,ac32b92e9fea0653c1d31de9f29833b65f37d325,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-22 18:31:06 +0200, , target kcu105 add etherbone,,
871,a601415bf060a8dcd1ac383787bc670aeb89db20,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-21 19:53:34 +0200, , software liblitedram add function command reset force cmd dat write leveling delay useful investigate speed new board support,,
872,a39660fa99b27b765e9115dcd3c77fde53db5906,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-17 18:19:12 +0200, , software liblitedram sdram.c fix typo,,
873,a0d66dd60e7cbe0e369c938a032815b3f3f37f29,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-17 10:44:08 +0200, , software liblitesdcard sdcard move busy_wait fix sdcardboot stuck since code refactoring reduce busy_wait value,,
874,de4fc14cf94397c313935437d6ddf9f9e7a3b0dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-17 10:41:49 +0200, , software bios cmds cmd_litsdcard make sure command generate report,,
875,6c4abe2185ac3a7208821c13d0bb5d7e21f15817,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-17 09:10:58 +0200, , software bios cmds cmd_liteeth make sure command generate report improve,,
876,7d6818ab079e9fc84bd2406bb42c70924ea968de,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-17 09:07:36 +0200, , software bios command avoid much group reorganize bit,,
877,88ef2a330bd27ae78628e6618e9712d51fbbf690,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 22:48:32 +0200, , software bios cmds cmd_litedram rename spdread command sdram_spd,,
878,3380de4adf508be460e7ff7d2efa63eb45c412ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 22:45:19 +0200, , software bios cmds cmd_i2c rename command i2c_xy,,
879,79009f762d89b9d351245deb422362a5b58b1b78,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 22:44:47 +0200, , software bios cmds cmd_spiflash rename command flash_xy,,
880,cb55d7119c691609b80a741b16c49bdbe9f866b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 22:39:56 +0200, , software bios cmds cmd_liteeth rename command mdio_xy,,
881,d5162a2a2b7442413df6817c26103f940bd42e73,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 22:37:46 +0200, , software bios cmds use _handler suffix cmds function,,
882,d4018b7ccfc8554862a6d815c8ad69f8df69f770,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 22:32:27 +0200, , software bios cmds cmd_litesdcard rename command sdcard_xy,,
883,400bf134008a868072c313b817185c200c58b556,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 22:25:33 +0200, , bios cmds cmd_mem rename command mem_xy,,
884,21cc7df2fa9b5616f37ca494809385220f25ba9b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 21:17:51 +0200, , software bios cmds cmd_mem remove debug cmds merged,,
885,74fb086322247b854403531b692855a0d2b7d053,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 20:01:39 +0200, , software liblitedram rename function command expose mode register write function user,,
886,dc087f948acd65eadeb9c4b6a6117d5b0e4aa930,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 11:56:39 +0200, , software liblitedram sdram keep sdrwlon sdrwloff private,,
887,9c2975e8b4b50ec6c6a32a9e3172620276be9e39,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 11:22:15 +0200, , software liblitedram sdram remove low level manual control dfi interface low level unused,,
888,8a9d17c768a8cd9d15e5005cff043caa2265410e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-16 11:03:10 +0200, , software liblitedram sdram.c move sdrwl_delays definition write_leveling section add ifdef,,
889,f208a5db2c7e8b3557117990ec015f29f461f3d3,njoy-digital <florent@enjoy-digital.fr>, 2020-09-15 21:17:14 +0200,649, merge pull request 649 gsomlo gls misc fixup misc fix recent commits,,
890,9729d053eba82ef5c3f25caf53f32298a7f9311f,abriel Somlo <gsomlo@gmail.com>, 2020-09-15 14:45:34 -0400, , software memtest use unsigned long represent pointer,,
891,6c838cedcdc4eaf0649dde8e650f7c26ba729afd,abriel Somlo <gsomlo@gmail.com>, 2020-09-15 14:44:10 -0400, , libbase sim_debug wrap marker variable within appropriate ifdef,,
892,e2719d4d71235219b6b70fcf2551f14aca18f922,abriel Somlo <gsomlo@gmail.com>, 2020-09-15 14:23:05 -0400, , fixup e28e808c define variable file,,
893,a69273db508759bc7d79bb74bf618726fbc3f3da,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-15 19:59:20 +0200, , board target arty switch sdram networking mode interface_type longer supported,,
894,404104be21b94bcc06c49a040478c8756dfce9d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-15 19:58:17 +0200, , software liblitedram sdram.c increase ddrphy reset time,,
895,cfe6f565728c10cf3ebbd7f1f1d1e86fdd720183,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-15 19:41:20 +0200, , software liblitedram sdram.c improve reporting ident sub report avoid displaying software hardware swich set previous value,,
896,e63a40370e877dcdbf5a5bdeb6274a5958ff4962,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-15 19:37:09 +0200, , software libbase memtest improve reporting indent sub report report speed mib,,
897,e28e808c244ce1d57146c92a270ce4d08c9967cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-15 17:22:58 +0200, , software liblitedram allow forced write leveling delay improve delay printf failing,,
898,1d63d66a093883a6cbccc83bf5da49c25fdee5d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-14 11:50:54 +0200, , software libbase memtest improve memtest_data progress add base current tested address current total tested size  memtest 0x40000000 ... write 0x40000000 0x40200000 2mib read 0x40000000 0x40200000 2mib,,
899,c169494793d63afb789042a913b84477d794b6ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-10 13:19:34 +0200, , litex_setup detect allow execution cloned litex repository others dependency installed alongside litex repository,,
900,b39fea4ecbbaee7f659cb73a0c342628142dca6c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-07 18:53:31 +0200, , software liblitedram reset write delay even succeeding,,
901,658f7120011bd09e83756bf0ebf5a8d3abe11fdb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-07 18:47:18 +0200, , software liblitedram write_level add support manual command delay required configuration automatic cmd clk scan still trouble,,
902,5ee074f422cbc926e9a93a551d9373fe3c2f6398,njoy-digital <florent@enjoy-digital.fr>, 2020-09-07 17:41:50 +0200,642, merge pull request 642 gsomlo gls sdcard blk sec rfc bios sdcard use 512 byte block smallest addressable data unit,,
903,c0fb3691e6ee283f7b1a132e627b5be68be38d51,njoy-digital <florent@enjoy-digital.fr>, 2020-09-07 16:46:37 +0200,647, merge pull request 647 antmicro jboc sim debug improve dynamic tracing support simulator,,
904,7c3fbf1d06163a2e840b0c68c44fd9ec6b8e54e0,Ädrzej Boczar <jboczar@antmicro.com>, 2020-09-07 15:29:02 +0200, , sim improve tracing reset value behaviour sim_debug false,,
905,3fd567c4c907e0d8d1a76c4946866629aa7d858c,Ädrzej Boczar <jboczar@antmicro.com>, 2020-08-28 13:10:38 +0200, , sim additional simulation tracing debugging tool,,
906,c247814ed4e81cbaf15cb76cccf3260d39f16743,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-05 11:37:07 +0200, , software liblitedram sdram.c add ifdef mpr function,,
907,f7b6dd05ae6a5084bb86136e7a028c4aa4834351,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-03 18:57:05 +0200, , core clock add initial xilinx ultrascale plus pll mmcm idelayctrl support,,
908,6d8a367abeab728b11efc5c102182e39085e16ca,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-03 17:47:32 +0200, , software liblitedram add separator expose read_level,,
909,ae152e28a7c0fde7e484fadde4bb8d15e719d991,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-03 15:25:04 +0200, , software liblitedram add sdrmpr function,,
910,3e083958b01da957c798211cd3cd8d62b4573eba,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-03 14:55:37 +0200, , software liblitedram move calibration sdrcal function,,
911,31afe558219bf8a726d972dd4de7e427df4affef,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-03 09:21:37 +0200, , tool litex_sim avoid build run duplication,,
912,e8f21cd95811d7e8c4a4979a30c76c556faa886f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-03 09:21:14 +0200, , build sim verilator cleanup return initial path build run,,
913,d86d20671e082eab5fa5b7807a207a8f4b6c73c1,abriel Somlo <gsomlo@gmail.com>, 2020-08-27 15:16:01 -0400, , bios sdcard use 512 byte block smallest addressable data unit liblitesdcard sdcard.c replace sector block 512 byte sized unit data transfer sdcard bios cmds multiply block number 512 allowing block a.k.a sector sdcard addressed testing patch user input block number multiplied 512 passed sdcard_ read write sector number sdcard logic internally treating 512 byte sized addressable unit card resulted every 512 512 byte sized sector accessible bios command line signed gabriel somlo gsomlo gmail.com,,
914,222e3f40034508343f48855cceeab666c63d9303,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-02 17:10:39 +0200, , tool remote comm_uart fix offset write burst,,
915,6250d4fa417255ba80be803fb73cf10e22b101e8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-01 15:39:43 +0200, , integration builder fix bios_option typo,,
916,267f3e30dfd85cb8197144b8a08ad0f8a4f5d5ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-01 12:27:43 +0200, , integration soc add_spi_flash update use new api,,
917,ee6dd5cd209248a89a95779ba6ef2f7c9d8ef8e8,njoy-digital <florent@enjoy-digital.fr>, 2020-09-01 12:08:33 +0200,644, merge pull request 644 xiretza sdram csr map integration soc use csr.add instead add_csr,,
918,2538b2c300f363e0639778422d20af5202b3d012,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-01 11:50:08 +0200, , soc core clock add with_reset parameter create_clkout ice40pll ecp5pll similar others plls avoid instantiating manually,,
919,f07efcb97f0f32adfba3298e03c82d605d8047ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-09-01 11:48:52 +0200, , integration builder change bios_options list add assert supported option,,
920,05e8ecf2e285812faa2b25cb1154a24b1780ae47,iretza <xiretza@xiretza.xyz>, 2020-08-31 18:55:39 +0200, , integration soc use csr.add instead add_csr add_csr defined soccore work instance litexsoc also soccores also use true soccore.csr_map used without double allocation error,,
921,043cfc5df78cd032143d6753bfb9eff3336497eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-31 08:42:56 +0200, , soc interconnect axi manage user param,,
922,cb8a30944f63fb67c717f7b582b552ce9ce327e7,njoy-digital <florent@enjoy-digital.fr>, 2020-08-30 19:14:17 +0200,643, merge pull request 643 gregdavill crt0_data_fix crt0 fix .data section initialise serv minerva,,
923,632cfcc2575aa969d5bf049f92ce0a6dce04593e,reg Davill <greg.davill@gmail.com>, 2020-08-30 10:52:16 +0930, , soc core cpu serv fix crt0 .data initialize,,
924,dcd99cc999df4ebd366940c6707dcbc8ac0b3538,reg Davill <greg.davill@gmail.com>, 2020-08-30 10:52:04 +0930, , soc core cpu minerva fix crt0 .data initialize,,
925,bda54b11778ab2651dfee34b1d72a57d119d19e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-28 17:59:24 +0200, , software liblitedram reset ddrphy initialization rst csr present added series,,
926,b44ca6d61ae03f3d7dd2c6f7c87dd41afc929c08,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-28 09:42:38 +0200, , soc core uart add fixed burst support uartbone allows speeding consecutives access address currently used litedram bench speed logging bios crossover uart could useful purpose,,
927,1fb48d308e87d692df03087114d427e50a77e731,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-28 09:31:42 +0200, , soc core uart add clock domain support uartbone case want run uartbone specific clock domain example litedram bench uartbone controlling soc main pll generating sys_clk reconfigured dynamically want run uartbone specific fixed clock domain,,
928,566fbd60c319e8472b03a8068723879e16ac73b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-28 09:28:12 +0200, , core uart minor cleanup rs232phyrx,,
929,587e09e3d64fc0a26275607d6f27d8889f196b45,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-27 12:52:11 +0200, , software liblitesdcard increase busy_wait required command refactoring need adjusted,,
930,4025257d8de9c139c24bf14e9509ca5f31601575,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-27 12:36:35 +0200, , software liblitesdcard sdcard cleanup update copyright improve indent remove block function block length count need configured update copyright,,
931,334635a97f40a855bc9cc3a3bd4f2d7ec1ef7963,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-26 12:47:50 +0200, , software liblitesdcard remove wait dma reader complete fix ifdef fifo dma reduced longer able store entire block dma complete write released,,
932,4ac0ed49e1626b1f2f2aeeaaac6a0c1d1edda143,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-26 12:43:09 +0200, , software liblitesdcard bios add sdfreq command configure sdcard clock frequency,,
933,3897acb9e4b91ad58abbcea8e3cff6e44223bd02,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-24 22:32:49 +0200, , lattice update copyright,,
934,4364043b087d88742ba41c8be659105810de9fc1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-24 18:19:03 +0200, , integration soc expose allow rom writable useful bios rom development content reloaded uartbone etherbone,,
935,885c339d97216ed74fecc9553f133bdbf3e3c44e,iense <piense@gmail.com>, 2020-08-24 16:21:29 +0200, , soc core add initial lram support,,
936,cf13833e3c2b401ef999752f9e5afba134d632f8,iense <piense@gmail.com>, 2020-08-24 16:17:02 +0200, , core clock add initial osca support,,
937,e441bd60fa2071f0d13b03b71f50452ac207fc1e,iense <piense@gmail.com>, 2020-08-24 16:15:13 +0200, , build lattice add initial radiant support fpga family crosslink certus,,
938,8a44464a452990295f732dd132fd6e5f2306bfd5,njoy-digital <florent@enjoy-digital.fr>, 2020-08-24 14:26:11 +0200,640, merge pull request 640 antmicro mor1kx_dt litex_json2dts add support mor1kx,,
939,4f1c32abdc913a63c12f8e1ca99a428c0bea6dee,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-24 09:30:30 +0200, , target de0nano set sys2x_ps 180â sdram_rate,,
940,d16051ff9049296a1e023327e0dffde7bb7934db,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-24 09:08:30 +0200, , board ulx3s keep date litex board,,
941,d826c60658a9f88f3ff5e8e5d11aaf5d61b4a55c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-24 09:04:21 +0200, , soc core clock ecp5pll specificy clkos3_f cphase cphase match clarity designer value,,
942,9e37b16ec084de656ea0df2bfde2c1ac89a13ace,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-24 09:03:04 +0200, , soc interconnect axi axilite2csr add register parameter genericity yet used simplify soc integration,,
943,4dab1eb0c82fc28a3b8ce707980ed9a24ce748df,ateusz Holenko <mholenko@antmicro.com>, 2020-08-21 11:12:14 +0200, , litex_json2dts add support mor1kx,,
944,42d8fc226a4f4e8dfef104257a95f98eb9b10da7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-23 15:42:39 +0200, , merge branch master http github.com enjoy digital litex,,
945,77ae243310a240ec45a720e26a82ca9a47be3e00,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-23 15:40:21 +0200, , test add spdx license identifier header specify file part litex,,
946,b8371ef48022cb49997982c8f187b144b1d92d61,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-23 15:37:16 +0200, , tool add spdx license identifier header specify file part litex,,
947,93d906f9d12be2bc2246a0f206ba23e130d0c64e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-23 15:27:43 +0200, , soc add spdx license identifier specify file part litex,,
948,e52ffd2da04a5c0711cb5d0e88aa6852de686db2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-23 15:19:46 +0200, , gen add specify spdx license identifier specify file part migen modified adapted litex,,
949,70610b23325cfb4cd7aba560e882790f5d94bcdc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-23 15:14:45 +0200, , build add spdx license identifier specify file part litex,,
950,6ee882d1ec936d2db438a4fa17f54bf9793a93ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-23 15:08:15 +0200, , platform target add spdx license identifier header specify file part litex,,
951,ee0e2402424a493471606c3277fcf2a798303b10,njoy-digital <florent@enjoy-digital.fr>, 2020-08-22 20:06:57 +0200,631, merge pull request 631 gsomlo gls abc9 fixup build lattice trellis make abc9 optional argument,,
952,9950e75654683affbe04c0e9a670013c0dc7543b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-22 19:49:24 +0200, , build fix inferedsdrio thanks mtdudek,,
953,bae871a8844182e180e2fcb23b3227654e3952cd,njoy-digital <florent@enjoy-digital.fr>, 2020-08-22 19:44:59 +0200,632, merge pull request 632 gsomlo gls sdcard refactor refactor sdcard bios software,,
954,3206dba9111f987d7f8e177e8c849a10d7b75bbb,njoy-digital <florent@enjoy-digital.fr>, 2020-08-22 19:41:07 +0200,636, merge pull request 636 xiretza minerva cli filetype fix call generation minerva output file,,
955,8bc5dd7c8c1eaa234febf262368341ef8f90bc92,njoy-digital <florent@enjoy-digital.fr>, 2020-08-22 19:40:44 +0200,635, merge pull request 635 xiretza collection abc deprecation fix collections.abc,,
956,798443624843b583dc3bc11ae456cb9864024789,njoy-digital <florent@enjoy-digital.fr>, 2020-08-22 19:39:51 +0200,634, merge pull request 634 betrusted add pipe register relax async_default timing path,,
957,e3bb3a94881a018eba69583938722e20310ba232,iretza <xiretza@xiretza.xyz>, 2020-08-22 14:42:14 +0200, , fix call generation minerva output file nmigen nmigen a7b8ced cli.py longer default generating verilog code type specified explicitly pytest test test_targets.py ... cli.py error specify file type explicitly,,
958,fcc7058bfc272ac4a63eaf87bcd0b26e63b7eb74,iretza <xiretza@xiretza.xyz>, 2020-08-22 13:37:52 +0200, , fix collections.abc using importing abc collection instead collections.abc deprecated since python 3.3 3.9 stop working,,
959,d783e86ff613f7719400216194d8f70cff7071e9,unnie <bunnie@kosagi.com>, 2020-08-20 04:10:41 +0800, , add pipe register relax async_default timing path async reset signal going fifo false_path timing important making sure burst fifo reset zero miss happens burst cache unfortunately design get full routability signal becomes difficult drive compile time reduces quality result enough time design insert single pipe stage alleviate timing somewhat commit add register,,
960,e0b2b8153fce7388934bc76adcb79c8a7bdcf930,abriel Somlo <gsomlo@gmail.com>, 2020-08-15 11:38:17 -0400, , liblitesdcard sdcard read sdcard response needed instead reading 128 byte sdcard response operation read debugging necessary retrieve relative card address rca longer need global sdcard_response array refactor various retrieval reporting function contain local buffer purpose necessary signed gabriel somlo gsomlo gmail.com,,
961,a47b2de5feb5a7ee6734679c60371fa52b13b8cd,abriel Somlo <gsomlo@gmail.com>, 2020-08-14 20:30:58 -0400, , sdcard refactor command function factor common portion command function also use appropriate unsigned int width e.g. uint16_t argument signed gabriel somlo gsomlo gmail.com,,
962,bfd6b3c3f40d124dfc1abee48dbf0a3d056b61e2,abriel Somlo <gsomlo@gmail.com>, 2020-08-13 10:29:28 -0400, , liblitesdcard sdcard cosmetic fix indentation ifdef etc,,
963,37ebcd3be767bd0e1adc269557b97a5fba55f540,abriel Somlo <gsomlo@gmail.com>, 2020-08-14 18:54:32 -0400, , factor busy_wait_us,,
964,c4710b371add78a52f980d8ac7c79c6c6e6595f4,abriel Somlo <gsomlo@gmail.com>, 2020-08-15 16:46:27 -0400, , build lattice trellis make abc9 optional argument fix earlier commit 6c298cb7 make abc9 optional argument yosys synth_ecp5 actually optional default litex trellis build infrastructure signed gabriel somlo gsomlo gmail.com,,
965,35929c0f8a8f1cc098a6b6ebb569caca8df8c08d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-14 15:29:49 +0200, , soc integration csr_bridge use registered version sdram present seems good compromise,,
966,e4f5dd987eb8d2a98c714d4e2130fe015e1df244,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-14 00:47:05 +0200, , interconnect wishbone wishbone2csr add registered version use default,,
967,b344196aba34956c4e6bda4e6c47ac61978c4953,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-14 00:10:38 +0200, , build lattice diamond use diamondc instead pnmainc avoid set environment variable http support answerdatabase 5522,,
968,f730f1d7ba14484d3738e36d36df2e36ff9d7ff2,olu1990 <charles.papon.90@gmail.com>, 2020-08-13 12:52:05 +0200, , core cpu vexriscv_smp fix argument parsing,,
969,0e480dd662fe9dc06a870e225ffada688e1b6232,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-11 22:10:39 +0200, , bios main sdram fix speed reporting mbps pin mhz,,
970,bb7f33434ec1dc6493b4a25d58cd8aecce9694a5,njoy-digital <florent@enjoy-digital.fr>, 2020-08-10 21:44:02 +0200,627, merge pull request 627 gsomlo gls dma addr rfc core dma liblitesdcard sdcard use bit dma base address,,
971,ba34c8528437a6ecc2c1c4b5f15488cb1d4d39fa,abriel Somlo <gsomlo@gmail.com>, 2020-07-06 09:07:25 -0400, , core dma liblitesdcard sdcard use bit dma base address make dma base address register bit wide cover situation physical memory accessed 4gb limit e.g. bit system 4gb provisioned physical memory also update dma reader writer setup call site bios currently used litesdcard signed gabriel somlo gsomlo gmail.com,,
972,4cf28a010706365af86688f9b15096aeb28287c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-07 19:49:02 +0200, , software bios display sdram databits freq,,
973,6f69679d21abe165febb5afd475a7de1f1aeafc5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-07 14:47:21 +0200, , cpu vexriscv_smp coherent_dma __init__ instead litex creating soc.dma_bus cpu declared declaring preventing also coherent move __init__ since related memory_buses,,
974,b3531cd2a879ff1ee84a03bf8e1b967951bd5094,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-07 11:15:12 +0200, , core cpu add external cpu_type allows fully pluggable cpu cpu_type set external cpu_cls provided externally,,
975,b9d3aab59d3fc24707d07bdf17f6bd1761cf1566,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-06 20:02:17 +0200, , target use ledchaser,,
976,14c9166429d44b3c98a1ed93dde9ceaac7c0ca43,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-06 20:00:07 +0200, , build add request_all method,,
977,57335b99718e3cd93cd61049cafdb20e1ea71cac,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-06 19:44:46 +0200, , core cpu zynq7000 simplify using new loose parameter avoid try except mask others error,,
978,4867f2b324156b83c4b4d15cdc51c5021d85e9cd,njoy-digital <florent@enjoy-digital.fr>, 2020-08-06 19:34:03 +0200,624, merge pull request 624 trabucayre emio_zynq soc core cpu zynq7000 add enet0 enet0_mdio sdio sdio_cd sdio_wp configured emio mode,,
979,48d63f236213d7374da8232f715464f328ad04da,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-06 19:32:02 +0200, , build generic_plaform add loose parameter return none available existing similar loose parameter already present,,
980,81df7b70366e6d2506c94531b8dfcd3fdf671a51,njoy-digital <florent@enjoy-digital.fr>, 2020-08-06 18:50:39 +0200,625, merge pull request 625 scanakci blackparrot human name change ima minor transducer fix,,
981,188e6f573a2d2c4c7e16eaea42ae17c54ff0809e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-06 18:22:42 +0200, , integration soc add_etherbone pas phy ethcore self.ethphy similar case added restriction,,
982,2457859b2de7e14e911d4b552e4f4d087a5aa96e,adullah <sadullahcanakci@gmail.com>, 2020-06-30 23:01:25 -0400, , update blackparrot transducer,,
983,d2dabcef9a7e8fb1c99cd12c91a83ee86e28d34c,adullah <sadullahcanakci@gmail.com>, 2020-06-29 15:33:43 -0400, , blackparrot human name update,,
984,87c26a30fd7959fc530e7ed139d31c563741345c,wenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>, 2020-08-06 16:45:39 +0200, , soc core cpu zynq7000 add enet0 enet0_mdio sdio sdio_cd sdio_wp configured emio mode,,
985,d5062d1f4f44ca883c10ecffd68c0253b49d3f2a,njoy-digital <florent@enjoy-digital.fr>, 2020-08-06 14:31:20 +0200,623, merge pull request 623 dolu1990 vexriscv_smp cpu vexriscv_smp add coherent dma without coherent dma,,
986,07a8e696ce47e9941559c66e1ef5b6d9425c784b,olu1990 <charles.papon.90@gmail.com>, 2020-08-06 13:32:48 +0200, , cpu vexriscv_smp add coherent dma,,
987,9a4c5aa1ef6f0df74310f92b2f9112692ec5ebc7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-05 18:01:12 +0200, , integration soc add_sdram update rule connect main bus dram requires connection cpu doe memory bus cpu memory bus dma bus,,
988,a1644510bfdd86fe050c30e9204d1f768b28bf4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-05 17:59:30 +0200, , cpu vexriscv_smp fix args_read,,
989,896b68cd6b7361cba9f0e46520fbd0e750a61c86,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-05 17:25:13 +0200, , cpu vexriscv_smp cleanup fix coherent_dma connection,,
990,342f359e1cfb043bbf16b6952aea365e22b55b96,njoy-digital <florent@enjoy-digital.fr>, 2020-08-05 12:30:34 +0200,622, merge pull request 622 antmicro fix_connectors arty change usb uart i2s pmod configuration,,
991,3b293612a80e0f19fdb7aaacc9f6a84acfb75f0c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-05 12:11:28 +0200, , soc interconnect axi minor cleanup,,
992,303d6cca7e4139fcc9bc7ea80634b9c78048928a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-05 12:11:12 +0200, , interconnect stream set default asyncfifo depth none add depth parameter,,
993,de9ea19cc7fc6a1a68215a27584496418259fc39,awel Sagan <psagan@internships.antmicro.com>, 2020-07-29 21:14:40 +0200, , arty change usb uart i2s pmod configuration make compatible arty expansion board antmicro http github.com antmicro arty expansion board,,
994,00629c45b0ecb44149893439d040d4b4267ba4ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-05 08:56:35 +0200, , interconnect csr add csr register ordering support original csr register ordering big msb lower address convenient soc interfaced real example pcie add board cpu running linux original ordering kept default big switched little avoid software workarounds driver probably future default pcie linux socs,,
995,ee7a7f4693df57fa0b2a95f23f15758389cfe22b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-05 07:59:35 +0200, , soc interconnect csr improve ident,,
996,b1008b01642c12c8f9d2253372f027ebd659b9e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 19:56:26 +0200, , integration soc add expection decoder full address space mapped,,
997,b831dc8c55148fcd9506d19875a057b56a704c0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 19:55:46 +0200, , wishbone revert default adr_width,,
998,abc49964ea6719866684b474e10167950b85854e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 16:38:02 +0200, , tool litex_json2dts add missing copyright,,
999,aed0dcee4ca3bbeb8feafb62ba283147b52bdedc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 16:07:53 +0200, , setup add litex_json2dts console_scripts,,
1000,b64209b38b4ae4e32075deb1c13b1a7267966f81,njoy-digital <florent@enjoy-digital.fr>, 2020-08-04 16:04:57 +0200,620, merge pull request 620 antmicro add linux generation script,,
1001,0ca99b798fccec85d689188d5846d160c183adff,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 15:37:56 +0200, , build sim config add default_clk parameter retro compatibility previous api,,
1002,696ea468b8c2d1061e91baa147092689a11203e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 15:32:29 +0200, , build sim use instead doe seem supported old json version,,
1003,382c1a3a441d44e8757b90eee9872b5a838d4957,njoy-digital <florent@enjoy-digital.fr>, 2020-08-04 15:38:28 +0200,619, merge pull request 619 antmicro jboc sim clocker allow define multiple simulation clock,,
1004,fafa844aa78d552e0ba7dda9fd2b998fa982f092,ateusz Holenko <mholenko@antmicro.com>, 2020-07-31 14:42:05 +0200, , json2dts add linux generation script,,
1005,f778ff09dcc0edcdbea34f41dc64c05b4dee1587,Ädrzej Boczar <jboczar@antmicro.com>, 2020-08-04 14:00:58 +0200, , build sim improve timebase calculation strict check update module,,
1006,e0f131a317b93f212d3739905aef8a0d603164bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 13:49:50 +0200, , core uart add txempty rxfull csrs useful use case like flushing,,
1007,2a3e39b10e5e270442027e46d11dd0e37262da2e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 10:40:34 +0200, , tool litex_server enable read_merger commudp limited current size buffer,,
1008,a5d0a340c3b19c8c1eee7b2967db36199585461c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-04 09:37:53 +0200, , test specify wishbone adr_width axi lite wishbone test remove debug trace,,
1009,eb3374d00ae6864c2e97a066bd04293336308c69,njoy-digital <florent@enjoy-digital.fr>, 2020-08-04 09:38:58 +0200,617, merge pull request 617 gsomlo gls_rocket_dma rfc enable dma rocket,,
1010,561331ed97f0894abc86c09f2fc5c3d07f571d94,abriel Somlo <gsomlo@gmail.com>, 2020-08-03 16:59:39 -0400, , debug make print offending value,,
1011,df3428be07ff82aceac67297e38793e56641f206,abriel Somlo <gsomlo@gmail.com>, 2020-08-03 12:03:39 -0400, , liblitesdcard sdcard temporarily slow sdcard_clk_freq 25mhz rocket dma slave interface internal routing currently appears unable route dma writes litesdcard frequency 25mhz tested nexys4ddr rocket 75mhz main system clock frequency signed gabriel somlo gsomlo gmail.com,,
1012,2d9dc8f9396b9feefed1bf23dc8ecda5c4d0f5e1,abriel Somlo <gsomlo@gmail.com>, 2020-07-29 06:59:59 -0400, , core cpu rocket expose slave port dma signed gabriel somlo gsomlo gmail.com,,
1013,d8161e5a861318cf236353d39f36442dc462e450,abriel Somlo <gsomlo@gmail.com>, 2020-08-03 14:40:45 -0400, , integration soc make dma slave region cover least lower 4gb assuming currently support bit 4gb physical address space ensure dma_bus slave cover entire range covering possible layout litex soc memory map e.g. rocket mmio wide range register located 2gb dram starting 2gb mark needing dma access routed appropriately entire 4gb physical address range signed gabriel somlo gsomlo gmail.com,,
1014,70eae5cbf9faf9df5832f39cae455087aceed7b7,abriel Somlo <gsomlo@gmail.com>, 2020-08-03 14:32:26 -0400, , interconnect wishbone increase address width needed support memory region 4gb size currently limited 2gb 0x8000_0000 fixme complains assertion relationship len wishbone.adr seems problem 32bit vexriscv cpu used seems work fine rocket signed gabriel somlo gsomlo gmail.com foo,,
1015,b8c9da81ea504023a642f7d2593788fd8f59b49d,abriel Somlo <gsomlo@gmail.com>, 2020-08-01 17:06:02 -0400, , soc interconnect axi add wishbone2axi converter,,
1016,2ec4604c41a828634be9029babe17281d4be0825,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-08-03 18:47:17 +0200, , core gpio add support record gpioout gpioin gpioinout,,
1017,c1ae7e596c3e11db309659c8bfc197ebdeec14c5,Ädrzej Boczar <jboczar@antmicro.com>, 2020-08-03 16:52:54 +0200, , build sim allow arbitrary clock generation using clockers,,
1018,38054874ac1dc80f75faca9b9af590a4754b9fff,Ädrzej Boczar <jboczar@antmicro.com>, 2020-08-03 15:21:24 +0200, , build sim use real timebase simulation,,
1019,5e53e5d73a2bd183174cabbb7248998c409c0b71,njoy-digital <florent@enjoy-digital.fr>, 2020-08-03 14:01:50 +0200,615, merge pull request 615 pepijndevos openfpgaloader add openfpgaloader programmer,,
1020,79ca4d96405c5db09d02947075357517aba220fa,epijn de Vos <pepijndevos@gmail.com>, 2020-08-01 11:06:08 +0200, , remove debugging,,
1021,f6e20700d443d5b450b5b4f97e3e3b980e1d1ca5,epijn de Vos <pepijndevos@gmail.com>, 2020-08-01 11:05:09 +0200, , add openfpgaloader programmer,,
1022,eab0726cc8d7db41d999052ca0980074639d4901,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-31 08:59:53 +0200, , cpu vexriscv core use variant name human_name allow shown bios help support,,
1023,e0a763e534ccbe8689c62906f59f5f9ebfbc27ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-31 08:58:30 +0200, , cpu vexriscv system.h provide empty flush_cpu_i dcache function variant cache,,
1024,3ff1bcaf0526929f9972bb94024cb265a61864af,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-30 21:37:25 +0200, , cpu zynq7000 set csr map 0x00000000,,
1025,c0253e3f7777ede6ad8e7f18f05aaaf09a881ad0,njoy-digital <florent@enjoy-digital.fr>, 2020-07-30 14:22:21 +0200,611, merge pull request 611 antmicro jboc axi lite soc interconnect axi add axilite axi converter,,
1026,cc8440549fb3bb4a3885423162353fb14f4f0853,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-30 13:58:40 +0200, , tool litex_server read_merger review simplify bit,,
1027,4f382ccf5557cfd0458e5114c922626c872db819,njoy-digital <florent@enjoy-digital.fr>, 2020-07-30 13:56:48 +0200,605, merge pull request 605 cklarhorst feature uart read merger merge sequential read uart litex_server backend,,
1028,e78d950a31099d62ce51d0620b842f4e2c89d5d6,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-30 13:38:17 +0200, , soc interconnect axi add axilite axi converter,,
1029,a942e358b9bc4cdc6f0c34c81d1eafcbc79f4de9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-30 12:10:32 +0200, , cpu blackparrot minor cleanup add sim variant since use different flist,,
1030,86e910dfaa66749465268a6d582eb03d549b42f0,njoy-digital <florent@enjoy-digital.fr>, 2020-07-29 18:11:00 +0200,610, merge pull request 610 dolu1990 vexriscv_smp soc core cpu vexriscv_smp enable dynamic litedram datawidth,,
1031,023ab15ec1bd335ccccce30c67c65550984e398e,olu1990 <charles.papon.90@gmail.com>, 2020-07-29 12:40:16 +0200, , soc core cpu vexriscv_smp enable dynamic litedram datawidth,,
1032,e5cd5d5466d757e094f2d13a3e8f271db3089e11,olu1990 <charles.papon.90@gmail.com>, 2020-07-29 11:14:09 +0200, , merge branch master vexriscv_smp,,
1033,1938ce363d21b6a21678ab4dfa9f84eb622417a6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-29 11:10:05 +0200, , integration soc add_sdram allow cpu add direct memory bus adding sdram useful cpu elaborated buildtime use sdram native data width cpu memory port,,
1034,6576416b8e918b86c2e739457b5feea0144bd8a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-29 09:34:07 +0200, , core cpu rocket add use_memory_bus parameter easily disable direct memory bus testing useful current test litesdcard using dma requires dma connnected dma bus rocket direct memory bus used,,
1035,789a70e7c8d66c2b91d546991306bad3b1cb39c5,olu1990 <charles.papon.90@gmail.com>, 2020-07-28 19:11:54 +0200, , merge branch master vexriscv_smp,,
1036,d284dfbea91b7202a9c20ff21158691401d03cc0,olu1990 <charles.papon.90@gmail.com>, 2020-07-28 19:07:02 +0200, , soc core cpu vexriscv_smp config update,,
1037,0696b409aba8a44fadda3aff0a23fb6c74aeb694,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-28 18:37:23 +0200, , change update,,
1038,fe38e12b2190253b784fe9c9301ce10773c3b1b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-28 18:10:32 +0200, , cpu vexriscv_smp move litedram import remove os.path import,,
1039,59b95fad9c7e595116c8f80a3ce96a6fa11bfbb7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-28 16:56:32 +0200, , litex_setup fix vexriscv smp repository,,
1040,9d052f3830022b6d07db5a3cd4cbb53e5ceda0e9,njoy-digital <florent@enjoy-digital.fr>, 2020-07-28 16:53:55 +0200,607, merge pull request 607 dolu1990 vexriscv_smp soc core cpu vexriscv_smp integration,,
1041,aa57c7a25ec10f7736febf2435c813c306ab9dc3,olu1990 <charles.papon.90@gmail.com>, 2020-07-28 16:20:16 +0200, , soc core cpu vexriscv_smp integration,,
1042,f87513ab92aa79d257dd26f3cb718a5d2e016bbc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-28 14:36:49 +0200, , liblitesdcard sdcard increase sdcard_clk_freq 50mhz,,
1043,9518ccf4535a64c775e00d711786f0f6fc1a0fe9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-27 19:57:29 +0200, , integration soc etherbone expose ethcore useful combine udp etherbone,,
1044,9e07623b6159192d604d3225aef81c994c7d503a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-27 11:06:09 +0200, , integration soc fix dma_bus typo,,
1045,2034c563b0db9ab2b772b68463dd22043251c08b,hristian Klarhorst <cklarhor@techfak.uni-bielefeld.de>, 2020-07-26 13:19:32 +0200, , merge sequential read uart litex_server backend uart backend writes read identifier num_reads addr every read request etherbone packet able include multiple read request therefore beneficial merge sequential read request reduce writes possible latency overhead benchmark typical litescope fetch script following signal ddrphy.dfi cpu.ibus.cyc cpu.ibus.stb result read data_valid register sequential read scope data per timestamp fetching data capture length 512 921600 baud uart arty board took 205s current master branch merge function proposed merger merges read request one etherbone packet time change read order,,
1046,1fdffdfd6b5d2ef6aa1330b9db1f39b2693f7045,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-24 16:34:17 +0200, , target keep sync litex board,,
1047,8a0684b15eea9444675aca75c91cd270dfe56dab,njoy-digital <florent@enjoy-digital.fr>, 2020-07-24 14:54:11 +0200,604, merge pull request 604 antmicro jboc axi lite improve axi lite data width converter,,
1048,879e6ffe7374a97bcfa440802a378a106dde3936,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-24 13:46:51 +0200, , soc interconnect axi add basic axi lite converter,,
1049,ed7211989f881da74f3e6951ccd3a0b0e0a47e57,ean Cross <sean@xobs.io>, 2020-07-24 16:42:23 +0800,603, merge pull request 603 enjoy digital socdoc extension socdoc extension,,
1050,29b2baf927fadc8d79b810157b0a5e2d6e0e4e2c,ean Cross <sean@xobs.io>, 2020-07-24 16:03:24 +0800, , doc socdoc document new parameter allows appending additional configuration conf.py signed sean cross sean xobs.io,,
1051,3d16838d67057e9127e8a61d511e0fa8def23e6f,njoy-digital <florent@enjoy-digital.fr>, 2020-07-24 10:02:06 +0200,602, merge pull request 602 enjoy digital socdoc extension doc socdoc document parameter,,
1052,dd366467ed5fd949d6ed1cf92ccfbc60e9b4def7,ean Cross <sean@xobs.io>, 2020-07-24 16:01:54 +0800, , litex add generate_docs allows append additional string sphinx conf.py signed sean cross sean xobs.io,,
1053,7fecfbf8e0636453d6f540084ad49ab78afe50c1,ean Cross <sean@xobs.io>, 2020-07-24 15:47:59 +0800, , doc socdoc document parameter add documentation used add additional feature output signed sean cross sean xobs.io,,
1054,32160e615f497c75d5d3e6af88548e113967feb9,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-23 16:54:02 +0200, , soc interconnect axi separate axi lite converter channel,,
1055,8337039915ace62ceea4c11a34a8674912e08d30,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-23 18:02:58 +0200, , change update,,
1056,041c7527ce1b378765c410e6d6e26e4883ee5e44,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-23 17:40:46 +0200, , core cpu integrate zynq classical cpu zynq7000 deprecate soczynq logical continuation recent change avoid specific soc class zynq fpga used without ps7 used without ps7 softcore cpu used others fpgas using ps7 softcore replaced ps7 connected soc one axi interface example available litex board,,
1057,8bdf6941a36e6f386132fae7107bed0d85186541,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-22 23:15:36 +0200, , liblitesdcard sdcard use max divider 256 128 enough initial 400khz clock frequency,,
1058,8f92034ddd6c7cbd67f7a71ed6eef2b6f6446bb8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-22 23:10:26 +0200, , change update,,
1059,99e88dfc0b6b499f9afd59ed7e1a74f20b67c611,njoy-digital <florent@enjoy-digital.fr>, 2020-07-22 23:03:07 +0200,600, merge pull request 600 antmicro jboc axi lite implement axi lite interconnect,,
1060,d38048baac06d41f9f887667d08453f5a0b82d93,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-22 18:43:28 +0200, , soc add initial dma bus support optionally provided cpu cache coherency provided module dma shall connect dma dma_bus allow cpu manage cache coherency avoid manual cache flush tested vexriscv smp litesdcard dma loading linux binary,,
1061,a9d8b81385ff81733118cd9c4f8caa4c7a492bf5,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-22 16:59:17 +0200, , test axi move axi lite test separate file,,
1062,367eb1224094fea995ba19181b9e9fa3a1c56f75,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-22 16:57:51 +0200, , soc integration use axilitesram using bus_standard axi lite,,
1063,8ae501c391174b6ae59b96dd01c2bde262030b0f,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-22 16:31:51 +0200, , test axi add crossbar stress test,,
1064,706bc25dc1f2f123d10ed6e4d6eac0f24bb1e486,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-22 15:55:49 +0200, , soc integration add bus standard parser argument,,
1065,32d9e212c5d7b255b2883757213acb7883116be9,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-22 15:02:42 +0200, , soc interconnect axi improve timeout module test shared interconnect,,
1066,2cab7fbf0f96afd5bbb17fd94fd6de3ab6162d73,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-22 14:01:02 +0200, , test axi add shared axi lite interconnect test,,
1067,3a08b21d44eb584a6491d447887119962ae08548,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-21 14:25:24 +0200, , soc interconnect axi implement axi lite decoder,,
1068,214cfdcaebaa4ab7a94b6a4308a4f07e8da7454e,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-20 18:08:56 +0200, , soc interconnect axi lock axilitearbiter request responded,,
1069,baf23c9c9b90a1e0a33b3f5be1f7a5e7b3135074,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-20 16:00:21 +0200, , test test_axi add axi lite interconnect arbiter test,,
1070,a8a583d6b47b4d3db31d08a0b7f721c9e8530731,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-17 16:54:57 +0200, , socinterconnect axi interconnect shared sketch,,
1071,f47ccdae99b657143a84d9d1d48346eaf2aca54e,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-17 16:48:46 +0200, , soc interconnect axi point point interconnect timeout module test,,
1072,b4c1120e3d1fe0ed74412c72543ac3949754b42a,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-17 12:47:29 +0200, , soc integration choose interconnect based bus standard,,
1073,69d8dd788db60a27da6a5aa66b612e4f32a0894d,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-17 09:59:30 +0200, , soc integration add axi lite standard socbushandler,,
1074,2361abb12dab3099111844db317c71eb9a37d26e,njoy-digital <florent@enjoy-digital.fr>, 2020-07-22 14:52:26 +0200,599, merge pull request 599 antmicro gen mmcm litex gen add mmcm core,,
1075,66c5f37133f8aca982335478c9ac198123af94da,iotr Binkowski <pbinkowski@antmicro.com>, 2020-07-02 14:07:12 +0200, , litex gen add mmcm core,,
1076,6b72f52c5d9d9ef1ee9e136ae06c09c5a0894448,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-22 08:50:38 +0200, , board keep sync litex board,,
1077,1f27b7405e260fe5c57374e95e7040440bf11fbc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-21 19:54:42 +0200, , soc integration add_sdcard add direct connection vexriscv dmabus testing,,
1078,408d1a9f5d694b05a6999f2920fe8e69becaba8e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-21 19:43:00 +0200, , cpu vexriscv system.h update,,
1079,47ce15b431a3aaead36b2501bbd0c8aa2fe2ecae,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-21 19:35:14 +0200, , interconnect wishbone add minimal upconverter,,
1080,9fc488bdf670c69193a6fa14e5f0c218db8b0ffe,njoy-digital <florent@enjoy-digital.fr>, 2020-07-20 23:11:01 +0200,597, merge pull request 597 antmicro jboc litex buildenv add adapter fix fix vivado crash using,,
1081,b92519502a1d07ed55d086a4717180f3a6b88717,njoy-digital <florent@enjoy-digital.fr>, 2020-07-20 22:47:16 +0200,595, merge pull request 595 betrusted master wire missing register bit,,
1082,87d7f6e72e7de8cf07d8ca3d23fe59e2980dfcdd,njoy-digital <florent@enjoy-digital.fr>, 2020-07-20 19:24:21 +0200,598, merge pull request 598 sergachev master interconnect csr_bus fix paged access warning,,
1083,8656ea9b67393f6c6350d152658c46e302579256,lia Sergachev <ilia.sergachev@protonmail.ch>, 2020-07-20 18:23:09 +0200, , interconnect csr_bus fix paged access warning,,
1084,07bc589c414fb036ccdaee87b77aa4725123dfc6,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-20 15:17:56 +0200, , fix vivado instantiate add_adapter needed fix issue vivado crash sigsegv building litex buildenv http github.com antmicro litex buildenv commit litex bumped option cpu mor1kx cpu_variant linux platform arty firmware linux target net difference verilog avoid creating new interface interface make difference somehow generates error vivado tested v2018.3 v2019.2,,
1085,4a18b828bc81522a654f51a73f20faece4dc313c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-20 12:28:29 +0200, , software liblitesdcard spisdcard remove optimization receive_block working configs increase max clk_freq 20mhz,,
1086,100aa5a4ca4aa9809af1764bdbf6cd6b090456bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-20 10:36:35 +0200, , soc core spi spimaster rewrite simplify make sure mosi latched start miso stable xfer last value allow clk_divider improve test error reporting hex assertequal,,
1087,53a567daef000f2d2457375bf610239c442fbec1,unnie <bunnie@kosagi.com>, 2020-07-19 03:00:25 +0800, , wire missing register bit sure went missing ... noticed,,
1088,63c19ff45fa3421d2affd1b987d6a92112a78710,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-17 15:39:39 +0200, , liblitesdcard spisdcard update comment,,
1089,1f34f6ef00d10011664bd7bccbd1934fde9097ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-17 15:38:52 +0200, , soc core spi make sure done miso synchronous,,
1090,754f140a9dedc68b640d71b5b05d90e0229a4624,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-17 11:58:26 +0200, , spisdcard revert bit spi optimize reduce clk 12.5mhz,,
1091,8143f1a08bbe8cf6f85eb6ef74583f4ec8f864c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-17 11:56:27 +0200, , soc core spi make sure miso stable xfer,,
1092,ac35e158c1a908f8ea35ded97587c78a72babcae,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-16 18:09:18 +0200, , bios boot add bootargs support netboot sdcardboot optionally specify addr example  image 0x40000000 bootargs 0x12345678   copy image 0x40000000 set 0x12345678 default set addr address last loaded image  image 0x40000000 rootfs.cpio 0x40800000 rv32.dtb 0x41000000 emulator.bin 0x41100000  equivalent  image 0x40000000 rootfs.cpio 0x40800000 rv32.dtb 0x41000000 emulator.bin 0x41100000 bootargs 0x00000000 0x00000000 0x00000000 addr 0x00000000  ,,
1093,ee4b1d81a7cf2911f977810636f1f30602797b0c,njoy-digital <florent@enjoy-digital.fr>, 2020-07-16 17:56:33 +0200,594, merge pull request 594 antmicro jboc axi lite add,,
1094,229da572ff176e98f3e48cc41da9f09e31ea2e07,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-16 17:15:58 +0200, , soc interconnect axi propagate response error,,
1095,93bcc94b539d8a422d3ae5f9139763fb7d56668d,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-16 10:21:43 +0200, , soc interconnect axi implement axilite converter,,
1096,21c48eed76d4f15ef19375552d4e0006e529fbd9,njoy-digital <florent@enjoy-digital.fr>, 2020-07-16 11:56:57 +0200,593, merge pull request 593 antmicro jboc axi lite add axilite component axilitesram axilite2csr,,
1097,0be607dad95582e902066b990aa11d69e9fb965e,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-16 10:26:12 +0200, , soc integration revert bus argument add_ram add_rom,,
1098,2700ec3ce515670a388e2a46a2b87a5b602cc9c8,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-15 15:59:16 +0200, , soc integration use dummy implementation add_adapter,,
1099,f3072d498421280ed5b22f2bf016b4fbb4994cea,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-15 15:47:06 +0200, , soc interconnect axi add connect method convenience,,
1100,78a631f39262aebfe12c67438d7a19352a6dafb1,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-15 12:30:28 +0200, , test axi add axilite2csr axilitesram test,,
1101,e12bebb8e15cc4df8ad8c5a8e8a39a2fbee7840e,njoy-digital <florent@enjoy-digital.fr>, 2020-07-15 12:08:21 +0200,592, merge pull request 592 antmicro fix symbiflow makefile symbiflow changed toolchain command name makefile,,
1102,a5be2cd2576a0d2ba5e5c1bd3a5a609bef7431eb,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-15 11:28:21 +0200, , soc interconnect axi improve sram csr access speed,,
1103,3f7568de094b06cd5e8af4fa1cea6dacb6e85c26,lessandro Comodi <acomodi@antmicro.com>, 2020-07-15 11:31:06 +0200, , symbiflow changed toolchain command name makefile signed alessandro comodi acomodi antmicro.com,,
1104,d8a242d86f56ff02c676f5678e060966840e0749,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-15 10:58:34 +0200, , soc interconnect add axilite sram,,
1105,b692b2a3f126a0ae38a40c95ed9153fa77e44bfa,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-14 16:28:29 +0200, , soc interconnect add axilite2csr bridge,,
1106,35149c4e808df4db4d38e9f7d4d9c055b745b77e,Ädrzej Boczar <jboczar@antmicro.com>, 2020-07-14 14:44:28 +0200, , soc integration update add_adapter convert axilite wishbone,,
1107,6671eb6218ce35a4b79f3c6dbbb2092bcaa3b41f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-13 11:55:03 +0200, , build lattice trellis set default spimode none spimode passed ecppack default instead fast read using fast read default prevent loading .bit via jtag see 589,,
1108,ae3c78f6d16dcbb6250ea61acaddd1a4c1f876e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-11 21:30:19 +0200, , build lattice trellis fix spimode typo,,
1109,7c381dadc2dfe8801f8921078386dd72811b2da9,njoy-digital <florent@enjoy-digital.fr>, 2020-07-11 21:26:55 +0200,588, merge pull request 588 oskirby trellis spimode trellis add option select spi mode,,
1110,0aec5b0f8cbc4893341b84d0de59d1e897c659ea,wen Kirby <oskirby@gmail.com>, 2020-07-11 11:48:10 -0700, , trellis add option select spi mode allows significant speedup booting large bitstreams ecp5 board support dual quad spi operation,,
1111,e76464167b14c367840cad42bed5acd3bf24bad0,njoy-digital <florent@enjoy-digital.fr>, 2020-07-10 11:21:13 +0200,587, merge pull request 587 antmicro mor1kx generate ror instruction,,
1112,468db3cf086ba6d48a7d298eb85dfcbe250bb0f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-10 11:18:22 +0200, , integration soc sdcard add mode parameter enable read write read write mode,,
1113,b8d900862c3ba6607aa055f1d96a3fc21965f1eb,ateusz Holenko <mholenko@antmicro.com>, 2020-07-10 11:03:35 +0200, , mor1kx generate ror instruction mor1kx core doe support l.ror instruction default gcc clang flag allowed compiler generate,,
1114,b7e4507686ee464966d307e1c9f552dd9a08b5a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-10 10:42:00 +0200, , core cpu cpunone set endianness little,,
1115,0eb1f88bb4a91582afc617e639a69d3357f12ad4,im Ansell <me@mith.ro>, 2020-07-09 09:34:22 -0700,585, merge pull request 585 ffy00 gcc cpu add missing gcc toolchains,,
1116,235e8cf62be2179258faefb6d95e51094cd29b71,ilipe LaÃ­ns <lains@archlinux.org>, 2020-07-09 15:58:33 +0100, , cpu add missing gcc toolchains name used arch linux signed filipe laã lains archlinux.org,,
1117,5ebdfd9307060a2548c896fef03d278b994d12f6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-09 13:09:36 +0200, , liblitesdcard sdcard clamp divider value,,
1118,23085cffeae924bdc7719128b640548d5c6b7b5d,njoy-digital <florent@enjoy-digital.fr>, 2020-07-09 12:54:42 +0200,584, merge pull request 584 ozbenh memtest memtest memspeed improvement,,
1119,5c332e4b581527a3f8603a0b7077c52535b3673b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-09 12:18:09 +0200, , core dma add stream.last support,,
1120,83d24d087d4c7856d672f3316a492adbf48205fd,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-07-08 17:13:37 +1000, , memspeed write fixed value otherwise least extra addition loop squews result compared read loop signed benjamin herrenschmidt benh,,
1121,146ead4c4c18e267ccef988c12d3348c5a283d90,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-08 08:33:52 +0200, , buid inferedsdrio avoid unnecessary clk_domain limitation create local clk_domain clk signal,,
1122,b54b3b336293e53984105f366a2832e2595cde68,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-08 07:53:42 +0200, , interconnect avalon minor cleanup remove max syncfifo depth,,
1123,c0b948d4f9c1e0e14d95e1df9c1ffb5391ba3bed,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-07-08 13:21:45 +1000, , memtest fix memspeed access size move libbase reverted type pointer long int signed benjamin herrenschmidt benh,,
1124,798b3d7ba41567bf4f1f8671448d85f59062d9ea,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-07-08 13:17:48 +1000, , memtest fix integer size type printf error couple place memtest print pointer illegal could problematic bit use instead additionally use printing longs signed benjamin herrenschmidt benh,,
1125,8af4e05c7ffaf1285356eda0d30eec80f8f757d1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-07 19:59:34 +0200, , software litesdcard use new clocking use slow clock initialization,,
1126,52f36b125795d361f1485fc080c0784016ca0a1d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-07 15:05:07 +0200, , integration soc sdcard cleanup emulator integration fix sim,,
1127,7602977c16db28ed85ef25fa8b1ebc95a5e6ded5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-07 14:58:06 +0200, , integration soc move pads.rst control phy,,
1128,51f2e6ce6440cd870a7ce8d68b550c52d5e5e313,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-07 12:11:47 +0200, , build pas clock domain sdroutput sdrinput,,
1129,23dfefb9bec5902295759af5b7ec290a0ed6b1c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-07 11:03:26 +0200, , software liblitesdcard improve sdcard_init handle error,,
1130,8d76509032fcbc73d9b6dcf60eed562bb12f0f01,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-07 09:24:08 +0200, , litesdcard use new block2mem mem2block dmas,,
1131,eeea30eadafeacc89d4ed4cf5d93b07b6d0f8860,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-07 08:14:42 +0200, , litex gen remove replaced litex build removed,,
1132,0a3095ead20e5c5a233d6dca6d549050cd3ff04e,njoy-digital <florent@enjoy-digital.fr>, 2020-07-07 08:06:55 +0200,583, merge pull request 583 gsomlo gls sdcard timeout liblitesdcard sdcard adjust card ready timeout,,
1133,6fdb36b84afd785dc6b635a7882c7f6c6b05ba90,abriel Somlo <gsomlo@gmail.com>, 2020-07-06 17:00:24 -0400, , liblitesdcard sdcard adjust card ready timeout testing nexys4ddr rocket approximately iteration timeout loop using busy_wait needed receive ready response sdcard assuming warm reset card already previously initialized sdcard ejected inserted board cold reset e.g. reprogrammed via openocd vs. simple push reset button take approximately 450 iteration sdcard responds ready message either case timeout insufficient patch increase busy wait timeout loop counter 128 cover case additionally make minor cosmetic improvement signed gabriel somlo gsomlo gmail.com,,
1134,e473c6f29ef99d9ecd6cbce4d13f7a066be3c929,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-06 20:07:06 +0200, , liblitesdcard sdcard add timeout waiting card ready,,
1135,31d4d7c22c4ab4c04a4e26ccbe5721c9a785f0b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-06 18:59:28 +0200, , liblitesdcard sdcard use new sdclocker enable csr,,
1136,f0a97791a90bbb6b5bb4497aa33ba1c5fa2bad73,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-06 12:26:24 +0200, , interconnect csr_bus move rewrite paged access warning incorrectly triggered csr_data_width,,
1137,9e46195299806c68aa26507a6e5f75d6ea6e5c03,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-06 09:51:32 +0200, , interconnect csr_bus remove bit csr bus alignment support longer supported socs,,
1138,527798f73491451d4cd02973b37ee6db529213d0,njoy-digital <florent@enjoy-digital.fr>, 2020-07-05 10:06:01 +0200,582, merge pull request 582 gsomlo gls minor fixup minor sdcard fix,,
1139,c52731d1f1420cb1fe680a576a5112f5ff1c1e7b,abriel Somlo <gsomlo@gmail.com>, 2020-07-04 15:24:05 -0400, , liblitesdcard sdcard return error code outside ifdef sdcard_debug,,
1140,499d291daadc10dbd48e286d21efa84b7f259067,abriel Somlo <gsomlo@gmail.com>, 2020-07-04 15:22:28 -0400, , liblitesdcard sdcard cosmetic fix indentation eliminate redundant counter,,
1141,2bfa372b7c5db2d7309725afcf0b501924509cf7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-03 20:11:05 +0200, , target remove sdcard clock domain generated phy,,
1142,31a9273c6d4183a2c8ffdecb6f1a54718942492d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-03 20:06:42 +0200, , litesdcard use new clocker,,
1143,ee8da87e41a865cf59e790977b46441634afb18a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-03 19:30:06 +0200, , liblitesdcard sdcard use new register name new software initalization register,,
1144,e6b94b1663664be6c49449ae32a9955529ee7cf3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-03 19:29:05 +0200, , interconnect stream allow empty description payload endpoint,,
1145,2f6b27da23082f57ce101c7781b9f5679b404143,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-03 18:48:43 +0200, , litelitesdcard sdcard remove wait workaround replace remove define replace,,
1146,94821cb73c21da0884f172bc1e4871d550cea82c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-03 14:43:30 +0200, , litesdcard update integration,,
1147,2c53f9b2ff9135f8fa7afc959337feecbab3fb80,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-03 14:39:31 +0200, , interconnect stream add wrapper around asyncfifo,,
1148,23a95bea1d40b35708be7237ef580ac18b9e5b9f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-02 11:37:31 +0200, , integration soc etherbone always run ethcore eth_tx clock domain remove clock_domain parameter avoid issue sys_clk_freq eth_tx clock like sys_clk_freq 125mhz 1gbps link,,
1149,4575a11748aeee9859f116aa1ac5a9be2a3634ce,njoy-digital <florent@enjoy-digital.fr>, 2020-07-01 15:27:06 +0200,581, merge pull request 581 antmicro i2s_tx_fix i2s fix incorrect fifo almost empty offset,,
1150,16a0aebcadf4a400ea4e430f6d74f7b791891110,awel Sagan <psagan@internships.antmicro.com>, 2020-06-25 14:32:50 +0200, , i2s fix incorrect fifo almost empty offset,,
1151,8f204e77972e86eb4e1d2475eb4841a74eb1d9a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-01 12:50:24 +0200, , sdcard rename cd_sdcard cd_sd avoid unnecessary clock domain,,
1152,42bfb90f14851bf781cc673dcb8f192b39e81e20,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-01 12:40:23 +0200, , liblitesdcard sdcard add define,,
1153,e492e96bf74efe75ac6412572367b74589d34611,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-01 12:39:56 +0200, , integration soc add_sdcard update sdemulator,,
1154,996e9a9180559045b9566a7a246599283ee3b5a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-01 09:47:10 +0200, , tool litex_sim cleanup cpu endianness,,
1155,1c631ceeee0ee6e2b132ce70675e9bf801f35e50,njoy-digital <florent@enjoy-digital.fr>, 2020-07-01 08:37:03 +0200,580, merge pull request 580 dolu1990 patch improve verilator compilation speed,,
1156,949a8e73c29ce6575ba8d445c7c6238d8e0a7af4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-07-01 08:35:54 +0200, , board platform versa_ecp5 fix mising update,,
1157,c0dba18d595c5ee371805896f118b5ab6eddd109,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-30 19:17:44 +0200, , tool add host argument connect remote server example litex_server pcie running remote machine create virtual uart local machine,,
1158,6fe4994f662777554737dcd4e958cc6d51390bce,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-30 18:32:11 +0200, , target add identifier target update versa ecp5,,
1159,5713c21017b1e249f4dafd132caee5c7a1784037,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-30 14:12:35 +0200, , tool remote comm_pcie use ctypes.c_uint32 bit access avoid double writes read,,
1160,68297fce9ea6f7644003572548d3944f461d27d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-30 14:10:36 +0200, , tool add base_address argument required wishbone translation,,
1161,b455a816781d05bd4779fba57df0d7e444aeadc2,olu1990 <charles.papon.90@gmail.com>, 2020-06-30 10:38:26 +0200, , improve verilator compilation speed asking verilator split model multiple file,,
1162,54598ed2f808a376c2b8bc57d4a7306049d617c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-29 17:01:36 +0200,578, software bios makefile fix 578 merge get back 579,,
1163,7beffba1873cc5213d6e10c5f7db3f55ecf1975e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-29 09:51:34 +0200, , software libbase memtest fix bus error reporting,,
1164,ad76f5f3d852efb8d233dabb99245ef0b07b5db8,njoy-digital <florent@enjoy-digital.fr>, 2020-06-29 14:53:33 +0200,578, merge pull request 578 scanakci blackparrot litex syn master upgrade ima,,
1165,eafceb94f913d3a8dc775b975d779d056be97310,njoy-digital <florent@enjoy-digital.fr>, 2020-06-29 14:53:13 +0200, , merge branch master,,
1166,5a1c3a7c169d7e0dedac7250bd511714c59d717f,njoy-digital <florent@enjoy-digital.fr>, 2020-06-29 14:52:37 +0200,579, merge pull request 579 antmicro fix ordering library,,
1167,caf520c854d3b56a79001ac0e00a9e0573d324dd,adullah <sadullahcanakci@gmail.com>, 2020-06-28 21:23:56 -0400, , clean makefile,,
1168,9256a4db6d18a7ee6c94577d627c5076da325de1,adullah <sadullahcanakci@gmail.com>, 2020-06-28 13:10:24 -0400, , minor change top module,,
1169,7c83a1b85883840c87204c863f62d9f1752a5811,adullah <sadullahcanakci@gmail.com>, 2020-06-27 17:38:53 -0400, , syn master blackparrot upgrade ima,,
1170,dae23f2a82818d36110d6584a8416648421e1d11,njoy-digital <florent@enjoy-digital.fr>, 2020-06-27 09:35:04 +0200,576, merge pull request 576 betrusted deprecate_slave deprecate slave terminology,,
1171,1e605fb23da1c48090141795b4a9ed7174424d31,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-26 20:10:10 +0200, , liblitesdcard sdcard update litesdcard,,
1172,34e9d12ef24ccdb7204445e37614af92ab5e9acf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-26 08:36:16 +0200, , interconnect axi add tuser support,,
1173,4094a6ec3a8f0c67cff34e55e9e62d5c7f884a82,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 20:07:39 +0200, , liblitesdcard sdcard increase busy_wait use common timeout,,
1174,e8f84c96a713fad4ba727e0f0d3237375aad5842,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 13:48:49 +0200, , liblitesdcard sdcard decode cid sdcard_debug set,,
1175,c07703124faa16274eb014502bc3614da6c82e5c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 13:46:39 +0200, , liblitesdcard sdcard_read enable multiple block read 10mb read speed 25mhz clock,,
1176,d72380c871f6a74b39d8a169848af2e45043d21e,ateusz Holenko <mholenko@antmicro.com>, 2020-06-25 12:21:36 +0200, , fix ordering library since libcompiler_rt provides function library e.g. __muldiv3 must listed end,,
1177,8c572d2b3e3ccd2c98fd45fd69d425e7b3fa3191,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 11:13:24 +0200, , target add fixed sdcard clock board sdcard support,,
1178,c46690032279c254c0890a0bb38a4fd6a74ab146,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 11:12:40 +0200, , software bios litesdcard remove sdcard_set_clk,,
1179,dfa3768d0e7b5ad84ce45cb32487ef1c414a030a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 11:12:17 +0200, , integration soc add_sdcard remove sdclk,,
1180,0b4c5059f2aa0a488632f55972bd6799419c8768,unnie <bunnie@kosagi.com>, 2020-06-25 17:12:12 +0800, , deprecate slave terminology http oshwa.org resolution redefine spi signal name,,
1181,9a27465d1d65f910e60e47dc6d93db9495f8d78f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 10:11:42 +0200, , core clock s6dcm add expose_drp litesdcard sdclockers6,,
1182,d8aa9a42e411f78471e52dba4861d8756c13c1fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 09:58:08 +0200, , software bios boot improve printfs,,
1183,55e019370178b51b809d79269e70698531bcbe3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 09:57:29 +0200, , software libase memtest improve printfs add progress bar data test,,
1184,497413664e4e10c7e5a3a9cfbf8e5ab9b398bafe,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 09:56:13 +0200, , libbase progress reduce hashes_per_line,,
1185,52d7f59af5ea2bc6eaf90d9e4d30c57a52523e22,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 09:01:33 +0200, , software liblitedram remove support longer useful,,
1186,07f145fdafd08148c981332d71b834a9cf0a4b58,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 08:58:01 +0200, , software liblitedram sdram remove sram hack memtest bios function test memory testing sram used bios probably good idea,,
1187,e2f9a82529f546f4586b9809b082e6bf668dc5a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-25 08:47:57 +0200, , software libbase memtest reorder function,,
1188,00d1118d4184d376747d61278694f3dab9adb6f7,njoy-digital <florent@enjoy-digital.fr>, 2020-06-25 08:29:23 +0200,575, merge pull request 575 antmicro jboc memtest move memtest liblitedram libbase,,
1189,3b084b284a11e39a08b0e8140c8fab756b30f2c8,Ädrzej Boczar <jboczar@antmicro.com>, 2020-06-24 12:21:34 +0200, , bios move memtest liblitedram libbase,,
1190,3a5aec69332f156a4b6b7fa58c054eb5dda6e80a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-24 12:25:37 +0200, , software liblitesdcard simplify switch dmas remove clocking test function,,
1191,fd4765e159f1c7b3c873fcfd20123441eb1f0dc6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-24 12:23:35 +0200, , integration soc replace sddatareader sddatawriter dmas,,
1192,bc64e35480a2989b53579c09e865b3e8ddae0ef1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-24 10:17:40 +0200, , soc core add simple dma,,
1193,d7cc7d2ac661f8c2e248dcffd15f7816b5dd1c3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 18:01:51 +0200, , platform genesys2 add usb_fifo,,
1194,309eda42466a473a3d2562e31cfdfcbd1a9057af,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 17:20:12 +0200, , litex_term keep reduce inter frame delay removing completely would require revisiting gateware firmware code uart since use test purpose already allow 600kb upload speed keeping acceptable,,
1195,64589cfd2b7f0bc4be81d0cca237b2c5c8de8381,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 16:53:02 +0200, , soc core uart ft245 use asynchronous fifo synchronous fifo requires software configuration,,
1196,0780b629a9e64d08bc671b77d6eb0f5c18206189,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 16:51:24 +0200, , soc core usb_fifo cleanup reduce fifo_depth provide similar throughput used uart,,
1197,52b51e1e98384c9fc901b98ddc78d3480e1d5738,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 12:49:36 +0200, , change update,,
1198,d59cec5accdb95372589e93620f23e20511e616a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 12:23:26 +0200, , software use single crt0 deprecate crt0 ctr crt0 xip avoid unnecessary defines since http github.com enjoy digital litex issue 566 crt0 ctr crt0 xip similiar get back single crt0 remove defines generated distinguish different case since litex misoc diverged longer compatible also longer need generate litex flag,,
1199,384646c6be510eb512c1ed7dc8aa9a7241ace494,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 11:58:36 +0200, , platform genesys2 use,,
1200,e92efc1ac53b6a8d1f27707febee21aa144ab8a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 11:54:33 +0200, , platform kcu105 add sdcard spisdcard,,
1201,35b04658a6dd8a4bc58628b59d3046edb6e9dddc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 11:54:16 +0200, , genesys2 add sdcard spisdcard,,
1202,d53a51c5504f7de6f572d2817b4325197f914b18,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 11:54:05 +0200, , platform netv2 add spisdcard,,
1203,c895586461080127729fbd17ef02ac1e9c44aede,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 10:57:43 +0200, , platform k705 rename mmc sdcard make similar board,,
1204,02908c51b3a7c93244f40a3cb1677b5d6b14be90,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-23 09:47:04 +0200, , cpu lm32 fix config include path broken since switch python data module,,
1205,b1fe3140d7914f3866a0616dd3862994b7c745b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-22 21:57:00 +0200, , bios main enable sdcardboot boot_sequence litesdcard,,
1206,847a5fcff4705be69c33519e60b2f31edc4c71f1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-22 21:33:17 +0200, , software liblitesdcard sdcard boot fatfs working hacky tested linux litex vexriscv trellisboard 10mhz clock,,
1207,5b2f9c244dd71d2896f2bfca9a61c91f49f0251e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-22 17:09:55 +0200, ," core cpu microwatt revert setup stack fix missing subi r1,0x100 thanks ozbenh tested powerpc64le buildroot linux gnu gcc.br_real buildroot 2020.02 00011 g7ea8a52 8.4.0",,
1208,0c0689f444f285550304c21ac463a2ab0fd64e67,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-22 13:37:14 +0200, , wishbone downconverter fix read datapath access skipped sel also need shift dat_r ace skipped,,
1209,84617b585befbd2d1582bfa108e2e4bf5a68d929,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-22 11:36:19 +0200, , core cpu microwatt temporary revert crt0.s setup stack lxsim cpu type microwatt cpu variant standard ghdl longer working otherwise,,
1210,e32e8c069bda2255b8b6b10520e6698a20bd10a0,njoy-digital <florent@enjoy-digital.fr>, 2020-06-22 10:44:33 +0200,573, merge pull request 573 ozbenh bios data software microwatt fix copying data ram clearing,,
1211,28ea4b3f4c16e880ee2f9246d915508398056f09,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-06-21 19:35:04 +1000, , software microwatt fix copying data ram clearing also make use small memory model avoid use complex construct add toc linker script signed benjamin herrenschmidt benh,,
1212,13e0852af48accf941d10e61639a1838ed0f0ca0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-20 22:20:29 +0200, , tool litex_server set socket option flag separately required mac,,
1213,efa41fd6bbe8f3171d7dd5c2213e59be576d7a42,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-20 09:15:56 +0200, , litex_sim simplify bit ethernet etherbone,,
1214,b0b37b4cb9e1f60d098c4937ad16bf2de3910173,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-19 14:17:30 +0200, , soc core spi make loopback csr optional useful api retro compatibility,,
1215,05cb5f96a12143ebc45f243b6c86b206017b402c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-12 10:18:44 +0200, , bios boot rewrite rom boot description,,
1216,bdcccb9216f68ea8c5d98b49627edd26838e61c0,njoy-digital <florent@enjoy-digital.fr>, 2020-06-18 08:43:20 +0200,569, merge pull request 569 gsomlo gls mor1kx data init cpu mor1kx fix .data initialization follow 567,,
1217,4cab38fa5b98388ceacbe2fced0e625bb375de3a,njoy-digital <florent@enjoy-digital.fr>, 2020-06-18 08:42:44 +0200,570, merge pull request 570 gsomlo gls sdcard lazy init liblitesdcard spi sdcard avoid redundant initialization,,
1218,9ad45a693273abc5cabe5b9d6376753a1e3b907e,abriel Somlo <gsomlo@gmail.com>, 2020-06-17 17:21:33 -0400, , liblitesdcard spi sdcard avoid redundant initialization,,
1219,e96cfbbc83cc9acde4b8fcc8d78e595818a9f613,abriel Somlo <gsomlo@gmail.com>, 2020-06-16 20:19:46 -0400, , cpu mor1kx fix .data initialization follow 567,,
1220,aa0cd2137807cbbedffe73198d8baf66d15b4005,njoy-digital <florent@enjoy-digital.fr>, 2020-06-16 21:49:15 +0200,565, merge pull request 565 gsomlo gls cosmetic spi fat post fatfs cleanup,,
1221,05d4756effe536eb37da706a58c4cab26c2b5382,njoy-digital <florent@enjoy-digital.fr>, 2020-06-16 21:45:17 +0200,567, merge pull request 567 zyp bios linker place .data sram initial copy rom,,
1222,b0f7611258ce88c555dd8f03f70fb2b8e45cef9e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-16 20:17:15 +0200, , platform arty move sdcard_pmod_io,,
1223,c3ed802526642721f1f71594b357483573dbf2e3,njoy-digital <florent@enjoy-digital.fr>, 2020-06-16 17:34:50 +0200,568, merge pull request 568 sergachev master build sim core module fix compilation warning,,
1224,3610b066c2850b9d4ce1f69cddac505cdd80faf2,lia Sergachev <ilia.sergachev@protonmail.ch>, 2020-06-16 01:06:11 +0200, , build sim core module fix compilation warning,,
1225,5d9d99c0c282c2976a623651652b193b327c0f04,abriel Somlo <gsomlo@gmail.com>, 2020-06-15 15:31:37 -0400, , liblitesdcard sdcard streamline initialization cosmetic also spisdcardstatus sdcardstatus spi version,,
1226,c05d0f196649c4e399d2c9f7a21606fccfb5a7e4,abriel Somlo <gsomlo@gmail.com>, 2020-06-13 21:34:11 -0400, , liblitesdcard spisdcard streamline initialization cosmetic,,
1227,27fcddb209211d7f6aecddb57815871eff27305a,egard Storheil Eriksen <zyp@jvnv.net>, 2020-06-15 21:18:26 +0200, , soc_core increase sram size default,,
1228,9c68d715032c1e5bdd2f52d8523beac484581556,egard Storheil Eriksen <zyp@jvnv.net>, 2020-06-15 16:08:49 +0200, , bios linker place .data sram initial copy rom,,
1229,336896603ffb63021dfa82f58796b21fd497ebf1,egard Storheil Eriksen <zyp@jvnv.net>, 2020-06-15 16:04:02 +0200, , bios linker place .got .rodata,,
1230,7d5ca3f92656d56cf238855cc51892dbf85339fd,abriel Somlo <gsomlo@gmail.com>, 2020-06-13 21:31:12 -0400, , bios boot address use unsigned long,,
1231,68d3804cdb89628591f4ccb0d2e310d2f70e06e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 19:24:54 +0200, , change update,,
1232,5ddf350c2d21b7a53ed0c14e63ba5db0bb859fb6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 19:18:30 +0200, , software spisdcard reduce 16mhz 25mhz doe seem work board configuration need investigated,,
1233,d6f92d1ffd6c0886974f7162a6739ef6fe9f54b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 14:45:50 +0200, , build add dfuprog,,
1234,653edd17ca87fe5443053bda07db8fd56b2ebb44,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 13:38:38 +0200, , bios boot simplify flashboot remove specific linux boot storage spi flash generally limited booting linux longer useful since boot sdcard supported continuity sdcard ethernet simplications easier flexible boot scheme,,
1235,7b65a93ca565ab93d8f05d353048bb99de4635d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 13:19:37 +0200, , bios boot add separator update copyright,,
1236,f4abdd3f2c8d19e2d259df1e0a18b42369e7979e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 13:12:58 +0200, , bios boot make ethernet boot mode flexible also using boot.json similarly sdcard boot example boot.json  image 0x40000000 rootfs.cpio 0x40800000 rv32.dtb 0x41000000 emulator.bin 0x41100000 ,,
1237,c2ae22eeb6350726664161487a6532fe79d46174,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 11:15:31 +0200, , bios boot make sdcard boot flexible using boot.json file sdcard bios read boot.json file know file need copied ram fallback boot.bin boot.json found boot fail neither found example boot.json file used boot linux litex vexriscv  image 0x40000000 rootfs.cpio 0x40800000 rv32.dtb 0x41000000 emulator.bin 0x41100000 ,,
1238,d918c0bb99591f6cf0f59e1c4f5fae0da1eb6e0e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-11 08:33:56 +0200, , software bios boot sdcardboot let fatfs sdcard initialization disk_initialize,,
1239,51976008126d25ed70268ffbe112f24969ed9432,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 17:39:09 +0200, , software bios boot add sdcardboot support vexriscv smp,,
1240,72026d44f776770ec83726ebfac9643afa37ba02,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 15:19:44 +0200, , software bios main clarify address space instead,,
1241,a01d08e5b5066e2176fbe78fb703a02c49597506,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 15:03:09 +0200, , litex_setup.py update microwatt,,
1242,a086237a07974d562ae0da6b69e07d245ff9cf11,njoy-digital <florent@enjoy-digital.fr>, 2020-06-10 14:53:09 +0200,564, merge pull request 564 shenki microwatt update microwatt update,,
1243,ace81c83ee2e8391af81a125698d3daeb3ae52f5,njoy-digital <florent@enjoy-digital.fr>, 2020-06-10 14:40:28 +0200,562, merge pull request 562 gsomlo gls crlf liblitesdcard maintain unix newline convention across source file,,
1244,08bef5fc4cc98e0e0eb5d9068456bcc1fe24f949,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 11:46:59 +0200, , software liblitesdcard ffconf enable ff_fs_minimize ff_fs_tiny,,
1245,75225e5e33a3019cf2e97156028144ef758f8525,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 11:46:18 +0200, , software bios boot move f_mount force mount,,
1246,59a048b666dbba9c0d897e301266b281fff7ebc9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 10:00:05 +0200, , software libliteeth tftp switch progress bar,,
1247,f7e06a7e3fd08f5a06f31c647dfbb448dde1ee99,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 09:59:38 +0200, , bios boot add missing,,
1248,df9146fb785f564394c2b903f1e01765fc7da511,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 09:50:30 +0200, , soc spisdcard use bit spimaster bit xfers optimize speed,,
1249,d45cfc1e15c1c4e824cbdb47b69713f0d409c1ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 09:15:59 +0200, , software libbase progress avoid progress bar reduce hashes_per_line,,
1250,5beba178f212e3b1f9e00bf0c44627c9e82a6139,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 09:15:12 +0200, , software libsdcard spisdcard add use busy_wait_us optimize speed,,
1251,dae15511a4837bc59a08ed6f804a53fece768868,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 08:21:54 +0200, , bios boot use chunk 32kb increase speed,,
1252,d294e0f1de31bd4a9669ea221a56400ab7ae9443,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 08:12:12 +0200, , bios boot add progress bar use uint32_t flash sdcard function,,
1253,99f40fecaab7599d8c9c658f1cbf41ae5f80a6a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 07:47:21 +0200, , libase progress move __div64_32 do_div div64.h barebox,,
1254,96fc96eccd0aaf3cbcdbb3c74d6fa407aa224cb4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-10 07:40:08 +0200, , software liblitesdcard remove read_block prototype minor cleanup,,
1255,748dcc1c266c46d0d1eb65665848ff8d0d43fb80,oel Stanley <joel@jms.id.au>, 2020-06-10 12:14:39 +0930, , microwatt add mmu.vhdl,,
1256,b57fc8702a84722f25e61d6ab53e554242c5b0ca,oel Stanley <joel@jms.id.au>, 2020-06-10 12:12:11 +0930, , microwatt update irq signal wrapper,,
1257,68d2aa45fa90d3f3809e762ae575411d626bef1d,oel Stanley <joel@jms.id.au>, 2020-06-10 10:39:16 +0930, , microwatt add icache flush,,
1258,e6909e2978751d462f2fc224057bc576d1ef09ea,oel Stanley <joel@jms.id.au>, 2020-06-09 18:40:21 +0930, , microwatt implement boot helper,,
1259,5575a921d04df910ae0112f1098d3846899a1b0e,abriel Somlo <gsomlo@gmail.com>, 2020-06-09 08:26:10 -0400, , liblitesdcard maintain unix newline convention across source file,,
1260,fe9b42facf9d20e2d636d60eef2d570baf998903,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 20:00:32 +0200, , bios boot use progress bar,,
1261,21b9239dc01dc9051992e7777b79578c3baa20f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 20:00:05 +0200, , libbase add progress bar barebox,,
1262,32ebbc7761ea923b013102f4e224e390738bed23,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 19:59:38 +0200, , software liblitesdcard add retries setting card idle,,
1263,04d0ba6187c4a66552afe3f47b2fe21c3721895d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 17:58:43 +0200, , software liblitesdcard sdcard add fatfs disk function,,
1264,e27ed657e9fff1bc2f3e398d7389194b3678cc62,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 13:50:16 +0200, , software liblitesdcard spisdcard rename defines allow external definition,,
1265,a9e8860e49b4af2f26b6d23e94193666e85f50f5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 13:44:26 +0200, , software liblitesdcard create fat directory fatfs file,,
1266,f1aba7e45c0c69bf87145a82eeca42f258a27d4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 13:35:14 +0200, , sofware liblitesdcard enable long filename lfn,,
1267,fb282d1a72a4ff31b3d6b34ef1755d330ed9d945,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-09 12:50:56 +0200, , software libsdcard rewrite simplify spisdcard fatfs support keep sdcard ver2.00 compatibility,,
1268,20ff24622adaab6e22315c2fdda3c9bb68ee6a33,njoy-digital <florent@enjoy-digital.fr>, 2020-06-06 22:06:46 +0200,559, merge pull request 559 gsomlo gls fix crlf liblitesdcard convert source unix style newlines cosmetic,,
1269,78e3f25157b47046a2fd1a4dcc77c0d6d1f15926,abriel Somlo <gsomlo@gmail.com>, 2020-06-06 13:24:29 -0400, , liblitesdcard convert source unix style newlines cosmetic signed gabriel somlo gsomlo gmail.com,,
1270,c1806eba1195ea8dc40a4b47b73a2dd143febe66,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-05 23:25:54 +0200, , software liblitesdcard remove unsused function ff_fs_readonly,,
1271,f9b43c81cc19cef471e3b6ec49be645ace85244b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-05 20:09:02 +0200, , software liblitesdcard switch fatfs sdcardboot,,
1272,f972c8e45e17e2fb57c3ed048fb0e2701d3f6196,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-05 16:27:38 +0200, , software liblitesdcard base fatfs generic example code litex spimaster specific function,,
1273,5b908983a285226ea2c7668ad1133ae1c2f77b1c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-05 15:30:14 +0200, , software liblitesdcard add fatfs file avoid maintaining code support fat filesystems let use fatfs library,,
1274,7d141258bea55e08aa5d156e5c9beb8ebcd0643c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-05 09:07:19 +0200, , software liblitesdcard spisdcard simplify rewrite consistency others part project improve code readability remove needed duplicate comment use spi_xfer function write read set sdcard low clk freq init increase initialized,,
1275,860ac1e2123510a1ab9d5e60c4f309c4f1640c70,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-04 12:13:26 +0200, , software liblitesdcard add copyright spisdcard fat16,,
1276,0ec50881f0d749dddb4d40883224e86374d5f7d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-04 11:55:25 +0200, , software liblitesdcard sdcard simplify readsector,,
1277,8c6f74d4832fd1470a5ff6c878653282e926d402,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-04 11:40:42 +0200, , software liblitesdcard fat16 boot working spi mode,,
1278,bdaf6ff2ddf0798fa6ca821c78d9abcf8a839d9e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 23:16:13 +0200, , software liblitesdcard move fat16 code separate file avoid duplication,,
1279,4b3c5203edeb53a5b9b29da6ed68c5fe317b1d59,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 20:03:18 +0200, , software bios libsdcard add initial boot sdcard litescard rename spisdcardboot command sdcardboot,,
1280,b30e3353b52ccf513c738286f8ea7d546767f627,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 18:36:06 +0200, , soc add_sdcard use sdclockers7 series sdclockergen others device,,
1281,efbe1690639b114ef7262b6f5f3764974dc69e4f,njoy-digital <florent@enjoy-digital.fr>, 2020-06-03 16:34:55 +0200,558, merge pull request 558 antmicro fix function name liblitespi litex soc software liblitespi fix name associated phy csrs,,
1282,eceee7e4c4e40850e61a1c5066090ab530642afd,an Kowalewski <jkowalewski@antmicro.com>, 2020-06-03 15:33:47 +0200, , litex soc software liblitespi fix name associated phy csrs,,
1283,fb4b6c35a31cb3f1386572c9e86ec600a45f2fc5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 14:36:33 +0200, , board ulx3s add sdcard pin initial litesdcard integration,,
1284,997a17b93367b7b83d37025cb8d09d6c0d101c52,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 14:34:59 +0200, , soc add_sdcard add minimal sdclockerecp5 ecp5,,
1285,9a026c09f9cd81fe31171627a9470ab36dbbb6b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 13:47:39 +0200, , soc add_sdcard remove limitation series add clocker,,
1286,c311f98cfa0543aba5894e2682f6b87c949b2767,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 13:43:44 +0200, , soc add_sdcard emulator clocking moved litesdcard,,
1287,382f239e7492e05301fc19ae83851f9b7a3c2a13,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 13:38:34 +0200, , software libsdcard keep sdcard_debug enabled fix typo,,
1288,20bbdaaf6b52e4bb9e35ec8cc596f04fea399b7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 13:13:07 +0200, , soc add_sdcard remove timer unused,,
1289,ab447df922579f9cfc0282d08c4cc12e65b4e65a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 12:56:03 +0200, , software liblitesdcard review simplify code complicated revert part old code write minimal test,,
1290,ee4056cfeca22dd768ba5dd4afc6ef98fcb2630e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-03 11:11:45 +0200, , software liblitesdcard remove sdtimer function unused sdtimer used evaluate performance longer used,,
1291,ecfa44e5aa4d1697b3e34080bd57d6a8fa7f1dc6,njoy-digital <florent@enjoy-digital.fr>, 2020-06-02 16:33:40 +0200,556, merge pull request 556 antmicro mglb symbiflow fix symbiflow toolchain support fix part name clock frequency,,
1292,635a61e306b1f68f3f9255daed43657bcff635dc,ariusz Glebocki <mglebocki@antmicro.com>, 2020-06-02 14:56:20 +0200, , target arty use sys_clk_freq 60mhz symbiflow toolchain,,
1293,5071ef3ef78e5325a03cb69cab90dc1c5860314d,ariusz Glebocki <mglebocki@antmicro.com>, 2020-06-02 14:53:15 +0200, , build xilinx symbiflow remap part name,,
1294,55723f138beeb0487fd3c118a8796fd80712f01f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 16:14:53 +0200, , software liblitedram revert sdrsw sdrlevel still required sdrlevel command,,
1295,ddcf68c0623865b8140cc0b021371ba4cb35bfd4,njoy-digital <florent@enjoy-digital.fr>, 2020-06-02 15:49:00 +0200,553, merge pull request 553 ozbenh sim autoinit sdram unconditionally switch control inits,,
1296,47bb3d799046df26946f901ecd992a03561320cf,njoy-digital <florent@enjoy-digital.fr>, 2020-06-02 15:45:52 +0200,557, merge pull request 557 antmicro bios boot boot linux mor1kx external device tree rootfs,,
1297,10ff9d765f3f22cb5dbe673f79321db089dccde7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 15:05:46 +0200, , change update change added feature order,,
1298,f1e7d73e4813d585ffb8ae3c3d5f575fdc46fb6a,ateusz Holenko <mholenko@antmicro.com>, 2020-05-29 12:20:36 +0200, , bios boot boot linux mor1kx external device tree rootfs,,
1299,5d202ddb97ecf417be7723e18fa7038d445a9c3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 13:51:44 +0200, , test update,,
1300,01f7947b568eb38ad122aa1e1435db4c04e03894,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 13:44:23 +0200, , target rename gateware toolchain parameter toolchain,,
1301,245985d6c5d5af8b8806697c3c01f6860622fb06,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 13:34:44 +0200, , target arty integrate symbiflow change avoid duplication,,
1302,89106873db3762607d5896f20457c889909e333e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 13:34:09 +0200, , build add default_clk constraint used,,
1303,0cd613ccb88ef42a5c99930b251b8045d8ee757a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 12:36:02 +0200, , build xilinx symbiflow reuse .xdc generation vivado avoid duplication fix copyright,,
1304,80ec5eca7600a654cc7a615ea0726f1786fd8bf8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 12:18:12 +0200, , board arty remove specific arty_symbiflow platform adapt target use standard platform,,
1305,af928b26263ae9674a9290674e0cf1629a077522,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-02 12:15:38 +0200, , xilinx simbiflow add simple mapping,,
1306,5104d07a134b1dd5ae411be1a9397fe66e554748,njoy-digital <florent@enjoy-digital.fr>, 2020-06-02 11:55:33 +0200,551, merge pull request 551 antmicro mglb symbiflow toolchain xilinx support add symbiflow toolchain support xilinx series,,
1307,77139289f86a412deb0da7f783ea44ded5e05900,im Ansell <me@mith.ro>, 2020-06-01 15:23:03 -0700,552, merge pull request 552 ozbenh memspeed long sdram use unsigned long memory test,,
1308,6239eac1301f81ab4981002d7a2209cfb9c2dd4b,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-06-02 08:08:42 +1000, , sdram use unsigned long memory test make twice fast bit cpu using bit bus signed benjamin herrenschmidt benh,,
1309,7434376c07e2a697f65c09e809bfadcf557e4ac6,ariusz Glebocki <mglebocki@antmicro.com>, 2020-06-01 13:58:44 +0200, , test test_targets add arty_symbiflow signed mariusz glebocki mglebocki antmicro.com,,
1310,ae121aacdf201b1aa34f3ddde93fc06d19d69cab,ariusz Glebocki <mglebocki@antmicro.com>, 2020-06-01 13:41:49 +0200, , target add arty_symbiflow signed mariusz glebocki mglebocki antmicro.com,,
1311,2bb2fbdbea0a288f173f0b5c505d67f104a1ac97,ariusz Glebocki <mglebocki@antmicro.com>, 2020-06-01 13:40:32 +0200, , platform add arty_symbiflow signed mariusz glebocki mglebocki antmicro.com,,
1312,bd702397d1439887bdb49ea6b71da2bcaa90a506,ariusz Glebocki <mglebocki@antmicro.com>, 2020-06-01 13:39:33 +0200, , build xilinx add symbiflow toolchain support signed mariusz glebocki mglebocki antmicro.com,,
1313,a116578c826130fb3b94845f0f708c680c60cb1a,njoy-digital <florent@enjoy-digital.fr>, 2020-06-01 21:17:40 +0200,550, merge pull request 550 antmicro jboc spd read bios litedram add command verify spd content one used generation,,
1314,b98a9192266a0361723bc6f19eb7b46fd797daa8,njoy-digital <florent@enjoy-digital.fr>, 2020-06-01 19:58:01 +0200,549, merge pull request 549 antmicro mglb fix vivado yosys build xilinx assume build name top,,
1315,4a6256a50db5cdd82a6b6571fb42ab2ec9ee6f22,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-06-01 23:44:09 +1000, , sdram unconditionally switch control inits allow controller default control mean sim model used without specific initialization signed benjamin herrenschmidt benh,,
1316,a4e8323485120d0fa51c1926acb3a036a2b98ee9,ariusz Glebocki <mglebocki@antmicro.com>, 2020-05-23 12:57:55 +0200, , build xilinx assume build name top,,
1317,5cc7a98845311a91d20f757c96a7a7931a7a1220,njoy-digital <florent@enjoy-digital.fr>, 2020-06-01 11:37:05 +0200,547, merge pull request 547 gsomlo gls fix sdcard status soc software litesdcard update response register back 128 bit,,
1318,395af900fd6033d7b146e08a99b87c17840cf5d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-01 11:03:08 +0200, , interconnect wishbone downconverter skip access slave sel simplify improve efficiency bit cpu accessing bit lsbs msb,,
1319,511832a911cbe3f36e78c97d5c642155fb2a74da,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-01 10:58:45 +0200, , soc interconnect axi generate wishbone.sel read,,
1320,4f82a36afdccfd030d26bcb49c6fe1017bfb87c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-06-01 10:01:14 +0200, , soc software keep bit csr alignment support bit support added bit cpu limitation hardware csr access wihhbone2csr bus handle wishbone.sel longer required,,
1321,28290efd003fee7e66dcbebdb7277e24da602351,abriel Somlo <gsomlo@gmail.com>, 2020-05-29 20:42:49 -0400, , soc software litesdcard update response register back 128 bit additional 17th byte returned via response register ignored software bios kernel litesdcard updated return original useful 128 bit patch update litesdcard code litex bios expect 128 bit manner portable across csr data width alignment signed gabriel somlo gsomlo gmail.com,,
1322,759367752caf21475b57d468a442635a87ac273b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-30 15:21:32 +0200, , wishbone wishbone2csr use wishbone.sel csr write csr write done wishbone.sel avoid need bit csr alignment bit cpu since bit wishbone write access targeting bit lsb msb splitted 2x32 bit access one sel 0xf one sel,,
1323,b1ec092e8884cb7d2da84e3499672dfc89b91045,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 20:15:02 +0200, , soc software litesdcard use new send register send command remove csr8_cmd_fix,,
1324,efcba14b1b4b16b7a7183a5d440aa15742e5e305,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 19:36:33 +0200, , platform nexys_video add spisdcard pin,,
1325,119ce56f6c6e54666ce7c5fd77c0586441a6a5b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 19:26:29 +0200, , target nexys_video add spi sdcard sdcard support,,
1326,cc5950178d3c91871519af04a958a8f8fb9d21b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 19:26:03 +0200, , plaforms nexys_video keep date litex board,,
1327,5cc564fb8f302f7a5a37e3b6710c6baedbf9f097,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 19:22:35 +0200, , target simplify ethernet etherbone integration target,,
1328,55c7461e7b9d44970b1bd0b9939c5cdc39a9bbb2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 18:51:24 +0200, , bios cmds cmd_litesdcard rewrite comment description,,
1329,6cb03963f3dfd2333ab7452626287f1fabdeb50f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 18:40:54 +0200, , bios main replace,,
1330,5dd5f97b884f5c276628aea0b77212f84ea762ca,njoy-digital <florent@enjoy-digital.fr>, 2020-05-29 18:32:30 +0200,545, merge pull request 545 gsomlo gls fix mmptr csr fix simple accessor alignment,,
1331,3e1b17d459c1966dd561ad5262a7cb9299575191,abriel Somlo <gsomlo@gmail.com>, 2020-05-29 11:54:10 -0400, , csr fix simple accessor alignment mmptr always follow csr alignment csr data width latter merely indicates many bit within mmptr actually populated fixup commit 4a5072a signed gabriel somlo gsomlo gmail.com,,
1332,6c1e2d841394ad0e27cec541dc7407903035f4a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 17:15:20 +0200, , software liblitesdcard replace hexdump dump_bytes already available bios,,
1333,9e068a7494dc680a3b77ede000ee243e49364089,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 16:07:08 +0200, , soc add_sdcard add with_emulator parameter use sdcard emulator google project vault integrate litex_sim,,
1334,a433c837e0e94aba1a8f007b34055f83b3ca692b,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-29 15:14:54 +0200, , bios litedram add option verify spd eeprom memory content,,
1335,1692dfbf610085ba35e20a03eae7496976d5ea9b,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-29 14:56:56 +0200, , build sim spdeeprom use hex format loading file,,
1336,2ae55e80095174fdc6b949ad3d27e3df9b6498ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-29 10:40:17 +0200, , setup.py add litex_jtag_uart console_scripts,,
1337,62d939e85f05c81aa8742dba529b0b16fa94ca96,njoy-digital <florent@enjoy-digital.fr>, 2020-05-28 16:46:34 +0200,543, merge pull request 543 antmicro jboc eeprom sim litex build sim add module simulating spd eeprom,,
1338,c4f96318eca83dc03ff1aced6a5229fcc2c81239,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-28 15:31:33 +0200, , target nexys4ddr fix sdcard assert,,
1339,76cc112ecf628f5025f32bc73811e17d3a0a7af2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-28 15:05:24 +0200, , bios add main bus csr bus info use kib gib,,
1340,a0ce4ce56bc453c662acc1a6aff18290b0f3066c,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-28 12:10:25 +0200, , litex build sim add module simulating spd eeprom,,
1341,02072deab189c8c6b7e844dc818ea81c7575137f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 23:26:26 +0200, , integration soc add_sdcard always use bit 512bytes memory sure change allocate sdwrite sdread region dynamically,,
1342,4b3afa75a75254a223fda93bbe567961108906e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 23:18:15 +0200, , integration soc add add_sdcard method integration code nexys4ddr even cleaned yet avoid duplication target,,
1343,c78caeb998156fcb9dc050c60df702cb786e2514,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-22 17:53:20 +1000, , csr fix definition csr_base generated header csr_base currently defined twice mem.h base csr region soc address space csr.h base address csrs fix two issue definition mem.h one unconditional prevents external redefinition useful circumstance using address decoder outside litex standalone core csr.h one actually origin first csr region rather origin csr region soc space usually ... unless csr bank case csr.h one becomes different cause conflict mem.h definition break project using standalone core first one fixed adding ifndef endif around definition memory region second one passing csr_base use get_csr_header signed benjamin herrenschmidt benh,,
1344,f8bb500a4396f29aecad5fb4b0a2a1758c25c514,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-22 17:37:37 +1000, , liblitedram sdram add option disable cdelay running sim delay take long time always necessary simulated litedram phy allows system.h optionally set cause cdelay nothing especially useful using verilated litedram inside bigger slower simulated design spend huge amount time going initialization signed benjamin herrenschmidt benh,,
1345,6d72ef28a81bb49435ab9d9d4e5fd5c52984a714,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 20:00:10 +0200, , cpu serv add variant,,
1346,fd7ec50e4384c52ea9d0c9cb681bf7dd6e85db59,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 19:59:54 +0200, , soc integration export add optional csr_base parameter,,
1347,795ff08a202f7b53b333fd6c137b51cc417a72aa,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 19:54:52 +0200, , build sim verilator add regular_comb parameter default false pas get_verilog,,
1348,25d2e7c92f45ee91574c419d6f4e06edca9a65bc,njoy-digital <florent@enjoy-digital.fr>, 2020-05-27 19:04:18 +0200,542, merge pull request 542 gsomlo gls sdcard followup software bios fixup sdclk command,,
1349,3fd6ecd86ea56db3aebc0d75c22bd9b0067d45e7,njoy-digital <florent@enjoy-digital.fr>, 2020-05-27 19:03:50 +0200,541, merge pull request 541 antmicro jboc spd read add support i2c read spd eeprom,,
1350,68f83cbcafe4b58b89379f0f06e525d2f8013e63,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 18:45:07 +0200, , change document deprecated moved module,,
1351,ab806060363db8cdb4c2637f08d751004be7ad4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 18:40:45 +0200, , soc core uart move rename stream2wishbone,,
1352,6da98ca14df992d86bc3b79182258e5e9ed1d8fd,abriel Somlo <gsomlo@gmail.com>, 2020-05-27 12:38:59 -0400, , software bios fixup sdclk command,,
1353,0a3d649ad84016714e6bced351cca436b45268dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 18:15:05 +0200, , interconnect wishbone integrate wishbone2csr,,
1354,b5b88d27b595661707d3924fe4dd6d2cd106a90c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 18:13:57 +0200, , interconnect csr_bus add separator,,
1355,86952a6e06abcaa97e45da3acd020f2e19912694,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 18:04:08 +0200, , interconnect wishbone remove csrbank probably used anyone,,
1356,e404608cf43b62b43af715301fe2f3ec583c1b2c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 17:59:05 +0200, , interconnect wishbone add separator move sdram cache,,
1357,1fddd0e3d3d08eebe3ac3375f3e08694005c19f6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 17:18:31 +0200, , interconnect wishbone simplify downconverter,,
1358,1172c10afb7955109890f844641c903d890d4ea6,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-27 15:13:16 +0200, , bios move i2c liblitedram libbase,,
1359,e0d26820550c3eed594c3fa14cbad8d97a9c37c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 15:26:56 +0200, , interconnect wishbone remove upconverter probably used anyone would need rewritten provide better implementation useful,,
1360,696b31ed1815064b475621a679c43f144a81bd7c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 15:16:30 +0200, , tool litex_sim switch soccore add_sdram instead socsdram,,
1361,2efcf8792557e4a71eb195c8793abbc25d5463d1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 14:09:05 +0200, , target nexys4ddr update add_sdcard method tested sdinit sdtestwrite 0x10 foobar sdtestread 0x10,,
1362,472bf9ac7196e77c405d99c28696f60f007d5dde,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-27 08:52:24 +0200, , bios sdram expose i2c function,,
1363,2934c085ef27838d5589ced44af4c9b199b4c9bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 09:00:43 +0200, , change add jtag uart,,
1364,3b47d4a4790f60bf918cbaa5aac99af201b88e0b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-27 08:59:12 +0200, , tool litex_jtag_uart add openocd config telnet port parameter,,
1365,67cf67034ca114faae91bf802424276b093df525,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-26 09:36:44 +0200, , cpu remove common cpu variant extension definition simplify variant check common cpu variant extension real additional value since supporting various cpu minimal standard full different meaning checking common variant extension also cause issue recently adding new cpu additional value supported provide let simplify thing cpu provide supported variant check ,,
1366,062ff67e12a3072c06b12a5f3c0c3a209dba3c91,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-26 08:51:33 +0200, , cpu microwatt add standard ghdl variant ghdl yosys plugin,,
1367,24687cbd9f95b3e0af771173fc5b7e4e6c1e3a18,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-25 12:20:01 +0200, , tool litex_client remoteclient add base_address parameter useful address translation done soc,,
1368,78a9579e0996d7c9d19916cd6aef4486ca854ebd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-25 10:46:53 +0200, , core uart rs232phytx fix startbit duration pre loading tuning_word,,
1369,370e46529dd36d8c3c4877cb40992fb3e1fd2739,njoy-digital <florent@enjoy-digital.fr>, 2020-05-25 10:33:58 +0200,539, merge pull request 539 dayjaby fix uart startbit cycle later,,
1370,c75cf45ab457ef58e50b78b8463ff7aa6cbf4e96,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-25 10:21:06 +0200, , tool add litex_jtag_uart create virtual uart jtag uart,,
1371,2cf83b9f696fa2f3d9726fc6d3bec77d937de887,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-25 10:19:16 +0200, , tool rename litex_crossover poc remove setup,,
1372,e853ad4b616efc4ee80f3913a2a316a7f0c94fd3,avid Jablonski <dayjaby@gmail.com>, 2020-05-24 16:12:07 +0200, , fix uart startbit cycle later,,
1373,bed5aafd6c902c901f96ba89f89b68c3b0eaca3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-24 10:55:25 +0200, , tool add litex_crossover able use lxterm serialboot crossover uart bridged uart ethernet pcie usb etc ... still proof concept used tested lxsim etherbone uart name crossover csr csv csr.csv lxserver udp udp 192.168.1.51 lxcrossover indicate virtual_tty lxterm virtual_tty,,
1374,3833bc3ec38173a41474177614364e0b115d8761,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-24 09:52:56 +0200, , litex_sim override uart_name sim serial using uart_name crossover useful simulate crossover mode,,
1375,da7fd308477673f71ae724453f0c11e168ed4628,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-23 18:56:51 +0200, , change update,,
1376,2fb52e66b189e814215ec1c87669df147559a871,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-23 18:54:04 +0200, , integration soc remove todo header,,
1377,b65f18c3572febf569c48a46a325bcf480d10894,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-23 18:53:03 +0200, , cpu cv32e40p fix copyright year,,
1378,30f35170411e3341a5aa679b71a8e33d70ddad18,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-22 15:55:35 +0200, , cpu cv32e40p add copyright improve indentation,,
1379,b23702ecc4fa14f97439068006f27cf66dab08ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-22 15:43:00 +0200, , litex_setup pythondata cpu cv32e40p clone recursive mode,,
1380,4c4cd335de5629043aac40e541d136d46af0d16f,njoy-digital <florent@enjoy-digital.fr>, 2020-05-22 13:44:10 +0200,535, merge pull request 535 antmicro arty cv32e40p add support cv32e40p risc cpu,,
1381,7d09ea19ef69ea87a5f5eb20f7ca3b79573ddea9,njoy-digital <florent@enjoy-digital.fr>, 2020-05-22 12:28:00 +0200,538, merge pull request 538 antmicro fix_libbase libbase include missing uart header,,
1382,9d16b0fc82971024b57f467219eca5d6d4021276,ateusz HoÅenko <mholenko@antmicro.com>, 2020-05-22 11:43:18 +0200, , libbase include missing uart header fix compilation mor1kx,,
1383,3d06dc028c75c7a67c6748fcfbc6f24d7bd94baf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-22 08:42:02 +0200, , test test_targets update build_test,,
1384,bdc7eb5c48eae78b1e6bf30a09e0f726bbdd41a9,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-21 16:19:28 +0200, , litex_sim load spd data file hexdump format printed bios,,
1385,a42dc974010828ab5ae98d49b69a1d3f420321ea,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-21 14:09:46 +0200, , bios sdram add bios command reading spd,,
1386,8fd3e74ec99e75e776548b7c94ae893e83c1f7fd,Ädrzej Boczar <jboczar@antmicro.com>, 2020-05-21 14:07:42 +0200, , bios sdram add firmware reading spd eeprom,,
1387,42350f6d83298f1dc1a40e192295ffb1273b8a6a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-21 09:14:33 +0200, , platform target keep sync litex board ledchaser use soc.build_name load flash bitstream,,
1388,2eea7864369af7e79994b19739b1ed56ae620b3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-21 09:06:29 +0200, , build sim rename dut sim consistency build,,
1389,a6cbbc9d693b8c18ddecb38c65f57a93fa76f690,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-21 09:05:45 +0200, , integration soc set build_name platform.name specified,,
1390,16417cb8f1b726a8b3b9524439f6b6b9131f9037,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 23:20:45 +0200, , software liblitespi fix endif location,,
1391,9bdb063b3eb6cefa9d9d41cc87a91f7d8a1b9705,njoy-digital <florent@enjoy-digital.fr>, 2020-05-20 19:49:42 +0200,516, merge pull request 516 antmicro add i2s support arty,,
1392,c2e9a26ea88bd4032925a3341b64f06b70363613,njoy-digital <florent@enjoy-digital.fr>, 2020-05-20 19:49:04 +0200,534, merge pull request 534 fjullien litex sim fix compiler warning,,
1393,7c5f56c207a6efe2749cba82a5aeaf2af238b77f,ranck Jullien <franck.jullien@odyssee-systemes.fr>, 2020-05-20 15:34:19 +0200, , litex sim fix compiler warning,,
1394,ce49990084726fd43dcf16d79a1bfcfc4dc3d08f,awel Sagan <psagan@internships.antmicro.com>, 2020-03-12 14:54:41 +0100, , extend i2s capability commit add support i2s standard mode extends i2s left justified mode allows configure sample size bit range implement i2s master mode allows concatenate channel used padded mode required rework fsm,,
1395,2d6ee5aaf21cb16f8d007df4ce62b324118250ec,iotr Binkowski <pbinkowski@antmicro.com>, 2020-05-19 17:05:25 +0200, , core cpu add cv32e40p,,
1396,ca8cb834245929769d947ab25b9daab2aa9a88ce,iotr Binkowski <pbinkowski@antmicro.com>, 2020-05-20 13:35:18 +0200, , software bios isr add support cv32e40p,,
1397,2903b1bf807f4ea887a62b947662df4c5179edb1,iotr Binkowski <pbinkowski@antmicro.com>, 2020-05-20 13:46:13 +0200, , litex_setup add pythondata cv32e40p,,
1398,6fedaa704b8ad1bd0dcc83caf4526ef67254256e,njoy-digital <florent@enjoy-digital.fr>, 2020-05-20 12:54:09 +0200,533, merge pull request 533 antmicro fix dummy bit function name software liblitespi spiflash fix dummy bit setup function name,,
1399,ab41e27e4c451be8784e251f414e1009b8525423,an Kowalewski <jkowalewski@antmicro.com>, 2020-05-20 11:47:40 +0200, , software liblitespi spiflash fix dummy bit setup function name,,
1400,d71152ef6674710b4dd908ce840424c02c2189c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 11:30:50 +0200, , litex_setup move request import avoid install travis,,
1401,9854fdd5f46b9beb76c8a5e8179e22c2998db546,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 11:24:57 +0200, , .travis install request package running litex_setup.py,,
1402,bd0f21ba85d473c4be5db6c37548068dbcdcb23f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 11:18:59 +0200, , target netv2 remove litespi integration mature enough directly integrated target litespi integration prototype litespi example design mature fully tested could integrate target,,
1403,80eca3000b26dda547f58125d69010ef0026dab2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 11:13:25 +0200, , software liblitespi spiflash review simplify update test arty,,
1404,4a1756208d42d37629546966169d42ec990da08b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 10:00:39 +0200, , build xilinx simplify litex_env_ise vivado handling,,
1405,e91c3171395f118bac30a70761a6f037d7c148af,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 09:55:19 +0200, , software bios cleanup includes specify lib include ease understanding lib file included also allow simple filename libs,,
1406,c3a03d0d9935db3081cd69fa8281c2b2911ee114,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 09:32:45 +0200, , software create liblitespi mode litespi code part commented,,
1407,61238beeaec7ac00aee9c5b499c02fb47ed28db4,an Kowalewski <jkowalewski@antmicro.com>, 2020-05-15 16:41:15 +0200, , soc software bios add functionality litespi core,,
1408,d3890055507cb3f99e909da17a863412b9b5c0b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-20 09:04:13 +0200, , litex_setup add automatic update litex_setup also change sure master branch update,,
1409,939f546a05db80bbecedbf28ae996564fa4f6345,njoy-digital <florent@enjoy-digital.fr>, 2020-05-20 08:08:37 +0200,531, merge pull request 531 gsomlo gls bios linker software bios fix link order avoid undefined symbol error,,
1410,c5524dbf20faf0c374d99b0324bc0b4026ef274d,abriel Somlo <gsomlo@gmail.com>, 2020-05-19 16:20:58 -0400, , software bios fix link order avoid undefined symbol error signed gabriel somlo gsomlo gmail.com,,
1411,b4267a79011fa7dd7cb84961196875d3be81f077,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-19 16:21:52 +0200, , build xilinx source settings64.sh automatically build litex_env_ise environment variable set,,
1412,de7e0ee9ff94ade6f7018714e127ee1ccae12361,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-19 16:01:57 +0200, , integration soc_core avoid cpu_variant check custom cpu_cls passed,,
1413,6f8f0d2346afe5194b690438bf784065e6bbf674,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-19 15:49:25 +0200, , litex_setup add litehyperbus remove hyperbus core test,,
1414,109fd2674a65a236dc93486994b6d236f2b6dbf4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-19 13:59:56 +0200, , integration builder simplify default output_dir build platform soc based base class naming complicated,,
1415,55c0ddab36b1216374179c108260b186b7dc808e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-19 10:44:36 +0200, , litex_setup add sha1 support git clone pull fix microwatt specific sha1 pythondata generated automatically external source stable others still development allow specifying specific sha1 commit source moving breaking litex support,,
1416,23d43a2c23bb91101c1ee7208fc29d9a91c807d8,njoy-digital <florent@enjoy-digital.fr>, 2020-05-19 08:18:44 +0200,530, merge pull request 530 enjoy digital bios libs bios move core specific code libs cleanup,,
1417,7192397ab44067e53b33117a65583a68c3421662,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 23:35:48 +0200, , software libbase remove linker sdram unused,,
1418,b4b84def3c4ea921e3abbfc90a092a0b9782fca9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 23:33:34 +0200, , software bios mode spisdcard code liblitesdcard,,
1419,21e2a34c3fda459ac4dc930892112197a38c153b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 23:26:51 +0200, , software bios rename command cmds update libs name,,
1420,33f6ce74314a01ef4d11a89030d47c78f49be52d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 23:09:31 +0200, , software bios move flag definition respective libs remove flags.h,,
1421,403355a8edf41745b7ac301337d53e978b489f42,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 22:49:12 +0200, , software create liblitescard move sdcard init test code,,
1422,920d0ee53683e59a3dc1cc65e8ab7bcf4f388076,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 22:39:59 +0200, , software create liblitedram move sdram init test code,,
1423,c95084e5c69bd57b894138cdfec5c360f13111e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 22:19:02 +0200, , bios software rename cmd_dram cmd_sdcard cmd_spi_flash cmd_litedram cmd_litesdcard cmd_spiflash,,
1424,573a881529d2d6a4edfcd864de74ddc6602c5f5a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 22:16:20 +0200, , software bios command rename cmd_mdio cmd_liteeth,,
1425,ff8d9e61bf893dba6170722d0e7b6730d8f1c07d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 21:09:41 +0200, , software bios move mdio libliteeth,,
1426,70a67ce7ed0791eb79eb05d075f310612f9f50fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 21:04:54 +0200, , software bios rename libnet libliteeth move ethernet file,,
1427,56b8723b72d17a850983b3003d1128d50e58ec3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 19:59:28 +0200, , software bios rename cmd_mem_access cmd_mem,,
1428,a02077d547d603d3cbf9bcbcd365efcf084969e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 17:28:41 +0200, , cpu microwatt add_sources add parameter convert microwatt verilog using ghdl yosys plugin use converted verilog build,,
1429,b5352f403c35d399d262544fa61a0c4879519125,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-18 16:38:08 +0200, , cpu microwatt update,,
1430,be25500e9173b0e7c0ec6e8d5f626cc7f52a9484,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-17 11:03:21 +0200, , uptime rework integrate timer ease software support,,
1431,d6549ff8f141c1eed140f9434b612fb82c7b5dfe,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-16 10:02:31 +0200, , bios add uptime command rewrite cmd_bios comment,,
1432,fc0e55be322f3a4e3d8b4f3ad1596b1a7b116f42,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-16 10:01:39 +0200, , soc improve uptime comment,,
1433,840679add6ae2f33c4317d8ceb4e2d4f7722a602,njoy-digital <florent@enjoy-digital.fr>, 2020-05-15 16:03:37 +0200,526, merge pull request 526 rprinz08 master make booting card behave spi flash,,
1434,82364de57f0a3759665ae20a7408a6fef8ce9f58,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-15 14:47:10 +0200, , soc soccontroller add uptime since start disabled default allow feature enabled disabled,,
1435,3f649077b1e5e57403d720534736d3b42e415fa0,prinz08 <richard.prinz@min.at>, 2020-05-15 12:07:52 +0200, , make booting card behave spi flash,,
1436,3391398a5fccd5fc6cae36231a11d34f032dc3c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-14 15:20:52 +0200, , bios sdram always show bitslip two digit keep scan aligned,,
1437,4a5072a014c4e5c1bdee4a06fbaf1b2d34a3769d,njoy-digital <florent@enjoy-digital.fr>, 2020-05-14 15:04:52 +0200,517, merge pull request 517 ozbenh csr access rework csr rework accessors,,
1438,1e35b0e7057bad3f2dad1359a36e436ac64105ea,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-13 21:50:44 +1000, , csr rework accessors new compound accessors written term simple one fix used override simple one keep definition one around also also fix incorrect multiple access done bit cpu bit csr bus make accessors depend sizeof unsigned long addition generated csr.h include system.h always true guarantee higher level accessors defined extern prototype simple accessors removed system.h responsible providing also added common.h allows system.h set necessary case responsible declaring defining simple accessors way make inline rather forcing extern least microwatt save space one continue use case system.h provided least extern definition signed benjamin herrenschmidt benh,,
1439,d4f44597de8b3a89df70d17d1701d693af0385eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-14 09:34:37 +0200, , change update,,
1440,a51c7a7bac0a4d593e846a70578174dcae1a0b60,njoy-digital <florent@enjoy-digital.fr>, 2020-05-14 08:02:37 +0200,518, merge pull request 518 enjoy digital csr_base export add define csr_base already defined use,,
1441,177c1e53974bef2d58dc4a7c444cb7e953ea5e4e,njoy-digital <florent@enjoy-digital.fr>, 2020-05-14 07:17:46 +0200,523, merge pull request 523 duranda patch update litex_term help,,
1442,9d9e7d54cd7898208bec32f52b056ce6ee7a9d41,rnaud Durand <arnaud.durand@unifr.ch>, 2020-05-13 22:50:09 +0200, , update litex_term help specify use kernel address flash flag,,
1443,2e59dc329d57f5cbacc69eae6020f1099103a956,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-13 19:11:46 +0200, , platform nexys4ddr add card detect pin sdcard,,
1444,51742be2bb40d076b4e1a293359eeac279612bc1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-13 18:26:54 +0200, , integration soc review simplify interconnect add logger.info,,
1445,78413cc09e5a0e944d1c1aa9b8c753413fbc54e3,njoy-digital <florent@enjoy-digital.fr>, 2020-05-13 16:48:21 +0200,519, merge pull request 519 ozbenh point2point soc revive generation pointtopoint interconnect,,
1446,1ed686911043076daa9ac4e969d15f447f5eae59,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-14 00:06:15 +1000, , soc revive generation pointtopoint interconnect one master one slave slave signed benjamin herrenschmidt benh,,
1447,748ef1add31bccf8f578186461f06a5c6a0795bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-13 15:52:09 +0200, , export add define csr_base already defined use csrs definition access allow flexibility integrating standalone core,,
1448,9f941138d28a6a850040f18eb9ffeb7b7150c77c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-13 11:04:40 +0200, , test test_targets workaround fix travis,,
1449,9d1443c1a8fe5b13d53f23b8165c423f3e6d629a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-13 09:31:20 +0200, , cpu soc_core automatically set csr mapping 0x00000000 using cpunone remove csr_base parameter used,,
1450,5ea3bae03609e472e7e4ab90d29cfdb94653798d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-13 08:44:17 +0200, , bios boot review fix 503 used cpu already show flash address need duplicate,,
1451,bf7857f55334803d487cba301909094e82c6459a,njoy-digital <florent@enjoy-digital.fr>, 2020-05-13 08:36:43 +0200,503, merge pull request 503 rprinz08 master bios boot firmware spi address offset,,
1452,b4e349eb49cd2eb969084101086ece50bc193067,njoy-digital <florent@enjoy-digital.fr>, 2020-05-13 07:52:37 +0200,513, merge pull request 513 mubes bios_linker bios linker edits prevent inappropriate optimisation,,
1453,d2d82dacf22d6c197c9c33ed755a24547294beeb,ave Marples <dave@marples.net>, 2020-05-12 23:32:49 +0100, , bios linker edits prevent inappropriate optimisation,,
1454,1f55fcf4496652497f717c6407922ad5bba49d82,prinz08 <richard.prinz@min.at>, 2020-05-12 16:58:42 +0200, , fixed bug bios spi flash command,,
1455,f062c0c44b63e63add017296151d87b7c9955b1a,prinz08 <richard.prinz@min.at>, 2020-05-12 16:57:21 +0200, , removed replaced memcyp,,
1456,3fb99b7d339dd0d68f0189961303c704ca58b1cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-12 16:51:47 +0200, , core spi_flash add back old rename new one,,
1457,2a5a7536b84733bb08af6fbd3bef89b67c045a85,njoy-digital <florent@enjoy-digital.fr>, 2020-05-12 16:42:01 +0200,478, merge pull request 478 antmicro extended spi flash support,,
1458,7d79da8edadaa8e9149dd4ad5676d3e746bfc8b5,njoy-digital <florent@enjoy-digital.fr>, 2020-05-12 16:35:29 +0200,510, merge pull request 510 mubes colorlight_usb colorlight usb,,
1459,3a6dd95d6f89c12960a29f58bcfd8e5fbb161275,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-12 16:18:26 +0200, , integration soc review simplify change standalone core csr alignment update cpu cpunone revert pointtopoint interconnect master slave since break others use case prevent mapping slave specific location probably better let synthesis tool optimize mapping directly add parameter add_sdram default true set false litedramcore instantiated interconnect soc added,,
1460,8499733289e6ae628c3e778dd28402d3d8ee5013,ave Marples <dave@marples.net>, 2020-05-12 14:40:11 +0100, , fix dumb missing line,,
1461,0d5eb13359dd7e6ca73e74ea5af2c84e5f6ce450,njoy-digital <florent@enjoy-digital.fr>, 2020-05-12 14:55:44 +0200,511, merge pull request 511 ozbenh standalone core improve standalone core,,
1462,873d95e517b3e6074c3b07502c4a5f05aef09bf4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-12 12:53:01 +0200, , interconnect wishbonebridge refresh simplify also improve wishbone timing tested icebreaker icebreaker.py cpu type none uart name uartbone csr csv csr.csv build flash following script usr bin env python3 import sys litex import remoteclient remoteclient wb.open  print scratch 08x .format error range range wb.write range wb.read error print sram error .format error  wb.close,,
1463,f628ff6b47d90c783c60bbada5abbf7bc0fc6660,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-12 21:37:36 +1000, , wb2csr use csr address_width wishbone bus currently create wishbone interface default address width bit bridge instead create interface number address bit csr bus signed benjamin herrenschmidt benh,,
1464,520c17e96d6fcba23de9435bc6f38379da09d7ec,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-12 21:35:12 +1000, , soc_core add option override csr base creating standalone core standalone litedram without cpu csr presented externally via wishbone enough address bit access individual csrs address decoding otherwise expected design using core address decoder gating cyc stb however design might still need use litex code sdram init code relies generated csr.h thus want able control csr base address used generated csr.h could handled instead host code provide modified csr_ read write _simple include necessary base address however approach would make thing complicated design includes multiple standalone core separate csr bus litedram liteeth signed benjamin herrenschmidt benh,,
1465,ecbd40284a0c1d56c95cc1c13886847549365f2b,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-12 21:31:23 +1000, , soc update csr alignment cpu alignment specified standalone core config honored signed benjamin herrenschmidt benh,,
1466,f28f2471303349e886b3636a0f55d7d533c3c084,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-12 21:30:19 +1000, , soc create wishbone slave litedram cpu creating standalone litedram core cpu need create wishbone slave litedram interface signed benjamin herrenschmidt benh,,
1467,33e202edd4009f4682ceafa0e729ad3f86b6f1e0,ave Marples <dave@marples.net>, 2020-05-12 12:28:09 +0100, , bring line master,,
1468,dcc881db924370d8aba828e7a3a4990211723eb7,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-12 20:58:19 +1000, , soc create share intercon one master one slave creates lot useless churn resulting verilog instead use point point interconnect case signed benjamin herrenschmidt benh,,
1469,c136113a9b71cbcbdf525aaad38acb012f4a12f3,njoy-digital <florent@enjoy-digital.fr>, 2020-05-12 11:41:25 +0200,506, merge pull request 506 scanakci update readme core.py blackparrot change vivado command systemverilog,,
1470,d2c9d385673c68d4ac994024b847f6a38d2b9ffe,njoy-digital <florent@enjoy-digital.fr>, 2020-05-12 11:38:09 +0200,508, merge pull request 508 antmicro update litex bios handle updated litesdcard,,
1471,dc1d452008e1a40c64f850fc7006388217f5d2c8,ave Marples <dave@marples.net>, 2020-05-12 09:41:37 +0100, , addition boot address parameter trellis build,,
1472,0db3506997469a34ace453210bea640c6227cf05,amil Rakoczy <krakoczy@antmicro.com>, 2020-04-03 14:58:36 +0200, , update litex bios handle updated litesdcard,,
1473,aed1d514ab6e11f4c023d3ba219c92cc60280c57,adullah <sadullahcanakci@gmail.com>, 2020-05-12 00:58:19 -0400, , update readme.md core.py blackparrot,,
1474,5e4a4360894352e4c0d10f8f0e118315ab20eb12,adullah <sadullahcanakci@gmail.com>, 2020-05-08 02:17:37 -0400, , vivado command update systemverilog add blackparrot litex setup file,,
1475,3ce9010083db56a6d761fad33abee7072941c8e0,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 22:53:31 +0200,505, merge pull request 505 duranda patch enable mode spi flash,,
1476,e2176cefc2ac7b0916eaf25a3f0ddebdcfbae212,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-11 22:39:17 +0200, , soc remove with_wishbone soc always always bus expose bus parameter,,
1477,2c40967b5a8ea3f844de3f1e4da3a11c601c3245,rnaud Durand <arnaud.durand@unifr.ch>, 2020-05-11 22:12:40 +0200, , enable mode spi flash,,
1478,1e610600f6a088941700d6736e0621010527ef64,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-11 10:50:25 +0200, , build lattice diamond review improve similarity others build backends,,
1479,ebcf67c10f804f3423c56a6608d9b4689f4c4916,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 09:55:52 +0200,502, merge pull request 502 shuffle2 master diamond project generation improvement,,
1480,80f5327e3d69be20787094789c9ff3390d7c2bec,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 09:42:55 +0200,490, merge pull request 490 daveshah1 add rdimm side inversion support,,
1481,13db89ebd201c18c7f5d75a333489bfc2b5616d3,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 09:42:35 +0200, , merge branch master,,
1482,c9e36d7fddcf8fa2e3ee3b8c47770e03f2333e38,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-11 09:33:26 +0200, , lattice icestorm add ignoreloops seed support similar trellis icestorm_args,,
1483,ea7fe383a377a27c4afb2e0389139e334ca061db,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-11 09:26:12 +0200, , lattice trellis simplify seed support add trellis_args,,
1484,5ee01c9460e6d2b42067d41cf257ded0e384838c,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 09:13:26 +0200,484, merge pull request 484 ilya epifanov lattice trellis toolchain seed pas seed nextpnr ecp5 via kwargs,,
1485,5987ddb4547db2caee1cde5800fa386a23d88e6d,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 08:58:28 +0200,485, merge pull request 485 ilya epifanov cpu imac config vexriscv added imac config cpu,,
1486,c5f74a5aa721a53fe8f1311bbb5379dd3bd7a9ee,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 08:58:20 +0200, , merge branch master cpu imac config vexriscv,,
1487,59d88a880ca2313cd3b8f875abcf29297209a224,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-11 08:47:34 +0200, , integration soc add_adapter rename is_master direction,,
1488,57390666d824da86a06708ff35a77fb584eb51d5,njoy-digital <florent@enjoy-digital.fr>, 2020-05-11 08:34:03 +0200,504, merge pull request 504 sergachev master integration soc fix add_adapter slave,,
1489,e4fa4bbcf7482283e0e3e8496637ed474c4f5a99,lia Sergachev <ilia.sergachev@protonmail.ch>, 2020-05-10 11:32:34 +0200, , integration soc fix add_adapter slave,,
1490,2d70220b80882ffb1043946ebba5b420ec8bab56,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-09 19:43:37 +0200, , bios fix warning bit fix incorrect printf format specifier signed benjamin herrenschmidt benh,,
1491,ea232fc53aaefc822a3a073c88e48243b2cf7e48,prinz08 <richard.prinz@min.at>, 2020-05-09 19:20:32 +0200, , bios boot firmware spi address offset,,
1492,eeee179dd87e62c68502e5781bd43c17ce5de975,hawn Hoffman <godisgovernment@gmail.com>, 2020-05-09 02:16:24 -0700, , diamond close project done avoids .recovery file present prompt,,
1493,9b782bd7da28b00b5f8b292ca0741503484b7ed7,hawn Hoffman <godisgovernment@gmail.com>, 2020-05-08 21:00:24 -0700, , diamond clock constraint improvement specify net port freq constraint add equivalent timing closure check diamond default asserting check passed,,
1494,fbbbdf03b583a5571069fb747170e6749ad118e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-08 22:13:47 +0200, , core led simplify ledchaser user interface gpioout,,
1495,05869beb722e6862118d5879fde57e90a8dc04e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-08 13:17:59 +0200, , core led add ledchaser litex running fpga mining board let use fancy led blink,,
1496,90c485fcc88751c8b123c9ae1f57319d9939f387,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-08 13:15:44 +0200, , integration soc add clock_domain parameter add_etherbone allow using sys_clk 125mhz 1gbps link,,
1497,f1a50a21388f5b6cabfa3bf0c481feade73957b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-08 11:54:51 +0200, , integration soc add add_uartbone method add uartbone aka uart wishbone bridge,,
1498,79ee135f568ee09bddcb056819e7871fe1f881a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-07 12:11:59 +0200, , bios sdram fix lfsr typo,,
1499,162d32603df8870e408623d05c23b585976c9566,njoy-digital <florent@enjoy-digital.fr>, 2020-05-07 11:55:58 +0200,500, merge pull request 500 mubes fixups fixups,,
1500,d74f8fc93d5377a50f408310f8e032e6922c33fd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-07 11:34:26 +0200, , build xilinx add parameter platform.add_ip integrate .xci necessarily want apply default timing loc constrants generated vivado custom one setting true allow disabling .xdc generated,,
1501,2a37b97d9f534eb63fbeab91365cae6517c9b0d6,ave Marples <dave@marples.net>, 2020-05-07 09:36:41 +0100, , merge branch master http github.com enjoy digital litex fixups,,
1502,967e38bb574d38ebb39f282aaa3fcc7bb93b45d5,ave Marples <dave@marples.net>, 2020-05-07 09:26:46 +0100, , small fixups address compiler warning etc,,
1503,84841e1d58cbe0dbd97756832770d5acbec45f38,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-07 08:21:57 +0200, , bios sdram fix merge typo lfsr thanks benjamin herrenschmidt,,
1504,99c5b0fca1d1db5317d53407f7f238d25d10e8a2,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2020-05-06 21:54:27 +0200, , bios sdram use lfsr speed pseudo random number generation speed memory test order magnitude esp core without hardware multiplier getting rid multiplication loop lfsr implementation come microwatt simple_random test project signed benjamin herrenschmidt benh,,
1505,34f268689aa82057a95771329d3f425bf256a136,njoy-digital <florent@enjoy-digital.fr>, 2020-05-06 18:54:23 +0200,499, merge pull request 499 duranda patch add data dirs manifest,,
1506,8b9aa16d2e7d00d49304fed13a0d4c4d80d5d1e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-06 16:16:41 +0200, , board platform update xilinx programmer,,
1507,3c34039b731b42e27e2ee6c8e399e5eb8f3a058f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-06 13:13:01 +0200, , build xilinx vivado ensure vivado process .xdc early generating litepcie phy wrapper .xci vivado locking pcie lane default location necessarily match one used design processing constraint earlier make vivado use constraint one generated wrapper,,
1508,5e049d8966b4e97b52d01d81150c9bcfcdd860bb,rnaud Durand <arnaud.durand@unifr.ch>, 2020-05-05 22:15:24 +0200, , add data dirs manifest,,
1509,b0578580714ad7d298e244fc3835c06ba082f2c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 16:58:33 +0200, , gen fhdl verilog explicitly define input output inout wire integrating design set default_nettype none top also need explicitly define type signal,,
1510,0aa3c339ccfddad71657060448c72a3144879311,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 16:33:14 +0200, , target genesys2 set cmd_latency,,
1511,95b57899cd8dde8be6a95eb8abab35a5e15605bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 16:27:21 +0200, , bios remove usddrphy debug use specific debug firmware fix usddrphy corner case,,
1512,98d1b45157c90ddf0d07ebf3bcdafef51dc6324d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 15:55:09 +0200, , platform target fix,,
1513,22bcbec03aa82bce6ca1059443f500649dd74c82,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 15:27:56 +0200, , board keep sync litex board integrate improvement platform input clock automatically constrainted build load parameter,,
1514,28f85c74038cdb8d78e5e0e0ed91a4655382f7da,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 13:31:58 +0200, , build lattice programmer add ujprog ulx3s,,
1515,85ac5ef1333d93049c0b1c98197738c34b66d5f3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 12:17:12 +0200, , build lattice programmer make closer openocd programmer,,
1516,9a7f9cb87beb310b1cc2202184bb4af2de4888df,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 12:16:29 +0200, , build catch 404 found downloading config proxy,,
1517,d0b8daa005c332b97e3014576b4e6aabfaeccef1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 11:23:46 +0200, , build platform allow loose lookup_request return none instead constrainterror allow subname lookup_request platform insead eth_clocks .rx  eth_clocks allows try except simplification constraint,,
1518,b8f9f83a8fb0a9280dadde45ea9ac8d2ae53bb43,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-05 09:56:13 +0200, , build openocd add find_config method allow using local config file download available locally,,
1519,9bef218ad6616d4d8b958e34de1f6e87b7cbdd99,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-04 17:30:12 +0200, , cpu microwatt fix integration crt0.s thanks benjamin herrenschmidt tested arty  ____  ____ build hardware easily copyright 2012 2020 enjoy digital copyright 2007 2015 lab bios built may 2020 bios crc passed 0adc4193 migen git sha1 5b5e4fd litex git sha1 6f24d46d soc cpu microwatt 100mhz rom 32kb sram 4kb 8kb main ram 262144kb initialization initializing sdram ... sdram software control read leveling delay delay delay delay delay delay delay delay best delay delay delay delay delay delay delay delay delay best delay sdram hardware control memtest memspeed writes 129mbps read 215mbps boot booting serial ... press esc abort boot completely sl5ddsmmkekro timeout boot medium found console litex,,
1520,6f24d46dbd17afadf6e064c957e9232b3d2ad60c,njoy-digital <florent@enjoy-digital.fr>, 2020-05-04 15:29:05 +0200,496, merge pull request 496 gsomlo gls fix makefiles software makefile need copy file cpu directory,,
1521,edfed4f068fdf87407e5addf53f900bb95ff94be,abriel Somlo <gsomlo@gmail.com>, 2020-05-04 09:13:32 -0400, , software makefile need copy file cpu directory signed gabriel somlo gsomlo gmail.com,,
1522,7f8e34c65d860a938a4bf04ca448250d3976b26a,njoy-digital <florent@enjoy-digital.fr>, 2020-05-04 11:53:10 +0200,494, merge pull request 494 shuffle2 patch diamond quiet warning missing clkin freq ehxplll,,
1523,ee413527ac080a53837664fd54dc31987933d10e,huffle2 <godisgovernment@gmail.com>, 2020-05-04 01:10:09 -0700, , diamond quiet warning missing clkin freq ehxplll given mhz,,
1524,07e0153bb19c62cbdee6a193e02fc619bc88bc23,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-04 09:59:01 +0200, , change update,,
1525,2112703181fd512c1776766de17383ab0bdcbee8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-04 08:51:38 +0200, , cpu microwatt add powerpc64le linux gnu gcc_triple seems distros cross comiplers using,,
1526,c06a1279090c504b04f3293fce20e29305f67f6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-04 08:46:25 +0200, , cpu microwatt add pythondata fix build,,
1527,45377d9faa7722c9fb5c8efd9749ecb229d354d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-03 21:29:54 +0200, , cpu use common definition gcc_triple risc cpu reorganize cpu isa data width,,
1528,7c69a6dbba581a57fa9319a9ca4e60882e6f5f1f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-03 10:54:35 +0200, , bios cmd_mdio.c fix missing base mdio.h import,,
1529,b02053357c22cd8e5595a024f2afb2b9363a85b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-02 20:07:52 +0200, , cpu vexriscv fix remove workaround boot.c,,
1530,97e534d0b6d42d79b9a3d088490f1c159b1107df,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-02 12:04:46 +0200, , cpu add nop instruction use simplify bios,,
1531,4efc783534320d6a7f7561e76c9a6560456f4fa9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-02 11:52:58 +0200, , cpu add human_name attribute use simplify bios,,
1532,d81f171c8ac594cc6792887b645b58a961ff4ead,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-02 11:02:51 +0200, , software libbase system.c remove unused includes,,
1533,3bbadb35bf9fbf4f418525f52730b8e241bb34bf,njoy-digital <florent@enjoy-digital.fr>, 2020-05-02 11:25:34 +0200,492, merge pull request 492 scanakci linux simulation comply pythondata readme update,,
1534,999b93af0a13d8e0a58da6f884b6987785f17c39,njoy-digital <florent@enjoy-digital.fr>, 2020-05-02 11:16:33 +0200, , merge branch master,,
1535,705d388745e35c0360051646818da68917ecfb58,njoy-digital <florent@enjoy-digital.fr>, 2020-05-02 10:45:12 +0200,474, merge pull request 474 fjullien terminal add history auto completion,,
1536,0c770e0683f39cad480e1a51667159e0ae4ef80f,adullah Canakci <sadullahcanakci@gmail.com>, 2020-05-02 00:10:06 -0400, , update readme.md,,
1537,19bb1b9b8cd337c11ffd796ac8e65da19d7be9b7,adullah <sadullahcanakci@gmail.com>, 2020-05-01 23:44:20 -0400, , update comply python data layout,,
1538,3eb9efd64f33c02fb1492965f881fa5f725d0497,adullah <sadullahcanakci@gmail.com>, 2020-04-30 23:02:32 -0400, , fpga recent version,,
1539,bf864d335b267b6ac83aed8acae405959936b7d4,adullah <sadullahcanakci@gmail.com>, 2020-04-30 22:39:05 -0400, , fix memory transducer bug sdram bios work memspeed work,,
1540,cf01ea65f308f58f82da40d43cd40d8baae39a34,adullah <sadullahcanakci@gmail.com>, 2020-04-27 23:56:51 -0400, , rebased minor change core.py,,
1541,b7b9a1f0fb6086a2141042896e4713159c7c0362,adullah <sadullahcanakci@gmail.com>, 2020-04-27 23:03:36 -0400, , linux work litedram work need cleaning temporary push,,
1542,74140587c8ab4283a4e474d0ce505bfe79c0064e,adullah Canakci <sadullahcanakci@gmail.com>, 2020-03-10 16:47:26 -0400, , create getting started rename getting started getting started.md update getting started.md update getting started.md update getting started.md,,
1543,e853cac6b618a226d8213789724be6b3786d65ed,njoy-digital <florent@enjoy-digital.fr>, 2020-05-01 21:18:09 +0200,483, merge pull request 483 ilya epifanov lattice openocd jtag programmer erase flag quiet output lattice openocd jtag programmer removed erase flag made progress output noisy,,
1544,a6779b9d6132d65108dc5ec591623a5ccba031ec,njoy-digital <florent@enjoy-digital.fr>, 2020-05-01 21:17:38 +0200,491, merge pull request 491 gsomlo gls spisd cluster software spisdcard cosmetic avoid filling screen cluster number,,
1545,b5978b214dee35cd184ab731eaa98471a3d18317,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 21:13:12 +0200, , .travis.yml disable python3.5 test nmigen requires 3.6 discussed 479,,
1546,10371a33f901515600f5c909e947615ff35ad587,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 20:13:05 +0200, , change update,,
1547,bd8a4100477a8026baa0f104f6685dde4f47f42c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 20:12:02 +0200, , cpu minerva add pythondata use compile source,,
1548,e4a4659d4d75f82304ed2847748f33b534fc84a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 19:09:32 +0200, , litex_setup add nmigen dependency used generate minerva cpu also requires yosys yosys already expected installed separately,,
1549,d3e3ca06185a7af193fb9dd2c6b487c2477996ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 19:07:43 +0200, , change start listing change next release,,
1550,c8e3bba4b7f4bcfc683ac162d7983cddf929b2db,abriel Somlo <gsomlo@gmail.com>, 2020-05-01 09:45:42 -0400, , software spisdcard cosmetic avoid filling screen cluster number signed gabriel somlo gsomlo gmail.com,,
1551,3c70c83f9b31549a1fb48091dcaef5fb0993b6bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 12:35:12 +0200, , cpu software move function cpu,,
1552,74dc444b02ec437d13eae26aeb4939ee6bd6282b,ranck Jullien <franck.jullien@gmail.com>, 2020-04-29 21:57:13 +0200, , bios add auto completion command,,
1553,fc2b8226c544977626795705e06e1e768e5dd847,ranck Jullien <franck.jullien@gmail.com>, 2020-04-29 21:33:51 +0200, , bios switch command handler modular format command described structure pointer structure placed dedicated linker section,,
1554,86cab3d3627636d71889be327f4f893207d64226,ranck Jullien <franck.jullien@gmail.com>, 2020-04-28 23:15:04 +0200, , bios move helper function file,,
1555,bc5a1986e237931554f7362e3bde44ba56fed5a7,ranck Jullien <franck.jullien@gmail.com>, 2020-04-28 23:03:18 +0200, , bios add terminal history terminal history character parsing done readline.c passing term_no_hist disable terminal history passing term_mini use simple terminal implementation order save space,,
1556,e764eabda1aaeaa9d7ccb63ab276e23696d43339,ranck Jullien <franck.jullien@gmail.com>, 2020-04-27 21:52:36 +0200, , builder add parameter pas option bios makefile,,
1557,bb70a2325a778220f110d4287d4f96b11c7d0acb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 08:15:17 +0200, , cpu software move cpu specific software bios cpu directory simplifies integration cpu software avoid complex switch code first step make cpu fully pluggable cpu name longer present crt0 file example crt0 vexriscv ctr.o becomes crt0 ctr.o user building firmware externally update makefiles remove cpu crt0 cpu ctr.o,,
1558,0abc7d4f0bb635775698f7e18072bc69b72a7db5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-05-01 11:01:50 +0200, , cpu minerva clone repository locally need create pythondata repository,,
1559,b82b3b7ecffee3740641b547a238c918db0892c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-30 21:45:53 +0200, , integration soc rename usb_cdc usb_acm discussed discord recently,,
1560,0a1afbf66f69779a618f72393457f275d59e0c4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-30 21:31:58 +0200, , litex __init__.py remove retro compat month old,,
1561,3531a6417312a9b716901ed540b9a66d69855a0b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-29 20:11:47 +0200, , soc allow passing custom cpu class soc useful experiment custom cpu wrapper first step make cpu plugable,,
1562,64b505156e41a12063a50b5884449ab972d6c02d,avid Shah <dave@ds0.me>, 2020-04-28 15:14:27 +0100, , add rdimm side inversion support signed david shah dave ds0.me,,
1563,90a6343df11d722363b51052400d942e6854f432,njoy-digital <florent@enjoy-digital.fr>, 2020-04-29 08:48:06 +0200,488, merge pull request 488 enjoy digital python3.5 travis add back test python3.5 python3.6 recommended,,
1564,9941e4c16b58589c114b637b6c1ef87fe4ecd527,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-29 08:00:55 +0200, , travis add back test python3.5 python3.6 recommended try keep 3.5 compatibility good reason longer support,,
1565,83f4dcb2c6950e33a32f08abc61aed3abc9b6e1b,lya Epifanov <elijah.epifanov@gmail.com>, 2020-04-28 22:13:53 +0200, , added imac config cpu implement basic working riscv32imac feature set implemented vexriscv,,
1566,ac1e968351f43e019a0adf48c5d162972e54fda2,lya Epifanov <elijah.epifanov@gmail.com>, 2020-04-28 22:10:20 +0200, , pas seed nextpnr ecp5 via kwargs,,
1567,a11f1c39b7eafca10d8cb934f8caa01fd11aa067,lya Epifanov <elijah.epifanov@gmail.com>, 2020-04-28 22:04:44 +0200, , removed erase flag made progress output noisy,,
1568,855d614e5d7e9a6cbf229356de24cd7fa4d6418c,njoy-digital <florent@enjoy-digital.fr>, 2020-04-28 19:05:08 +0200,481, merge pull request 481 betrusted unfstringify propose patch break litex python 3.5,,
1569,17b766546b784c023ce9e1e79cfc2af3a379ff34,unnie <bunnie@kosagi.com>, 2020-04-29 00:34:19 +0800, , propose patch break litex python 3.5,,
1570,00f973ea3539d891c666fc128409a8bd0ce99906,akub Cebulski <jcebulski@internships.antmicro.com>, 2020-03-09 12:28:42 +0100, , spi_flash extend non bitbanged flash support commit add support memory mapped writes configuration memory mapped read currently supported also add support accessing register erasing sector non bitbanged single spi mode,,
1571,56aa7897df99d7ad68ea537ab096c3abdc683666,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-28 11:36:44 +0200, , create first release add change note python module readme,,
1572,6d0896de1d2cbbb925f3cddfa7baa721d635cb17,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-28 10:32:13 +0200, , cpu serv switch pythondata package instead local git clone,,
1573,1b069268822d2041f0051a0f3a2cb26e952c5271,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-28 09:02:59 +0200, , readme update python minimal version 3.6,,
1574,ff61b1f6fab8d6ec588f42d502db254c57a0d866,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-28 08:58:26 +0200, , litex_setup disable automatic clone blackparrot microwatt cpu reorder litex data support fully finished let user install pythondata cpu manually pip,,
1575,4d86ab9ded4c077ee1d6117a6e44629ec476018a,njoy-digital <florent@enjoy-digital.fr>, 2020-04-28 08:34:19 +0200,399, merge pull request 399 mithro litex sm2py converting litex use python module,,
1576,5ef869b9ebdcbfbe037e1fee6a06866a2837a168,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 23:51:17 +0200, , soc cpu add memory_buses cpu use add_sdram allows cpu direct bus memory replace rocket specific code,,
1577,467fee3e236e21adb0debe6bd4be07bda4558b4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 23:08:15 +0200, , soc cpu rename cpu.buses,,
1578,317ea7edd10658ae08762c4aacf7d48d174c3154,njoy-digital <florent@enjoy-digital.fr>, 2020-04-27 22:24:10 +0200, , merge branch master litex sm2py,,
1579,05815c4ecc4e1b538e66b1123ab465bbb85d994c,njoy-digital <florent@enjoy-digital.fr>, 2020-04-27 21:07:27 +0200,477, merge pull request 477 shuffle2 patch diamond fix include path,,
1580,f71014b9fb09ae649c1aa58e9575b995eaa9702d,huffle2 <godisgovernment@gmail.com>, 2020-04-27 11:14:18 -0700, , diamond fix include path include path given via tcl script need semicolon separator forward slash directory separator even window,,
1581,4dece4ce24972fb2652ee6183bed1cec9ab40672,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 19:06:16 +0200, , soc cpu simplify integration cpu without interrupt automatically use uart_polling mode case,,
1582,c5ef9c735680e43cd87a02c493c69c5ee6cf6c89,njoy-digital <florent@enjoy-digital.fr>, 2020-04-27 18:24:43 +0200,473, merge pull request 473 fjullien memusage bios print memory usage,,
1583,3892d7a90a7c57bd58321f444c51dfae95d9f106,ranck Jullien <franck.jullien@gmail.com>, 2020-04-25 23:22:38 +0200, , bios print memory usage print memory usage compilation bios.elf,,
1584,9460e048ec782900c3199ebded0e57128c8216ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 15:08:48 +0200, , tool litex_sim use similar analyzer configuration wiki,,
1585,443cc72d0a2c9f1030a21bdffaf9b54bb99a1195,njoy-digital <florent@enjoy-digital.fr>, 2020-04-27 13:59:28 +0200,476, merge pull request 476 enjoy digital serv add serv support serial risc cpu,,
1586,1d1a4ecd28aeb3196e7ae2adeb97e25204613a3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 13:46:12 +0200, , software irq cleanup make explicit irqs supported microwatt serv fix compilation warning,,
1587,fb9e369a193ba43a46d0e5651859b1809e8ab9b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 13:26:45 +0200, , serv connect reset,,
1588,c4c891dec51a77560f8660967f6666b170b517dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 13:17:53 +0200, , build icestorm add verilog_read defer option yosys script change similar one applied trellis,,
1589,192849f0b66966e680beccf378b3f804b420563e,njoy-digital <florent@enjoy-digital.fr>, 2020-04-27 13:13:37 +0200,475, merge pull request 475 gregdavill build trellis add verilog_read defer option yosys script,,
1590,642c4b303606e13f2d4c8ced0e78a4b651f482b9,reg Davill <greg.davill@gmail.com>, 2020-04-27 20:10:25 +0930, , build trellis add verilog_read defer option yosys script,,
1591,71778ad226858624494419b5b1cc538e91a7194a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-27 10:27:44 +0200, , serv update copyright greg davill found typo issue,,
1592,1f9db583fd47c82d42e51058774d3654fae16883,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-26 21:05:47 +0200, , serv core fix verilog top level use serv_rf_top instead serv_top working,,
1593,2efd939d06ba7903892fc5a742838b49ab1728fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-26 16:26:15 +0200, , serv fix ibus dbus byte word addressing inconsistency add missing ibus.sel thanks gregdavill,,
1594,96e7e6e89a7972a43f5808d8b76691bfa1169bea,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-25 12:51:33 +0200, , bios sdram reduce number scan loop cdly scan speed,,
1595,43e1a5d67d8d15cb1f2b17ab98a55b07622d6efd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-25 12:12:27 +0200, , target kcu105 use cmd_latency,,
1596,85a059bf773f9224bdd7106dbc5c8639d20d3af2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-25 12:11:10 +0200, , bios sdram add margin cdly ideal_delay read_leveling even write_leveling optimal need provide enough information ease support understand issue write leveling read leveling best calibrate dram correctly memtest give final result,,
1597,038e1bc048731e55856999622c3a2c7ff45bb050,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-25 11:03:04 +0200, , target kc705 manual longer needed,,
1598,aaed4b9475c09220e8af4317c5471ae257fddbaa,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-25 11:00:21 +0200, , bios sdram review cleanup command clock calibration set window start instead middle working kc705 previously required manual adjustment,,
1599,33c7b2ce6bf501099356aff5ed5058806c6618f8,njoy-digital <florent@enjoy-digital.fr>, 2020-04-25 09:59:08 +0200,472, merge pull request 472 antmicro jboc sdram calibration bios sdram add automatic cdly calibration write leveling,,
1600,4608bd1864aae0c7a636334e0f6c1c51be51cb5d,njoy-digital <florent@enjoy-digital.fr>, 2020-04-25 08:27:00 +0200,470, merge pull request 470 antmicro jboc sdram eeprom timing litex_sim add option create sdram module spd data,,
1601,a344e20b5ee29e8bb82815b88775e90ae6adeba7,akub Cebulski <jcebulski@internships.antmicro.com>, 2020-03-05 17:10:50 +0100, , spi_flash fix building without bitbang,,
1602,ab92e81e3103d3de6a643949570adaab70d2d981,Ädrzej Boczar <yendreij@gmail.com>, 2020-04-23 13:52:28 +0200, , bios sdram add automatic cdly calibration write leveling,,
1603,22c3923644e9804183217cf8de80c42721860fed,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-23 08:04:04 +0200, , initial serv integration,,
1604,0b3c4b50fa99cd92ba83ea64a1386b94195a35d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 13:15:07 +0200, , soc core spi add optional aligned mode aligned mode mosi miso bit located lsbs first transmitted mosi bit length bit,,
1605,6bb22dfe6b8f4b9550c9b2b169228c9c991fa78f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 12:20:23 +0200, , core spi simplify,,
1606,fc434af949be567af7294e1951a68dc16e33e7ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 11:50:55 +0200, , build lattice common add specific thanks tnt,,
1607,1457c32052b71fc056523f2cbeeefc44c028d765,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 10:41:50 +0200, , xilinx common use common sdrtristate implementation spartan6 series ultrascale,,
1608,69462e66690b606183caa410783402df721d8d86,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 10:33:22 +0200, , build xilinx common add series ultrascale sdroutput input,,
1609,65e6ddc6cde21a327bdb00142dc12b638402a149,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 10:13:28 +0200, , lattice common add,,
1610,2031f28057a8b776ea7b63a688f69599451e47f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 08:45:32 +0200, , lattice common cleanup instance simplify tritates,,
1611,2d25bcb09c20d6838ad3619288562624e298eeb0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-22 08:41:17 +0200, , lattice common add,,
1612,56e1528455464572226ddd99663b17559eca4bc0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-18 11:38:24 +0200, , platform de0nano swap serial ease use cheap ft232 based cable,,
1613,08e4dc02ecdcc28aedda868c4871cb9c2f3bf251,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-17 21:30:33 +0200, , tool remote etherbone update import,,
1614,b0f8ee987667e4517574ff590f5baff336bfb9d7,Ädrzej Boczar <yendreij@gmail.com>, 2020-04-17 14:52:53 +0200, , litex_sim add option create sdram module spd data,,
1615,19f983c4208629153614272b9fc59c3271f50807,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-16 11:26:59 +0200, , target manual define sdram phy longer needed,,
1616,c0f3710d66715f61cfed4a8cfdddfe7387ce907d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-16 10:23:31 +0200, , bios sdram update simplify new exported litedram parameter,,
1617,3915ed97607ab1fce9bd8637063329da07edf020,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-16 10:22:43 +0200, , litex_sim add phytype physettings,,
1618,c0c5ae558ace64d37741c135af0d5c7be05c23c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-16 08:44:36 +0200, , build move request import needed,,
1619,c9ab59398922d0c63743f97c432f9f310d1b317c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-15 19:30:23 +0200, , bios sdram ecp5 set bitslip software control used ecp5 move dqs_read,,
1620,2d018826532e486b94615c6b9cee4f16a924dba2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-15 09:27:26 +0200, , setup.py add request,,
1621,5e149ceda2e60ffce2740f8ef60f66428bbba449,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-15 08:59:03 +0200, , build add automatic search download flash_proxy repository available locally,,
1622,a298a9e5688e683c9164e573f2e78ff5bf65373f,njoy-digital <florent@enjoy-digital.fr>, 2020-04-15 07:56:48 +0200,467, merge pull request 467 antmicro region_type_fix soc_core fix region type generation,,
1623,77a05b78e81af7fb2ca992ae8b6b5bd550310ec8,ateusz Holenko <mholenko@antmicro.com>, 2020-04-14 21:43:58 +0200, , soc_core fix region type generation include information linker region,,
1624,d44fe18bd9e7c21b755b814d5be715928cd6fb64,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-14 17:34:57 +0200, , stream asyncfifo add default depth useful used cdc,,
1625,ded10c89dc1d609af3b6e142eb0130489aaa9dec,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-14 12:38:02 +0200, , build sim core makefile add mkdir module,,
1626,c323e94c8352c07e2098213f6c87784dd5664e7c,njoy-digital <florent@enjoy-digital.fr>, 2020-04-14 12:16:21 +0200,464, merge pull request 464 mithro litex sim fix improve litex_sim makefiles,,
1627,a8bf02167aa26934aa64605c6f12bc7142cd2313,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-12 19:46:56 +0200, , litex_setup raise exception update repository initialized,,
1628,97d0c525ee239be435a0a19be4155405595b3b7d,im 'mithro' Ansell <me@mith.ro>, 2020-04-12 10:29:13 -0700, , remove trailing whitespace,,
1629,4fe31f0760ca98994d4b8c9b867cfff686412c7d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-12 16:34:33 +0200, , core add external memory interface emif wishbone bridge useful interface processor dsps litex emif generally used texas instrument dsps,,
1630,44746870a730048bc757ec3f9ba1ed2a513eb7af,njoy-digital <florent@enjoy-digital.fr>, 2020-04-12 15:49:49 +0200,462, merge pull request 462 ironsteel trellis 12k add support ecp5 12k device trellis.py,,
1631,c57e438df6e6f932df4228bf5df669897fd67ec7,angel Ivanov <rangelivanov88@gmail.com>, 2020-04-12 11:51:08 +0300, , board target ulx3s.py update device option help message signed rangel ivanov rangelivanov88 gmail.com,,
1632,f4b345ecd78bebb21f73353923bf35844c0f9acd,angel Ivanov <rangelivanov88@gmail.com>, 2020-04-12 11:46:44 +0300, , build lattice trellis.py add 12k device nextpnr add 12k option like 25k correct idcode 12k device signed rangel ivanov rangelivanov88 gmail.com,,
1633,1f35669508ea1f5fce78e213e44db0ea3e2db805,im 'mithro' Ansell <me@mith.ro>, 2020-04-11 18:34:29 -0700, , litex_sim find tapcfg pythondata module,,
1634,3aee8a5227e20e37fef29936b3634360e48264ce,im 'mithro' Ansell <me@mith.ro>, 2020-04-08 23:17:41 -0700, , remove directory submodules manifest.in file,,
1635,ebcb2a44064f5a09668c18d7f9d66ca4e85063b5,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 11:16:57 -0700, , rename litex data xxx yyy pythondata xxx yyy,,
1636,a39a4ec2ed9657c6f34285f28e6dffd88ee49046,im 'mithro' Ansell <me@mith.ro>, 2020-03-29 17:36:06 -0700, , allow fast forward pull,,
1637,e618d41ffb69000662693b1515b3e0a4549780b7,im 'mithro' Ansell <me@mith.ro>, 2020-03-29 17:28:46 -0700, , fixing mor1kx data finding,,
1638,2e3b7f20c79b331072e2e6cca9dbf43cdcdaa93d,im 'mithro' Ansell <me@mith.ro>, 2020-03-29 17:28:20 -0700, , fix typo error message,,
1639,83b25813311ce63edd8434500a0d3872967baca7,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 17:04:47 -0800, , fix libcompiler_rt path,,
1640,1c1c5bcbda88e5d3ca93e8a7de1dcb3c05b4aa8b,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 16:06:51 -0800, , remove submodules,,
1641,c96d1e667277809891f0edffbf7c8ff0a3f38848,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 15:29:46 -0800, , fix import data,,
1642,119985f3532081b82796459cedb685ce9bcd8230,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 14:58:45 -0800, , use current directory running,,
1643,69367f8d4efd07a9aae3e877746939a16e805127,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 14:56:51 -0800, , make litex namespace,,
1644,3ae4f8f2de7494411e5278b11dd7db1c0ae7389f,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 14:54:07 -0800, , adding missing vexriscv cpu,,
1645,ac3fd794f922061653ace78c59fdeccb4327e178,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 14:19:12 -0800, , adding missing comma,,
1646,3df6c0c8a21e7ff62724b444f19372970940a619,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 13:39:45 -0800, , adding litex data software compiler_rt required package,,
1647,3964565e1572a859be55da17599d0f1b6edba2a0,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 13:38:05 -0800, , fixed quote litex_setup.py,,
1648,d5a21a7522daf4978c344490983157efd65b3a2e,im 'mithro' Ansell <me@mith.ro>, 2020-02-23 06:54:48 -0800, , converting litex use python module,,
1649,5a0bb6ee017f78a38a314747d55a95dbe10622c3,im 'mithro' Ansell <me@mith.ro>, 2020-04-11 18:26:15 -0700, , litex_sim rework makefiles put output file gateware directory,,
1650,a0658421ccdc63dff6182ff5cf8c66f25c5774d0,im 'mithro' Ansell <me@mith.ro>, 2020-04-11 18:23:40 -0700, , litex_sim better error message failure load module,,
1651,d0d2f2824b998322a8da15e9e3667450ee3e0698,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 19:11:21 +0200, , readme litedram moved travis ci.com others repository,,
1652,b95e0a19b105751d2868b83e737f767ad90898aa,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 15:50:35 +0200, , altera common add ddroutput ddrinput sdroutput sdrinput,,
1653,40f43efcf661e87fa278ebcfe22a7c869ad02fd7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 14:41:01 +0200, , target use ddroutput sdram_clock similar configuration sdram target,,
1654,292d6b75b6d916c9827c9aa3765c80b12c753320,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 14:38:22 +0200, , build xilinx common add spartan6 specialized ddrinput sdroutput sdrinput sdrtristate,,
1655,88dc5158c13c7720e6acad40070dd786b18b1521,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 14:37:29 +0200, , build add sdr tristate infered version remove multi bit support sdrio,,
1656,fdadbd868bad124816eefcabc0aec3210631f106,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 14:36:13 +0200, , build lattice common remove multi bit support sdrinput output,,
1657,8159b65bee8d32a463dc97f9c1ca1e9b40f63782,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 10:25:21 +0200, , litex build also import crg since using,,
1658,79913e8614a08dbaff25fdcc35a564863fa515c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 09:18:39 +0200, , litex.build update migen.genlib.io litex.build.io,,
1659,8e014f76da249e916341cadd421e4d4ae4c68865,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-10 08:47:07 +0200, , litex build move io.py litex gen import output ddrinput output contributed migen make thing easier consistent special primitive litex,,
1660,2e270cf28cdca16a99dd2491c2ba8e00fcf7812d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-09 23:08:59 +0200, , platform versa_ecp5 remove lattice programmer longer used since use openocd,,
1661,deebc49ab09411db558aef288ad9cbb63a3853b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-09 23:04:29 +0200, , board platform cosmetic cleanup,,
1662,3c0ba8ae62e07c143bafc3a83b9ee26f5c6b19da,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-09 18:55:01 +0200, , board plarforms ulx3s cleanup fix user_leds add spisdcard add pullmode drive sdram pin,,
1663,6c429c9995e5569a58c27870ed0728b319d72b55,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-09 16:24:05 +0200, , build lattice add ecp5 implementation sdrinput sdroutput,,
1664,72c8d590fa975b42bb5a6b173192eb8d01e0f516,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-09 16:23:27 +0200, , litex gen add sdrinput sdroutput overrided register supposed infered,,
1665,8f57321f30b8a54b44a6af99efb16435ea922960,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-09 11:14:19 +0200, , tool litex_sim remove litespi support since breaking travis others sub project litespi mature enough integrated litex sim directly case trouble thing refactored could introduced later mature simulation litex sim could tested directly litespi custom simulation,,
1666,9afd017a3a285cea079110383cfd4f9fcde8b295,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-09 10:52:15 +0200, , tool litex_term increase workaround delay usb_fifo validated minispartan6 mimasa7 still need fixed properly,,
1667,fdfede2281e2b76346719a91cb7ca6d4a251f001,njoy-digital <florent@enjoy-digital.fr>, 2020-04-09 09:01:59 +0200,459, merge pull request 459 mithro travis fix two small travis related patch,,
1668,cb7e309966cc0a57a7eb05aeb3564be2c689d2e9,im 'mithro' Ansell <me@mith.ro>, 2020-04-08 23:14:26 -0700, , travis run window build allow fail,,
1669,43242012ead712c7483560207448bafe3eac43a8,im 'mithro' Ansell <me@mith.ro>, 2020-04-08 23:12:41 -0700, , travis use litex_setup.py checked code,,
1670,30f5faf9bc9b52cbc566578119518cf9c9eb086b,im Ansell <me@mith.ro>, 2020-04-08 21:39:29 -0700,458, merge pull request 458 david sawatzke add_triple add riscv64 none elf triple,,
1671,d69b4443b32d491ba80811ae885849fed58223d0,avid Sawatzke <d-git@sawatzke.dev>, 2020-04-09 05:36:10 +0200, , add riscv64 none elf triple,,
1672,14bf8b81905df60705fab4aa26cdc95c3bbf223b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-08 08:54:12 +0200, , soc core clock add max10pll,,
1673,2470ef50969e950d8166560d1eb47ff68cecb398,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-08 08:33:57 +0200, , soc core clock add cyclone10lppll,,
1674,f8d6d0fda845d4245f06aa410dd35b0845a717e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-08 08:25:46 +0200, , soc core clock cyclonevpll fix typo,,
1675,970c8de4c2112da199379a2f945843f9644e43a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-08 08:16:37 +0200, , soc core clock rename altera intel,,
1676,383fcd36d6513b9579aadd6af36489f3b3d94b84,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 17:24:12 +0200, , soc core clock add cyclonevpll,,
1677,ab4906ea3b2a8be806e99b69849592e77158f3cf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 17:00:40 +0200, , target de0nano use cycloneivpll remove 50mhz limitation,,
1678,0f17547c5b9ecc70acc3d4382f3e824cae060d57,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 16:59:53 +0200, , soc core clock add initial alteraclocking cycloneiv support,,
1679,3575d03faa69d7f5908ef9f005a7b2d4b1c56107,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 12:43:29 +0200, , .travis.yml disable window test failing,,
1680,2ca853fd74d4bfa51babb441e306185c3f85b7e9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 12:39:52 +0200, , readme.md update riscv toolchain installation,,
1681,d770bfbf2ee695ff46a803d95a2dd58a1dc31903,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 12:33:56 +0200, , .travis.yml remove python3.5 test,,
1682,bc26af0d472e15644394e7f41b733773249cea2e,njoy-digital <florent@enjoy-digital.fr>, 2020-04-07 12:29:04 +0200,451, merge pull request 451 mithro multi add multiple python version window mac travis testing,,
1683,30d25ffe5b2481368de3dad2f6d4dbf8b08b0f63,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 11:48:16 +0200, , setup.py simplify switch python3.6 using python_requires remove version deprecate python 3.5 switch python 3.6 remove used updated see get back working release,,
1684,3f1159fa0b6e1cc33ec3f094ed6ab83ac896fd85,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 11:05:14 +0200, , litex_setup reorganize bit add separator comment,,
1685,926f961bf3b0d6a130c6c119f85fdfbad4c6b118,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-07 10:55:58 +0200, , .travis.yml revert full url litex_setup.py want almost identical .travis.yml litex core using work litex work core,,
1686,447e8d948ced094463ff4ab62fbae884ce158fcc,njoy-digital <florent@enjoy-digital.fr>, 2020-04-07 10:51:27 +0200,452, merge pull request 452 mithro riscv download add gcc downloading via litex_setup.py,,
1687,3305a65b77e2ae0de2d6aa1ecb4b16d09314cf13,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 17:52:07 -0700, , enable testing multiple python version make sure litex test pas supported python version,,
1688,6bd5eae43f0c36503ba4679c41c965817839eac3,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 11:47:12 -0700, , enable window mac,,
1689,9e324d9e16ecd26a1ab72b82ab926365e05618ab,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 17:57:32 -0700, , remove symlinking step,,
1690,7f0ecddfb2505d89e72850b935ec4e3b24bf3131,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 17:45:55 -0700, , use,,
1691,a1dd8fc883d713b4a25a34e8867b6f17b0115d2e,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 17:36:09 -0700, , ignore ssl error,,
1692,2b2aff127489d8ebb8e97382b875dce2121c92db,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 17:27:24 -0700, , improve path message little,,
1693,141644d157373ea50bdfd4c10b64c645222f78c4,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 16:54:25 -0700, , make travis use litex_setup.py gcc download,,
1694,6adabae730603cf2248aef429c243ce12a0830d4,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 16:39:49 -0700, , adding sifive risc toolchain downloading litex_setup.py,,
1695,59b7db63b187176d21d96bc9316d3d28b223db68,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 16:49:52 -0700, , fix alignment,,
1696,e408fb8f083c2a8fc265f87e09beb4bb6d0a203e,njoy-digital <florent@enjoy-digital.fr>, 2020-04-06 23:04:47 +0200,450, merge pull request 450 mithro litex setup fix litex_setup use subprocess failure noticed,,
1697,d781bf208844f7b335578f899334d36628bd208f,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 11:38:23 -0700, , run litex_setup.py outside git clone directory otherwise try overwrite litex directory cloning litex ,,
1698,dd59dac57167b6d67bbb21acffeac249a959da59,im 'mithro' Ansell <me@mith.ro>, 2020-04-06 11:25:11 -0700, , litex_setup use subprocess failure noticed os.system report command fail mean something wrong happily report success making hard debug issue,,
1699,0f352cd6481f64b2cacfd63a4bcf08a4ce15315b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-06 13:16:13 +0200, , soc core use reset_less datapath configuration csrstorages,,
1700,a67ab418350f5c333fdf57f16b34bd78ea063be8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-06 13:14:21 +0200, , interconnect csr add reset_less parameter case csrstorage considered datapath configuration register doe need reseted,,
1701,05b1b7787b7d59607d8ccdfd8ff2fb1f349cb89b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-06 13:11:50 +0200, , interconnect csr wishbone use reset_less datapath signal,,
1702,b95965de7352dc5fb6ebb7306a65e2aea7e155fa,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-06 11:35:18 +0200, , core code_8b10b set reset_less true datapath signal reset required control signal,,
1703,a35df4f7d1ebba3786d4f11302e9c4b77391d054,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-06 11:33:49 +0200, , stream set reset_less true datapath signal reset required control signal,,
1704,cf1c5d99b3600f73fc50d23c7e15ac900a679330,njoy-digital <florent@enjoy-digital.fr>, 2020-04-06 11:12:12 +0200,448, merge pull request 448 kessam patch fix timing constraint,,
1705,fb532f5e922135746014a8318aac820be2506ffe,essam <61152217+kessam@users.noreply.github.com>, 2020-04-05 17:56:29 +0200, , fix timing constraint,,
1706,6043108376ddfd438e5a11f846be3aa89331bc9e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-04-03 11:14:57 +0200, , soc core clock ecp5pll add clki_div support,,
1707,27f00851d079ce0fd2a6fea2bacd3e16563872ef,njoy-digital <florent@enjoy-digital.fr>, 2020-04-01 16:51:29 +0200,447, merge pull request 447 antmicro spi xip add initial support new litespi core,,
1708,81be74a7b1420030b279bd907138a5804fe9203c,iotr Binkowski <pbinkowski@antmicro.com>, 2020-03-30 13:43:34 +0200, , target netv2 add litespi,,
1709,946cb164294c2545993f9805ca575f29802751cb,iotr Binkowski <pbinkowski@antmicro.com>, 2020-03-30 12:42:15 +0200, , platform netv2 update spi flash pinout,,
1710,31fceb0a10f3b308136ad77d97e778202f357aaf,iotr Binkowski <pbinkowski@antmicro.com>, 2020-03-30 13:42:56 +0200, , litex_sim add litespi,,
1711,91981b960c949aa117507488da2bccb2728040ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-31 16:54:38 +0200, , soc core uart use reset_less accumulator reg bitcount reduce reduces logic bit doe make large difference usual design uart interesting design hundred uarts used document fpga board similar http github.com enjoy digital camlink_4k blob master ios_stream.py,,
1712,87160059d33a1d75d5c1dedcee491b347c078ed6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-31 16:17:12 +0200, , soc core spi_flash add ecp5spiflash non memory mapped,,
1713,ff04869c62ab7d5e4cb4d53cc2197b1c8650e2e9,iotr Binkowski <pbinkowski@antmicro.com>, 2020-03-30 13:37:34 +0200, , litex_setup add litespi core,,
1714,e3445f6cd983890ace4cfea42a03b8dfe2591bee,njoy-digital <florent@enjoy-digital.fr>, 2020-03-28 12:58:08 +0100,444, merge pull request 444 ilya epifanov openocd jtag programmer added openocd jtagspi programmer used ecp5 evn board,,
1715,aeb9411ae16ed8f468e2fa1dbcc202aec04441f4,njoy-digital <florent@enjoy-digital.fr>, 2020-03-28 12:50:17 +0100,441, merge pull request 441 gsomlo gls spisdcard fix spi sdcard fix feature,,
1716,351551a041f737b7b0ac08132a5b356fa8be468b,lya Epifanov <elijah.epifanov@gmail.com>, 2020-03-28 11:20:30 +0100, , added openocd jtagspi programmer used ecp5 evn board,,
1717,8473ed567aaae81b32fe6416b5961fcd67cffb92,abriel Somlo <gsomlo@gmail.com>, 2020-03-27 07:02:00 -0400, , software bios add spisdcardboot boot_sequence signed gabriel somlo gsomlo gmail.com,,
1718,e9054ef65ad518cca6d792d9db767e19b3c60e3b,abriel Somlo <gsomlo@gmail.com>, 2020-03-27 07:01:02 -0400, , software libbase spisdcard add delay goidle loop insert busy_wait cmd55 acmd41 loop avoid exhausting retry counter card chance ready required trellisboard also tested nexys4ddr signed gabriel somlo gsomlo gmail.com,,
1719,c6b6dee2e78fa16a81c54ad03dcaf45807fcb511,abriel Somlo <gsomlo@gmail.com>, 2020-03-27 06:58:06 -0400, , software bios factor busy_wait function signed gabriel somlo gsomlo gmail.com,,
1720,540218b2d8cc5fcbb4c950aa3c659b21d471ac4f,abriel Somlo <gsomlo@gmail.com>, 2020-03-27 07:07:30 -0400, , software libbase spisdcard fix width address parameter host address parameter type match cpu word width use unsigned long correct bit cpu signed gabriel somlo gsomlo gmail.com,,
1721,2e48ab568bbc58ea459d21b70a395e1238aadf4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-27 18:44:48 +0100, , soc core spi make dynamic clk divider optional enabled add_clk_divider method use add_spi_sdcard,,
1722,86eec1a413743b1c476f6502368a09e8e8c8900d,njoy-digital <florent@enjoy-digital.fr>, 2020-03-26 15:36:39 +0100,439, merge pull request 439 antmicro fix compiler update removed llvm compiler repo,,
1723,5fa2cc662474b388ce67bb5e4342901b681b32c0,amil Rakoczy <krakoczy@antmicro.com>, 2020-03-26 10:56:28 +0100, , update removed llvm compiler repo,,
1724,4abb3715d991698574859d166dc96568c566c364,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-26 09:45:19 +0100, , target add_constant avoid specifying value value none default,,
1725,73b4347587d24ac625632f95b5145d799db8cd80,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-26 07:46:32 +0100, , software libbase spisdcard add define easily disable reclocking,,
1726,b509df8bb6ecb7d9fb81592c6f12f251ecb24afc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 19:07:06 +0100, , integration soc add_uart add usb cdc support valentyusb core,,
1727,76872a7afb8b567ae37779b179179e4f82bac614,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 18:57:26 +0100, , tool litex_sim simplify using uart_name sim,,
1728,09a3ce0ee5871588e0ba578d67b5e990da991588,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 18:56:58 +0100, , integration soc add_uart add model sim,,
1729,3f43c6a223283a1fee82cfa71be83cb48ae68c0b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 18:53:00 +0100, , integration soc add_uart cleanup,,
1730,5bcf730c771af733e4603c10e2de5b4d9328b871,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 16:36:53 +0100, , build tool add replace_in_file function,,
1731,ffe83ef0f3d6846f0674d8085f49bcaf0f4b130c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 09:31:51 +0100, , tool litex_term use byte default payload_lengh work confniguration add small delay frame ft245 fifo delay still need investigated,,
1732,8f2e36927dee2bbdb3d339c8282ccca881e37692,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 09:21:28 +0100, , bios boot update comment,,
1733,1746b57a1b29b59541591306eeef6b1fc46d8be4,njoy-digital <florent@enjoy-digital.fr>, 2020-03-25 09:18:31 +0100,437, merge pull request 437 feliks montez bugfix fix serialboot frame flush buffer bad crc fix frame payload length,,
1734,c154d8d2fc0501adc38093caffb0d58567ba3a89,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-25 08:47:43 +0100, , test test_targets remove versa_ecp3,,
1735,8d999081e3b4f1d6f928b06f189a67a6ab985b5d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-24 20:04:18 +0100, , board target update sdram use new gensdrphy new ecp5pll phase support,,
1736,3eb08c7dd8d7af71773f9fad40cd3b7cfae5c2e9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-24 20:02:57 +0100, , board platform remove versa_ecp3 ecp3 longer supported,,
1737,eb64169521b583b032952829de59fbb12c4e426c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-24 19:36:57 +0100, , build lattice diamond remove ecp3 support ecp3 used longer interesting ecp5 open source toolchain,,
1738,bba5f1828bddb5b6140e00d15d7d1368d3433e95,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-24 19:09:05 +0100, , core clock ecp5pll add phase support,,
1739,0123ccc89332fcb9cb0d537be5fbdbf1616e9331,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-24 19:08:38 +0100, , build lattice common change ecp3 ecp5,,
1740,5a402264d0416f4e1af3c122807a505383e7d4ba,unnie <bunnie@kosagi.com>, 2020-03-24 14:11:23 +0800, , fix one error almost full condition prefetch cause drc error xilinx tool prefetch line setting know caught earlier popped,,
1741,ebdc38fc91d6d0855671128c7b958bd75937eb73,eliks <feliks.montez@gmail.com>, 2020-03-23 23:04:36 -0400, , flush buffer bad crc fix frame payload length,,
1742,d62ef38c4bfbbc0658066d8a45180917197d46d9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-23 18:47:41 +0100, , soc doc csr allow csrfield.reset migen constant,,
1743,4adac90d88e0d1b5dfe6d042f884721f29f42f11,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-23 15:35:33 +0100, , cpu vexriscv mem_map_linux move main_ram allow 1gb,,
1744,63ab2ba40c9b1a15d1e41907ed973d6c959a81c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-23 15:06:32 +0100, , software bios boot linux move emulator.bin main_ram allow defining custom ram offset,,
1745,d99847549895d5a97b8822113c9d5288b86ee15a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-21 21:39:34 +0100, , target remove etherbone import,,
1746,3b04efbcaee7ebf3a5ce2de0ad628605e8a3c2d5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-21 19:55:00 +0100, , target switch add_etherbone method,,
1747,5ad7a3b7dfc688055822923b679f41f60f4882d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-21 19:54:36 +0100, , integration soc add add_etherbone method,,
1748,d6b0819e4c072265a67a4a31475a9b5f983ab766,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-21 19:36:31 +0100, , integration soc add_ethernet add name parameter default ethmac,,
1749,930679efd7ed113c1d01543e8a617ea13e0af4a0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-21 19:36:06 +0100, , target always use sys_clk_freq sdram module,,
1750,ae6ef923afc0e9832acae88492b748c601755049,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-21 18:26:58 +0100, , target fix typo previous change,,
1751,c547b2cc29bff34050f106011fce6fe83f965868,njoy-digital <florent@enjoy-digital.fr>, 2020-03-21 09:26:25 +0100,436, merge pull request 436 rob ng15 master reclock spi sdcard access initialisation,,
1752,011773af8dc1f31d250b4bad013d1de2abb18926,njoy-digital <florent@enjoy-digital.fr>, 2020-03-21 09:25:37 +0100,435, merge pull request 435 enjoy digital soc core spi add clk divider csr default sys_clk_freq spi_clk_fâ,,
1753,2bf31a31da336b628825aced248396b8ba3e3105,ob-ng15 <58272847+rob-ng15@users.noreply.github.com>, 2020-03-21 07:37:21 +0000, , reclock spi sdcard access initialisation depends upon http github.com enjoy digital litex pull 435 initialising card reclock card aiming 16mhz divider rounded slower speed safer maximum half processor speed tested card clocked 12.5mhz de10nano,,
1754,f03d862c06e5cb8773df43d6799c7d135b8e183a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 23:36:29 +0100, , target switch add_ethernet method instead ethernetsoc,,
1755,4e9a8ffe9ca542d0c58e6cc408ce646525e4f856,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 22:02:36 +0100, , target switch soccore add_sdram instead socsdram,,
1756,61c9e54a9029bd9181de6738ade93ad44e4a18fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 19:49:42 +0100, , soc core spi add clk divider csr default sys_clk_freq spi_clk_freq,,
1757,dd7718b4fe1f5dc797f210c4445e1ea1d5845095,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 18:58:31 +0100, , target arty use new iserdese2 memory mode,,
1758,fca52d110d56305b5cd61cbdb5a0f4563b0851ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 18:54:51 +0100, , merge branch master http github.com enjoy digital litex,,
1759,0f35664839b60a3dca6693472fc1f7e4439a423e,njoy-digital <florent@enjoy-digital.fr>, 2020-03-20 18:05:21 +0100,434, merge pull request 434 rob ng15 master use stdint.h provide structure size,,
1760,f3c233776e7314f75b1bf46b14b9e3d90821cf55,ob-ng15 <58272847+rob-ng15@users.noreply.github.com>, 2020-03-20 11:35:05 +0000, , use stdint.h provide structure size,,
1761,c2ebbcbf6c51c81eb03be743e643fcee5c18ed46,ob-ng15 <58272847+rob-ng15@users.noreply.github.com>, 2020-03-20 11:34:24 +0000, , use stdint.h structure size,,
1762,ccf7363932e524d204556bd839193a6931419dd5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 10:24:31 +0100, , integration soc add add_spi_flash method add spi flash support soc,,
1763,ec3e068669faf5e5178e4b59b2a5108817927b23,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 09:58:09 +0100, , target nexys4ddr use litexsoc add_spi_sdcard method,,
1764,d276036f24f82fe4e455fe2972ec1bc1a8c0b5ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-20 09:57:37 +0100, , integration soc add add_spi_sdcard method add spi mode sdcard support soc,,
1765,6044570928197a367717545aac5b67ffc97a944d,njoy-digital <florent@enjoy-digital.fr>, 2020-03-20 09:41:56 +0100,433, merge pull request 433 gsomlo gls rocket spisdcard support spi mode sdcard booting litex rocket 64bit configuration,,
1766,b960d7c57497849a557200f45026e237b50c21fb,abriel Somlo <gsomlo@gmail.com>, 2020-03-19 19:13:47 -0400, , target nexys4ddr add spi sdcard build option,,
1767,7a7b8905b7b097ec4981c1e83f0ab69ad6f88bf9,abriel Somlo <gsomlo@gmail.com>, 2020-03-19 18:04:27 -0400, , platform nexys4ddr add spisdcard pin synchronize litex board commit 57bcadb,,
1768,af4de03fad66b528e7a5d831be7d5977281c237a,abriel Somlo <gsomlo@gmail.com>, 2020-03-19 18:20:30 -0400, , target nexys4ddr make sdcard reset conditional,,
1769,a33916bc6bafe074195056ea7d5abedbca18d875,abriel Somlo <gsomlo@gmail.com>, 2020-03-19 21:50:54 -0400, , software libbase spisdcard fix byte fat field bit cpu bit architecture e.g. rocket unsigned long mean eight four byte use unsigned int wherever fat data structure requires four byte field signed gabriel somlo gsomlo gmail.com,,
1770,fbadfa176448ff134e26c843a9d8501a159ed833,ean Cross <sean@xobs.io>, 2020-03-20 09:20:02 +0800,432, merge pull request 432 esden csr doc fix int let python convert lane number float,,
1771,279886721b4b6c365ec1f64974fea3a4aec83b51,iotr Esden-Tempski <piotr@esden.net>, 2020-03-19 18:12:41 -0700, , let python convert lane number float also multilane reg bit width check switch multilane finding min field width,,
1772,1f90abea8ea47dc4fde0d3325eb3339930cc987f,abriel Somlo <gsomlo@gmail.com>, 2020-03-19 19:36:24 -0400, , bios make spi sdcard boot configs linux litex vexriscv linux litex vexriscv load boot.bin main_ram_base jump signed gabriel somlo gsomlo gmail.com,,
1773,c2938dc973d5e5467d7c758374d6e3807d19e93f,abriel Somlo <gsomlo@gmail.com>, 2020-03-19 19:24:22 -0400, , bios boot.c cosmetic indent spisdcardboot consistency,,
1774,dd07a0ad2fbe28cd3688b6ca85c808f4e55d0446,njoy-digital <florent@enjoy-digital.fr>, 2020-03-19 22:10:33 +0100,431, merge pull request 431 antmicro hybrid mac litex_sim add support hybrid mac,,
1775,37f25ed37a246fc5397f4f3732322084b33477c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-19 11:02:15 +0100, , software libbase bios rename spi.c spisdcard.h also rename function,,
1776,939256340fe66a71417ef2a1ca386dfe2cd3eef7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-19 10:47:28 +0100, , software bios main revert usddrphy_debug merge issue spi card,,
1777,8fe9e72f7b93b27abdcd75fe3384809ce6acf5aa,njoy-digital <florent@enjoy-digital.fr>, 2020-03-19 10:41:09 +0100,429, merge pull request 429 rob ng15 master spi hardware bitbanging card,,
1778,96a265a4089bccdb6a7e8c7693ed04d8a6500509,iotr Binkowski <pbinkowski@antmicro.com>, 2020-03-13 15:34:44 +0100, , litex_sim add support hybrid mac,,
1779,9e1cd8429663592bc648916a6caef2344136a2b7,njoy-digital <florent@enjoy-digital.fr>, 2020-03-19 09:05:02 +0100,430, merge pull request 430 gsomlo gls sdclk stub bios sdcard provide sdclk_set_clk stub clocker target,,
1780,b2103f4ad8ac8e2bd3cb95a7260c8673a3f75c77,abriel Somlo <gsomlo@gmail.com>, 2020-03-14 15:54:07 -0400, , bios sdcard provide sdclk_set_clk stub clocker target target lack adjustable clocker expose required register provide stub sdclk_set_clk routine situation signed gabriel somlo gsomlo gmail.com,,
1781,e865162904d18acfae18931ae3b675d25cd0b3fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-18 19:05:54 +0100, , platform kcu105 fix pcie tx0 swap,,
1782,27720409ce429aa4b6c214dadf4b542393bf90e5,ob-ng15 <58272847+rob-ng15@users.noreply.github.com>, 2020-03-17 09:51:11 +0000, , spi hardware bitbanging card,,
1783,d45dda731a351acd3446e406f5635e066ce1a88c,ob-ng15 <58272847+rob-ng15@users.noreply.github.com>, 2020-03-17 09:50:45 +0000, , spi hardware bitbanging card,,
1784,50b6db6a6b64b54f0020b431ed286a65baa7bbe0,ob-ng15 <58272847+rob-ng15@users.noreply.github.com>, 2020-03-17 09:50:16 +0000, , spi hardware bitbanging card,,
1785,2c4b89639ffdcef19dd92e88d9cc4a983ccd7083,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-16 11:44:39 +0100, , soc core clock make sure specific used fallback solution,,
1786,536ae0e619e3d9820f4e9ff8f33dc2829bc68398,ean Cross <sean@xobs.io>, 2020-03-14 18:08:24 +0800,425, merge pull request 425 esden csr cod split reg make csr documentation diagram bit split multiple lane,,
1787,57576fa8fccf64929d15c1a98bb496a7e77dae7d,iotr Esden-Tempski <piotr@esden.net>, 2020-03-13 14:24:27 -0700, , add bit logic decide switch multilane csr documentation generate multilane bitfield documentation csr field smallest field 8bit long start running space problem field name,,
1788,dda7a8c5f34a5c18262dc50924d8e16b2616d61d,iotr Esden-Tempski <piotr@esden.net>, 2020-03-12 22:08:54 -0700, , split csr documentation diagram bit multiple lane case csr bit name use csr bit register diagram quickly becomes crowded hard read patch split register multiple lane bit ,,
1789,c0f067c3cf7457d0cc4970dd1e9a4bf8c97cced8,njoy-digital <florent@enjoy-digital.fr>, 2020-03-13 18:06:23 +0100,427, merge pull request 427 enjoy digital core clock simplify fractional divide support s7mmcm,,
1790,aec1bfbeb477960a933345fd3fdf118ac2ffc945,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-13 15:51:18 +0100, , core clock simplify fractional divide support s7mmcm specific provided specialized xilinxclocking class provided specific range used float also supported range definition iteration,,
1791,f34593a17dab7ebe491d9e04dfa9c94c6a7ea753,njoy-digital <florent@enjoy-digital.fr>, 2020-03-13 14:15:24 +0100,421, merge pull request 421 betrusted clk0_fractional add fractional division option clk0 config pll,,
1792,eb9f54b2bca60c416f929acb40c7c5f7db1335d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-13 12:24:36 +0100, , test add initial minimal test clock abstraction module also fix s6dcm,,
1793,c304c4db27dfc01d05a96eb9c3e1aa63c27fc0de,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-13 09:37:23 +0100, , target icebreaker add description board link crowdsupply campagin complete example,,
1794,b5bddc2332bc701fbcfe028faf0980a3e6641320,ean Cross <sean@xobs.io>, 2020-03-13 13:44:13 +0800,426, merge pull request 426 esden update wavedrom updating vendored wavedrom file,,
1795,d063acb767b93fe41b4cf808a920e8d15e082afb,iotr Esden-Tempski <piotr@esden.net>, 2020-03-12 22:35:04 -0700, , updating vendored wavedrom file,,
1796,a27385a79c080c40cb80b0d39611a48821e10736,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-12 12:20:48 +0100, , soc intergration rename mr_memory_x parameter memory_x,,
1797,d5da9e0df4fe3270d34b71bb6dbde3ba8c4cb118,njoy-digital <florent@enjoy-digital.fr>, 2020-03-12 12:12:48 +0100,424, merge pull request 424 esden generate memory add memory parameter generate memory region memory.x file,,
1798,4d02263223c81c8e2685739259f609178463cf00,iotr Esden-Tempski <piotr@esden.net>, 2020-03-11 18:07:33 -0700, , add memory parameter generate memory region memory.x file file used rust embedded target pac,,
1799,e9f0ff68ce2fdbe0bd2b0ce096355fcdcf72a965,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-11 12:57:29 +0100, , merge branch master http github.com enjoy digital litex,,
1800,979f98ea3120dbba208c2b0b044ce37294653814,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-11 12:56:40 +0100, , software revert lto change disable seems lto yet fully working configuration better reverting change cause issue lm32 available compiler seems cause issue min lite variant vexriscv seems cause issue litex buildenv configuration see http github.com enjoy digital litex issue 417,,
1801,01b696937563f62adf3ddb9e282a45a3ae405191,ean Cross <sean@xobs.io>, 2020-03-11 19:38:42 +0800,422, merge pull request 422 xobs core doc fix core doc fix,,
1802,4ccf62afc11a382f08646e186ebacfdf08522ce8,njoy-digital <florent@enjoy-digital.fr>, 2020-03-11 12:33:50 +0100,423, merge pull request 423 gsomlo gls ethmac fix integration soc add_ethernet honor self.map ethmac present,,
1803,bb8905fa5d34df2a0ca9306a47655d1dce16eeae,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-11 12:06:15 +0100, , core gpio add csr description,,
1804,4dabc5a62513c45efa4fbf806f316fbfd4a76106,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-11 11:04:42 +0100, , core icap add csr description,,
1805,77132a48b0da0805be77e8cfce6d66e7518f0d9b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-11 10:58:22 +0100, , core spi add csr description,,
1806,6d861c6e57ffcaf715b47df1286516e00587699e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-11 10:38:28 +0100, , core pwm add csr description,,
1807,cbc1f5949da615e0a8abcab61fda61296fbcdf35,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-11 10:05:14 +0100, , core xadc add csr description,,
1808,a9040348117061cdc40b014d6453c1e1ae7ee8bc,abriel Somlo <gsomlo@gmail.com>, 2020-03-10 19:45:45 -0400, , integration soc add_ethernet honor self.map ethmac present signed gabriel somlo gsomlo gmail.com,,
1809,846a2720b79ba2e5332f7566aef2620ee346bcbf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-10 17:02:28 +0100, , target kcu105 move cd_pll4x,,
1810,c97fabb2856714170a9c28bbd1ac61d2e361ed37,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-10 16:48:07 +0100, , target kcu105 simplify crg using usidelayctrl,,
1811,3c0b97eec89446fe31c5059d5098a38f8b721420,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-10 16:45:38 +0100, , core clock usidelayctrl use separate reset ready counter set cd_sys.rst internally behaviour duplicated target integrating allow simplifying target,,
1812,a2f61b4e800fd83d76e2bab9c25f856829e95358,ean Cross <sean@xobs.io>, 2020-03-10 20:40:04 +0800, , soc core spi_opi documentation fix moduledoc generated documentation spi_opi module produced slightly invalid output due ambiguity rst assigns header result section spi_opi document would appear full section clean error par properly sphinx signed sean cross sean xobs.io,,
1813,d2f6139dc70f3e3b7d5d570c252d2a7269d42d7a,ean Cross <sean@xobs.io>, 2020-03-10 20:37:55 +0800, , soc core i2s fix rst parsing error moduledoc generated documentation i2s module produced slightly invalid output due ambiguity rst assigns header result section i2s document would appear full section clean error par properly sphinx signed sean cross sean xobs.io,,
1814,bcbf558b6b74ca74ca861324da5b3da579a8676a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-10 13:08:49 +0100, , bios add ultrascale sdram debug sdram_cdly command set clk cmd delay,,
1815,5b92bf2d575416739995b9f5905654a72fdcacb3,unnie <bunnie@kosagi.com>, 2020-03-10 18:48:30 +0800, , add fractional division option clk0 config pll mmcms allow fractional divider clock add fallback try fractional value clock solution found necessary e.g generating 100mhz 48mhz clock 12mhz source margin,,
1816,c4ce6da6c82d13b20ad1bb5ac1751706b7b7e84c,njoy-digital <florent@enjoy-digital.fr>, 2020-03-10 11:43:23 +0100,419, merge pull request 419 gsomlo gls ultra sdram fixup software bios fixup ultrascale sdram debug,,
1817,b5090687904a3f78821e0bfe5b7adbe8499ebc03,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-10 11:11:33 +0100, , core clock add logging visualize clkin clkouts computed config,,
1818,04b8a912558033afc51dc673d85ade339c7d3786,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-10 11:10:23 +0100, , integration soc add fpga device system clock log,,
1819,02cba41d644dbb9e4df53f5f2fd176e0bbbbbbbd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-10 11:09:56 +0100, , target icebreaker create crg soc,,
1820,4d15e1f7f8e178e0c9ce49f802bcbfe642446fbf,abriel Somlo <gsomlo@gmail.com>, 2020-03-09 10:24:30 -0400, , software bios fixup ultrascale sdram debug keep csr access independent csr_data_width csr_alignment signed gabriel somlo gsomlo gmail.com,,
1821,ba2f31d43dafe2a8200cf7a73689da4738878ba6,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 19:36:39 +0100, , integration soc set use_rom defined rom region,,
1822,8808c884c5c89d24e207f814b18bcdc3310b6a79,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 19:16:02 +0100, , board platform icebreaker cleanup bit,,
1823,4656b1b2ad630198ffa6930149dd4e8563f718ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 19:08:27 +0100, , software common fix lto check,,
1824,2a91deadcbfab9835227cab59537d22e5cb463ff,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 19:03:05 +0100, , soc core clock ice40pll add sb_pll40_pad support,,
1825,38d7f8a6e614e9667e1024d5621d2827218a6748,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 19:02:23 +0100, , build lattice icestorm add timingstrict parameter default false similar behavior others backends,,
1826,1e9aa643872a108877bbe44438a1d1a6cac9d637,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 17:02:29 +0100, , target icebreaker simplify use standard vexriscv add ice40pll run bios spi flash,,
1827,197bdcb02654bab8798dbb83e0d51e4ee1b493e8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 16:51:11 +0100, , lattice icestorm enable dsp inference yosys avoid setting spi flash deep sleep mode configuration prevent running rom cpu code spi flash,,
1828,37869e38b8e64d9bdd7c58cf8ad7209be0b2ffb0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 11:56:55 +0100, , board add initial icebreaker platform target litex board,,
1829,72af1b39ebcbac93be8a0db15f1ccab681cda405,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 10:55:31 +0100, , software bios add ultrascale sdram debug function,,
1830,6480d1803eefb9d50f78bc1e12e012cc1e812451,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-09 09:37:31 +0100, , board platform kcu105 avoid unnecessary internal_vref,,
1831,b02c23391a75c809dbb6b0dfc17e49a88214a11d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-08 19:17:31 +0100, , integration soc socregion add size_pow2 use internally check since decoder using rounded size next power,,
1832,e801dc0261d7101b148135933f441ed82ca61da8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-06 20:05:27 +0100, , soc allow creating soc without bios default behaviour unchanged soc provide rom arty.py bus region rom origin 0x00000000 size 0x00008000 mode cached true linker false sram origin 0x01000000 size 0x00001000 mode cached true linker false main_ram origin 0x40000000 size 0x10000000 mode cached true linker false csr origin 0x82000000 size 0x00010000 mode cached false linker false integrated rom disabled arty.py integrated rom size soc builder check user provided rom provided complains error soc cpu need rom region defined bus linker region rom provided cpu use rom base address user want cpu start specified address without providing rom parameter used arty.py integrated rom size cpu reset address 0x01000000 provided reset address located defined region error produced error soc cpu need reset address 0x00000000 defined region rom provided builder build bios,,
1833,5ded14476267fc5f7782574367966a3ce5ba7d86,njoy-digital <florent@enjoy-digital.fr>, 2020-03-06 19:00:13 +0100,416, merge pull request 416 enjoy digital csr_svd add svd export capability builder csr_svd parameter target,,
1834,ecca3d801ddc990a79a6dbec27da0f692c606ac7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-06 14:53:59 +0100, , integration builder rename software method,,
1835,69ffafd81d779deceb1f81089514b15fa26d285d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-06 14:20:32 +0100, , integration builder generate csr map compiling software,,
1836,e2dab06386e7d62e0a9a4f20aa7bf3cd8110e6db,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-06 08:36:52 +0100, , add svd export capability builder csr_svd parameter target csr svd argument fix svd regression allows generating svd export file build already .csv .json use builder builder builder soc csr_svd csr.svd use target arty.py csr svd csr.svd,,
1837,e124aed9a2ac20f1f649ba67a5087eea73751e9f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-05 23:42:16 +0100, , software common.mak fix lto refactoring issue,,
1838,8bfb845f9ccc3111d7f37969f072435428a5e005,njoy-digital <florent@enjoy-digital.fr>, 2020-03-05 19:05:02 +0100,412, merge pull request 412 antmicro fix copyright fix copyright,,
1839,da580e31fdd8857a3dd2e19f74afc68af9bf4ad7,arol Gugala <kgugala@antmicro.com>, 2020-03-05 17:44:10 +0100, , fix copyright signed karol gugala kgugala antmicro.com signed mateusz holenko mholenko antmicro.com,,
1840,361b6a068b1d933642ee2204db7915359d6c11d1,njoy-digital <florent@enjoy-digital.fr>, 2020-03-05 15:22:40 +0100,408, merge pull request 408 gsomlo gls fix nexys sdcard target nexys4ddr fix sdcard clocker initialization,,
1841,020bef4197d2eb785573fb69a01a88a4621a492f,abriel Somlo <gsomlo@gmail.com>, 2020-03-04 13:38:02 -0500, , target nexys4ddr fix sdcard clocker initialization,,
1842,9249fc90cf0f1a97c6960ae80cb167533ff75857,njoy-digital <florent@enjoy-digital.fr>, 2020-03-05 11:43:02 +0100,410, merge pull request 410 antmicro netv2 edid platform netv2 add proper i2c pin hdmi in0,,
1843,72f63243cdf2294eb716f7b88d5c0d9cf76930fa,iotr Binkowski <pbinkowski@antmicro.com>, 2020-03-05 11:27:47 +0100, , platform netv2 add proper i2c pin hdmi in0,,
1844,ad11ff39ad7f392642b3b0a41f5048b27ad88935,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-05 11:19:29 +0100, , target ecp5 make sure basesoc ethernetsoc default trellis,,
1845,3770195048f3ed8911dfd2b3395ac1f42d5b52e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 18:33:08 +0100, , bios sdcard update litesdcard clocker change,,
1846,4c83c975b10971cea557f65eec1044069b70e62a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 16:31:41 +0100, , doc align improve readability,,
1847,4f935714de39d65d586b8b01efae322b04bd3db1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 16:27:11 +0100, , soc doc remove support soc documentation integrated litex longer needed,,
1848,6893222cf15a201cb85fe5a244e5e02a3f9fc058,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 15:53:18 +0100, , bios main rename flushl2 command flush_l2_cache add command expose help,,
1849,d2accbb1a44f82dcf040b52502375cd9c816ea6c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 15:21:43 +0100, , readme update quick start guide add instruction window,,
1850,fc9b39753b1d6b3ec4ccd85793bf12a3a3025c27,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 12:16:03 +0100, , readme update improve presentation add link litex freenode channel add example complex soc make directly usable wiki keep one quick start guide add community paragraph link litex hub,,
1851,68f565420dbd40fda0609722576a2ad6de026b83,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 10:53:44 +0100, , doc remove partial doc imported litex buildenv wiki create litex wiki doc,,
1852,0b923aa49757e777302ce8d28e35414977fc9db0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 09:06:27 +0100, , build assume vendor tool path remove automatic sourcing source toolchain_path parameter automatic sourcing consistent build backends really supported ise vivado real additional value complexity needed support assume required vendor tool path also remove distutils dependency,,
1853,1d7c6943af6ab73e84dd0a01405667da55ef40ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-04 08:11:21 +0100, , software common add lto enable flag cleanup,,
1854,b29f443fe51511df908a644a17bc2a8a1f1566cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-03 19:04:18 +0100, , litex_sim fix with_uart parameter,,
1855,98e41e2e0daecf92a802b36091040ad34185d584,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-02 09:44:20 +0100, , target nexys4ddr add default kwargs parameter,,
1856,598ad692a053caf598275358d0191246faa51ff2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-02 09:31:45 +0100, , merge branch master http github.com enjoy digital litex,,
1857,a67e19c6607b2691a08f163d77fb4aa5b4c74bf1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-02 09:31:32 +0100, , integration soc_core change disable parameter xxyy,,
1858,ddb264f3fda8d65ce5db19fcad6bfec6952a6ef6,njoy-digital <florent@enjoy-digital.fr>, 2020-03-02 09:30:05 +0100,405, merge pull request 405 sajattack sifive triple add riscv sifive elf triple,,
1859,156a85b15b872278f2431cd484224d371000c41a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-02 09:07:31 +0100, , integration soc add auto_int type use int parameter allow passing parameter int hex value,,
1860,7e96c911b9fda6b1b8bbcdc3f844cfe21fe21b79,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-02 09:01:05 +0100, , target nexys4ddr use soccore add_sdram avoid use specific socsdram,,
1861,cb0371b330ccd0bc4fd375961d168e4453202e09,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-02 08:42:59 +0100, , integration soc add ethphy csr target,,
1862,f27225c2de54c330510c0ca52b0a35773745f508,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-01 20:50:44 +0100, , target nexys4ddr use method,,
1863,9735bd5bf2c78ec3d3cf40bcd240783755a9be05,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-01 20:50:13 +0100, , integration soc add add_ethernet method,,
1864,1c74143a3989a7445bb73434cdd4e90caffcb8ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-03-01 18:58:55 +0100, , integration soc mode litedram import add_sdram remove separator,,
1865,68c013d13fc2c77ab7c64a0269caa5d7004667fb,aul Sajna <sajattack@gmail.com>, 2020-03-01 01:39:03 -0800, , add riscv sifive elf triple,,
1866,54fb3a61cd5c577b77d5fa1375fb2df0fb629e76,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-29 11:07:06 +0100, , test test_targets use uart name stub,,
1867,59e99bfbcdac5b82e95126851fc856241abbc603,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 22:34:11 +0100, , soc uart add configurable uart fifo depth,,
1868,9199306a659cb4815669c6d121e0f5db7dbe11d9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 22:11:51 +0100, , core uart cleanup,,
1869,ea8563339f96f2145490a772510545ef20d97af8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 22:03:40 +0100, , soc core uart uartcrossover reduce fifo_depth,,
1870,12a75286679a0741c5f282c207b6a7f4f4ba5ebf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 20:03:47 +0100, , interconnect stream syncfifo allow depth,,
1871,9e31bf357e7c1550bf0878e6b60f0b6cb45cf3e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 16:33:18 +0100, , interconnect axi remove record inheritance axiinterface,,
1872,1e0e96f9a0ee552217bd54549d15e46a3fcffe06,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 16:25:09 +0100, , interconnect axi add axi stream definition get_ios connect_to_pads method,,
1873,6be7e9c33d6fd7e983d18c3717066b8e0137985e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 13:19:10 +0100, , interconnect axi set default data_width address_width bit,,
1874,8e1d528663a8691f6dd3570b83166053fd0a2c9b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 09:48:48 +0100, , target default trellis toolchain ecp5 target able build supported target,,
1875,a7c5dd5d3e8215c8fa8860952aa1187e53b7f9c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 09:10:28 +0100, , core gpio use separate tstriple bit fix per bit control,,
1876,400492e234cd2b257e726997a023ddcbc4d7bc3f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-28 08:32:29 +0100, , lattice yosys use quiet operation since log useful consistency others build backends,,
1877,c4fd6a7f2faffc883f8cd42ea318c841e6ec02e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-27 13:00:35 +0100, , target kc705 use center write leveling,,
1878,78a32235739ab8f7a557bfb119d96567019259fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-27 12:25:37 +0100, , software bios sdram allow setting clk cmd delay user design configure write read leveling setting manual delay clk cmd dqs required configuration center write leveling window delay tap write leveling delay delay delay delay delay delay delay delay delay tap write leveling delay delay delay delay delay delay delay delay,,
1879,eab5161d4746a89f52e5a105745cdb3703fb3e2d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-27 11:18:14 +0100, , board keep sync litex board,,
1880,935e4effd20841931fa38f9c7209d72c10d5c631,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-26 15:13:16 +0100, , interconnect axi remove mode axiinterface used breaking litedram test,,
1881,d324c54eee6e466a602017d22440876987673f1a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-26 14:43:01 +0100, , integration soc soc.py,,
1882,ee27a9e5340113de9fcbb91c160803c3677b6930,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-25 15:56:27 +0100, , soc core bitbang fix missing self.comb miso,,
1883,a2d698691030277483c8b9ac063cc9b18c699de5,njoy-digital <florent@enjoy-digital.fr>, 2020-02-25 15:53:13 +0100,402, merge pull request 402 antmicro litex gen fix uart pin tool litex_gen fix missing uart pin,,
1884,e2aebb427ece793537e64f28cc3193704e7be782,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-25 15:31:27 +0100, , software disable lto lm32 supported old gcc version easily available,,
1885,9e70fcf8bae609eb7920a4dd0a60328b2e07b431,njoy-digital <florent@enjoy-digital.fr>, 2020-02-25 15:32:12 +0100,401, merge pull request 401 antmicro enable lto software enable link time optimization lto,,
1886,75b000a32ff7c4706e34180b27b6e22a7a1e7be0,an Kowalewski <jkowalewski@antmicro.com>, 2020-02-25 14:24:29 +0100, , tool litex_gen fix missing uart pin,,
1887,718a65c3c9353a9b920dd568a63b60e7d9a6a950,im 'mithro' Ansell <me@mith.ro>, 2018-11-27 00:48:44 -0800, , software enable link time optimization lto authored pawel czarnecki pczarnecki,,
1888,9521f2ff802ab0dbfd2cc1301f7cb432ad045fe0,njoy-digital <florent@enjoy-digital.fr>, 2020-02-24 14:49:35 +0100,400, merge pull request 400 xiretza ecp5 pll freqfix fix ecp5pll vco frequency range,,
1889,7a87d4e262436b9f693a5a1fce29c36f7247b8d9,iretza <xiretza@xiretza.xyz>, 2020-02-24 14:39:44 +0100, , fix ecp5pll vco frequency range see http view_document document_id 50461 ecp5 ecp5 family data sheet section 3.19 sysclock pll timing,,
1890,0c7e0bf02571230aa48e75d99ee1ccc73ccf59bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-24 13:37:38 +0100, , integration soc improve presentation soclochandler location,,
1891,0042a0280744c31988d04b16d1b84b9848955047,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-24 13:24:32 +0100, , interconnect axi remove bus_name connect_to_pads,,
1892,5aba1fe824992c01ba14441b78d9245ed9c97459,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-24 12:49:42 +0100, , tool litex_gen add bus parameter axi lite support,,
1893,a3584147a51d1fbd51e19c2dedc0e40b8fbb0910,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-24 12:48:52 +0100, , litex_gen axi simplify way bus exposed connected pad,,
1894,d86db6f12b50e54c314dc13b46c8a9f6e5f5febc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-24 11:58:27 +0100, , litex_gen wishbone simplify way bus exposed connected pad,,
1895,18c57a64a3e0c399cc2e8e4d7e6d3cf0e67a3d0f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-24 10:25:18 +0100, , tool rename litex_extract litex_gen use similar name litedram liteeth generator cleanup simplify,,
1896,0083e0978be992e7389a992d2c0f022baa2b90c5,njoy-digital <florent@enjoy-digital.fr>, 2020-02-24 10:01:16 +0100,396, merge pull request 396 antmicro external add script allows generate standalone core,,
1897,017c91a4be6f1463cb771f4bd928db6e7c79a4de,njoy-digital <florent@enjoy-digital.fr>, 2020-02-21 21:08:22 +0100,397, merge pull request 397 gsomlo gls csr volatile add volatile qualifier new csr accessors,,
1898,173117ad4b7c84d6f591bf7a4f916301c7dc1d06,abriel Somlo <gsomlo@gmail.com>, 2020-02-06 18:30:22 -0500, , add volatile qualifier new csr accessors use mmptr macro classic csr_ read write simple accsessors identify mmio subregister volatile qualifier adjust new csr_ _uint accessors also utilize volatile qualifier since access implicit unsigned long change volatile unsigned long instead difference noticed opcodes generated using gcc9 risc cross compiler x86_64 standard litex cflags vexriscv rocket tested since report exist volatile matter combination compiler target add volatile qualifier safe side signed gabriel somlo gsomlo gmail.com,,
1899,9e2aede8a8bf3cfdc31a76f42a3f0a3b8485bb40,iotr Binkowski <pbinkowski@antmicro.com>, 2020-02-21 14:43:15 +0100, , tool add script extracting wishbone core,,
1900,79a14001b0819e974cf2222c24872fbb3f38c6ba,arol Gugala <kgugala@antmicro.com>, 2020-02-03 14:38:24 +0100, , axi add to_pads method signed karol gugala kgugala antmicro.com,,
1901,e0bcb57d3d0b905502502733ffd9b9531d2cc8df,an Kowalewski <jkowalewski@antmicro.com>, 2020-02-13 16:41:11 +0100, , wishbone add extracting module signal top,,
1902,485934edc9c1e123e3e39911b910b51aa3196b19,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-20 19:47:15 +0100, , doc socdoc fix example,,
1903,53ee9a5e059b60d59c17d9d2d8a1249796695e73,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-20 18:50:13 +0100, , cpu blackparrot first cleanup pas,,
1904,f3829cf0819c2e5d0ebc6cffb9569f9f46191549,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-20 16:16:07 +0100, , integration soc set base_address fix addressing 1gb sdrams,,
1905,3a6f97fff3cedb3dbee90100839a1be7401ee9b4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-20 13:46:39 +0100, , build sim add verilator fst tracing support,,
1906,8a715f3b1208d272913c79a87612b246aab48658,njoy-digital <florent@enjoy-digital.fr>, 2020-02-20 08:17:54 +0100,390, merge pull request 390 gsomlo gls add sdcard import litesdcard support litex using nexys4ddr initial test target,,
1907,516cf4050652934b7fa569b0319c1ec1fc8b2371,abriel Somlo <gsomlo@gmail.com>, 2020-02-19 20:14:10 -0500, , target nexys4ddr add optional sdcard support add option select litesdcard support basesoc via sdcard command line argument signed gabriel somlo gsomlo gmail.com,,
1908,d4d2b7f7c624ddd5775fd7a0cbb20e7ac65dab3b,abriel Somlo <gsomlo@gmail.com>, 2020-01-08 12:49:52 -0500, , bios add litesdcard test routine boot menu straightforward import sdcard initialization testing routine litesdcard demo example made available mainline litex bios boot prompt command signed gabriel somlo gsomlo gmail.com,,
1909,7a2e33b817dad1b6f1163d7429e833ab8bc0c095,abriel Somlo <gsomlo@gmail.com>, 2020-02-19 20:10:32 -0500, , target nexys4ddr add ethernet via method instead inheritance switch adding liteeth support basesoc via method instead inheritance allows optional peripheral added future via additional method signed gabriel somlo gsomlo gmail.com,,
1910,774a55a2aa7cefe6f617cce38697822508325c27,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-19 14:58:55 +0100, , soc_core fix missing init main_ram,,
1911,5d580ca4e11d289430b86227adcdfbdf10036832,njoy-digital <florent@enjoy-digital.fr>, 2020-02-18 17:54:13 +0100,389, merge pull request 389 antmicro bios boot allow customize flash offset linux image,,
1912,00895518e53710cf8cbe73108f08f87c1d158fa7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-18 16:59:55 +0100, , core cpu use standard debug variant debug specified,,
1913,659c244a0b67f2a5020869aa97fd87be33cfe429,ateusz Holenko <mholenko@antmicro.com>, 2020-02-17 16:52:08 +0100, , bios boot allow customize flash offset linux image,,
1914,ae45be47734eb2842ccf992954e336cd783c5569,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-18 10:15:01 +0100, , soc core clock add reset_cycles parameter s7idelayctrl usidelayctrl,,
1915,9baa3ad5bba5508473426ae7286ab3d16f9dfb20,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-18 09:11:40 +0100, , soc csr_bus fix aligned_paging computation done soc bus data width bus.alignment,,
1916,854e7cc908f346bc43f9b664a53d4583389f4858,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-18 08:27:59 +0100, , integration soc improve region logger,,
1917,9cb8f68e8264ee46c8e7c320a43051ed0c503a04,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-17 19:21:35 +0100, , bios boot update fix flashboot improve verbosity,,
1918,6ed0f445b609945742abfc41b81c9f0ab8b83c6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-17 08:36:36 +0100, , soc increase supporteds address_width paging,,
1919,5b3808cb810f8596c73fdac81f0c37781865e116,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-17 08:34:10 +0100, , soc_core expose csr paging,,
1920,0497f3ca714a5ffa33d667d4eb687379dd7c4b8f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-17 08:28:56 +0100, , soc csr_bus improve csr paging genericity,,
1921,351896bf576299a88e5258a67455cc216bec9690,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-16 16:09:06 +0100, , tool litex_sim use new sdram verbosity parameter,,
1922,67e8a042f83dd64daa338de6d55d442223e0b684,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-16 12:32:05 +0100, , integration soc add configurable csr paging,,
1923,6576470179c8083e42231434afd1970c1d174fee,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-15 19:04:47 +0100, , soc_core add back identifier,,
1924,8f6114d0cdbaf4189cb58744b8fb201906d37249,njoy-digital <florent@enjoy-digital.fr>, 2020-02-15 17:05:50 +0100,387, merge pull request 387 bracketmaster master litex_sim working macos linux,,
1925,3da204edd6f951b07056eb84c82a7d5766f06387,ehowshua Immanuel <yimmanuel3@gatech.edu>, 2020-02-14 17:53:25 -0500, , update work mac,,
1926,3574b909244d54f94667058201260eb64e1522d9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-15 14:04:44 +0100, , tool litex_sim specify default local remote address,,
1927,aebaea7764e3eba2332bbd56b8fa5107ebea4417,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-15 14:01:46 +0100, , tool litex_sim add ethernet local remote argument,,
1928,18a9d4ff2f2d0c85e55ccc6686b502e54a065f2b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-14 08:08:19 +0100, , interconnect stream cleanup import idents,,
1929,57fb3720e29a4007b3f35562ee511b7c7cf8803f,njoy-digital <florent@enjoy-digital.fr>, 2020-02-13 16:53:12 +0100,386, merge pull request 386 antmicro sdram timing checker tool litex_sim add cli option control sdram timing checker,,
1930,eff85a99bbb5d50ae4bcf3a2cf75a4b0d3f3c4a6,iotr Binkowski <pbinkowski@antmicro.com>, 2020-02-13 14:45:15 +0100, , tool litex_sim add cli option control sdram timing checker,,
1931,e4712ff7f32020716a802ded776bea18aa53a092,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-13 08:34:16 +0100, , soc_core fix cpu_variant renaming regression,,
1932,a2f1683b97f0a19d5c90f65ba15211abaaef92c5,ean Cross <sean@xobs.io>, 2020-02-13 08:47:58 +0800, , doc rename lxsocdoc socdoc update readme merge lxsocdoc upstream litex old name lxsocdoc make much sense additionally import path different rename file reflect new home soc doc update code example work new name signed sean cross sean xobs.io,,
1933,baa29f1b03fc726dd4333443e6a24a6f3f71f9b6,ean Cross <sean@xobs.io>, 2020-02-13 08:32:44 +0800, , doc fix regression new irq manager previously accessing property order able enumerate interrupt subsumed general irq object manages interrupt use soc.irq.locs instead authority interrupt doc export fix 385 signed sean cross sean xobs.io,,
1934,1620f9c5b01e3e34efb52ff9b483f81a0ee9a4d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-12 21:55:30 +0100, , soc csr show alignment report add info updating,,
1935,5b34f4cd34b6f827f7d0c2d3c97560b99873d8b2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-12 21:25:20 +0100, , soc add_cpu use cpu.data_width csr alignment fix regression rocket,,
1936,2f69f607e3718da685a12e7060055a88e0a151b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-12 18:16:38 +0100, , integration soc fix refactoring issue,,
1937,1d6ce66bf77219c2fb66daf270e9afa064a32f83,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-12 16:43:11 +0100, , soc integration builder update copyright align argument,,
1938,98ae91ada5d55b755d4ac91ff6b5ce9542cefb63,njoy-digital <florent@enjoy-digital.fr>, 2020-02-12 16:38:04 +0100,383, merge pull request 383 xiretza builder directory unify output directory handling builder,,
1939,b56545791cf5d4fde5c1cf40d212dab0f3279ac1,iretza <xiretza@xiretza.xyz>, 2020-02-12 14:35:23 +0100, , unify output directory handling builder,,
1940,4a15c3e219e3c746103564a9b050a8f7a71a7cc7,njoy-digital <florent@enjoy-digital.fr>, 2020-02-11 18:39:33 +0100,382, merge pull request 382 enjoy digital new_soc add new soc litexsoc class use soccore socsdram,,
1941,e9c665a539961f0fb1f180b8e74d1d57582507f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 18:28:05 +0100, , soc_core soc_sdram add disclaimer,,
1942,5558865cbf1ee4b8764777279d60798cb9f9dc5d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 18:21:41 +0100, , soc_core provide full retro compatibily add_wb_slave called,,
1943,1b5caf56fb8bbf20ecf3d9b0ae03ba9cf543c7f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 17:50:26 +0100, , soc fix busword typo,,
1944,8b5cc345538ae1138dab8c405c9c91c2f986113c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 17:44:24 +0100, , target ethernetsoc sure memory region added adding wishbone slave required new soc,,
1945,240a55bace286fadafd39c56681e7be672367f76,njoy-digital <florent@enjoy-digital.fr>, 2020-02-11 17:22:06 +0100, , merge branch master new_soc,,
1946,d5ad1d56f2cd7859a65e6e4fb927cd963b8674ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 17:19:22 +0100, , soc integration move mem_decoder soc_core,,
1947,0a737cb6249d6bef1082f0eeb43b724021e9c6b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 17:16:24 +0100, , soc integration common simplify get_version,,
1948,399b65fa1739916f97b7ce28be585cb3c7eed1ca,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 16:55:37 +0100, , soc add_uart fix bridge,,
1949,160c55d1d4a1c00af68301dc9566030e2144ca3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 16:44:17 +0100, , soc_core soc_sdram remove disclaimer add later design adapted,,
1950,b2c66b1efd6bd056c26ebd85e9a8ccd2e53e15e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 16:39:37 +0100, , soc avoid double definition main_ram,,
1951,5f9946085be8c6c6e76a09e155e28245470bbf65,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 16:24:57 +0100, , soc improve log color error reporting,,
1952,b22d2ca02bf44c74f82e19accb54c6c97b59d238,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 15:28:02 +0100, , soc add linker region management,,
1953,abc31a92c6b77d12e95959e5f95631d1790a245a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 14:50:16 +0100, , soc improve log presentation color,,
1954,91e2797bb48aa9f10385e34a4d04855b77244531,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 14:17:32 +0100, , soc fix,,
1955,0d7430fc69d980a67fec1a886d41750dd051608b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 14:05:01 +0100, , tool litex_sim_new remove,,
1956,21d38701dfffeec63964ffc2ee0f0d63cb1405ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 13:23:46 +0100, , soc fix build_time format,,
1957,4d761e1afd5693f0cb066fd9bc940514c3ea94ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 13:12:54 +0100, , core cpu remove separator io_regions requires python 3.6,,
1958,7c57a33ba0d7a4d8518c0a51cc4af9cadce38bc8,njoy-digital <florent@enjoy-digital.fr>, 2020-02-11 13:11:33 +0100,380, merge pull request 380 xiretza cpunone allow memory region used cpunone,,
1959,b43d830fdaa5ef150d552ab82f1b00966cd49f44,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 09:30:36 +0100, , soc add_sdram simplify cache use fullmemorywe cache default seems better device,,
1960,ea8e745ac28cfbf62319eaf50b755ec4f4ad3e3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-11 08:44:23 +0100, , soc_core common move old mem_decoder soc_core simplify get_version,,
1961,e301df7f56cea83a6cac7885ef7e41d103c33925,iretza <xiretza@xiretza.xyz>, 2020-02-10 19:56:36 +0100, , allow memory region used cpunone,,
1962,16d1972bf81f43840a74e37fee3f5107e6b0504c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 19:40:56 +0100, , integration common fix mem_decoder shadow base deprecated,,
1963,5e11e8391f0c57fe13b6609257357ab72d626e58,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 19:37:53 +0100, , tool litex_sim_new switch dynamically allocated ethmac origin,,
1964,dd0c71d7a1a906a1d531b8503c63b92b01a1eb43,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 19:34:18 +0100, , soc socregion decoder pas bus decoder remove mask origin,,
1965,e8e4537e1482037e3b0c37baba09ab9fff0ae8d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 19:02:44 +0100, , soc add_sdram avoid cache l2_cache_size,,
1966,dcbdb732312e60a2f4eeef170a861c694805d0e8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 18:38:59 +0100, , soc remove unneeded,,
1967,0f1811fb51d0fbba5212df82ecf60f8182c42916,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 18:21:41 +0100, , tool litex_sim_new use new bus csr irq method,,
1968,d320be8ecbc5726df468a5ca1a87d13a9b21264d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 18:19:35 +0100, , soc use io_regions alloc_region,,
1969,9ac09ddde5bf9d22fb939f5df39a846c071a64bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 18:00:46 +0100, , tool add litex_sim_new based soccore using add_sdram method,,
1970,cbcd953dd77281d6d8610c009bf73146d7ca85be,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 17:43:29 +0100, , soc_core use add_rom,,
1971,487ac3da9a9846bab6927bbbcc3032cadeb03db7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 17:40:46 +0100, , soc add_cpu simplify cpunone integration,,
1972,f7d4648ca123b5a134ec9fbd90982aa1aa75cef8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 17:17:31 +0100, , soc socbushandler add add_adapter method use convert master slave connecting bus,,
1973,379d47a8437d7cfffe52223122c98f2b1b26d890,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 17:02:20 +0100, , soc add_sdram add sdram csr,,
1974,3921b6345c8d07cf62323445404819d903fabf18,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 16:55:15 +0100, , soc add_sdram fix rocket shorten comment,,
1975,14b627b4666d7b4360f73bb142cd6f01678d3ead,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 16:38:20 +0100, , soc add_sdram improve api,,
1976,1faefdc0fab34629af09a96ac92152175a2c210e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 16:28:11 +0100, , soc add litexsoc class mode add_identifier uart sdram,,
1977,11dbe19084fbebce2bd3b09cf4134270f31ab285,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 16:21:21 +0100, , soc_core sdram cleanup add disclaimer,,
1978,5eb88cd9040d1e3c3af202e1df7cdde32dc8ce4f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 16:01:19 +0100, , soc add add_sdram,,
1979,39011593ace968f4047c720b23fe95a94c8be26e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 15:10:08 +0100, , soc add csr_regions update copyright,,
1980,d2b069516a6c38e57bf649b050e09e1c827fede0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 14:48:46 +0100, , soc add cpu rom sram check,,
1981,de100fddf5f9e517d4b428cf5d5af9ba4e742d98,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 14:35:36 +0100, , soc add socioregion manage,,
1982,6b8c425f9b4fb5c399465aab7a48238c703eab78,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-10 13:07:09 +0100, , soc reorder main component peripheral,,
1983,84b5df78711cd67f3bfa0784df7142748fcbf44d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-09 21:56:32 +0100, , soc add add_cpu method,,
1984,7ee9ce38a72eeb05700249899c3ffd45ed8e181d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-09 19:53:04 +0100, , .gitmodules black parrot switch http github.com enjoy digital black parrot without submodules,,
1985,b676a559fdfb0066e264fb58af8f3a9617b214f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-09 19:01:03 +0100, , soc fix unit test,,
1986,0a5883901a098ed43cb5c58756e8d7b59bde16fa,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-08 21:57:02 +0100, , soc integrate constant build,,
1987,014d5a56a87840efcb5b2632d2f8f9b60a15e3fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-08 21:34:26 +0100, , soc show sorted region origin locs,,
1988,c69b6b7c12974760eb900fc1f7f17998cd3f12b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-08 21:30:34 +0100, , soc simplify color theme,,
1989,1dced8183e2daf2edf7f921793929131b4ba600f,njoy-digital <florent@enjoy-digital.fr>, 2020-02-08 10:30:55 +0100,278, merge pull request 278 scanakci blackparrot litex,,
1990,3cb90297ac8d33b5daaceaae207d859d93c1cad9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-08 10:19:18 +0100, , soc add add_uart method,,
1991,e5cacb8bbd6d31e27c6870b5a8979e53573931d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 23:16:29 +0100, , soc_core cleanup import,,
1992,33d498b8268f3ca7b488504fc4876e6078a4c4d9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 23:11:08 +0100, , soc_core get_csr_address longer used,,
1993,1feff1d7d5a8686a458709e7e47dfde0290e7530,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 19:50:35 +0100, , soc integrate csr master interconnect collection irq collection,,
1994,3ba7c29ed9468a04583889d2707f6f273fbe1d27,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 19:09:54 +0100, , soc add add_constant add_config method,,
1995,29bbe4c02accc8e2d234d11abb8b7ee2da75c304,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 18:49:20 +0100, , soc add add_csr_bridge method,,
1996,b84c291c3424cc44c7d9158375fb3e4de50cf0be,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 16:21:40 +0100, , soc add add_controller add_identifier add_timer method,,
1997,9445c33e9d9e2459c7bf80f826dd7f98a9f0043b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 15:57:46 +0100, , soc add add_ram add_rom method,,
1998,e5a8ac1dabc81d714a345fea44bf0f6905581896,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 15:29:54 +0100, , soc add automatic bus data width convertion add_master add_slave,,
1999,8f67f1157da32fdda7ed3428e6ffa99067365548,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 15:19:02 +0100, , soc soc_core cleanup remove unused attribute,,
2000,2c6e5066a710cf8ab495915513d357ea9a2b5de3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 14:52:53 +0100, , soc move soccontroller soc_core soc,,
2001,848fa20d1e5b4efc0b95d86977b3d4febce7b2f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-07 13:25:54 +0100, , soc create soclochandler use simplify soccsrhandler socirqhandler,,
2002,39458c92eb6f248a43da917fe009ab3bef5389f5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 19:50:44 +0100, , soc add socirq.add use current location already defined,,
2003,1eff0799a418752ddafc14920e03038427edf6d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 18:50:17 +0100, , soc add soccsr.add use current location already defined,,
2004,8bc420679a3d7dbb4c89ec5e110e4e606d088752,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 11:07:50 +0100, , soc integration initial adaptation new soc class,,
2005,1d70ef6958bfc11cafc80d29e0ad5550d9d0fc89,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 17:58:01 +0100, , soc core spi_opi cleanup rename s7spiopi since series specific,,
2006,62f3537db0bb159444aa4d245b94fc34ea306075,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 17:08:00 +0100, , soc core rename spiopi spi_opi,,
2007,f58e8188b7ed18593f762ccefff2f96b5848e454,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 17:00:04 +0100, , soc core i2s cleanup pas rename s7i2sslave since series specific rename fifodepth fifo_depth consistency others core,,
2008,c2c80b5d0a0b1c2255e2bdb062e174df11035f95,njoy-digital <florent@enjoy-digital.fr>, 2020-02-06 16:29:33 +0100,378, merge pull request 378 betrusted merge_ip request merge i2s spiopi core,,
2009,98e46c2708810bbbeae325a0667d9be3aff88180,unnie <bunnie@kosagi.com>, 2020-02-06 21:55:44 +0800, , reduce indent,,
2010,6baa07a69bff59249e6e88e5a8ac2aca0bfa7b51,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 11:06:41 +0100, , soc integration add new soc class prorotype socregion socbus soccsr socirq soc,,
2011,d2b394a9be3e4e118b73954ccae5bcbc4cbf072d,unnie <bunnie@kosagi.com>, 2020-02-06 17:58:02 +0800, , update doc comment event i2s,,
2012,416afd3109c6bb8fa42e76eb1e27ac36f521b663,unnie <bunnie@kosagi.com>, 2020-02-06 17:56:21 +0800, , add doc comment event,,
2013,33d9e45a8bf2f34381e748fad81a9916b18d1b15,unnie <bunnie@kosagi.com>, 2020-02-06 17:54:26 +0800, , fix formatting spiopi pycharm really butchered code copy paste ... questionable default formatting preference,,
2014,9b11e9192de3f2daa14c67ec446b3aa068860587,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-06 10:50:35 +0100, , cpu vexriscv update submodule,,
2015,cc6ed667dfc28d7e869f011f92ee286ee944a019,unnie <bunnie@kosagi.com>, 2020-02-06 17:25:00 +0800, , request merge i2s spiopi core,,
2016,ae085782aed7f448cd205628532a7573781a34a6,ean Cross <sean@xobs.io>, 2020-02-05 11:05:04 +0100, , doc add lxsocdoc.md readme lxsocdoc repository,,
2017,5ff02e23a008ee67a302ee73c411d0ae83448f00,njoy-digital <florent@enjoy-digital.fr>, 2020-02-05 10:15:21 +0100,375, merge pull request 375 xobs add lxsocdoc add lxsocdoc,,
2018,1944d8d9d0080f2bc81de4792ece2faf7a80aace,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-02-04 19:14:23 +0100, , bios main add litex tagline,,
2019,40cddca9339724bf9a3538c7bf04d9ff1e1abbba,njoy-digital <florent@enjoy-digital.fr>, 2020-02-04 18:19:33 +0100,376, merge pull request 376 antmicro build sim override flag build sim allow use environment flag,,
2020,90fe5850033c7cfb72387458dc272871663bfa83,ariusz Glebocki <mglebocki@antmicro.com>, 2020-02-03 21:48:51 +0100, , build sim allow use environment flag use case additional flag added cflags ldflags e.g using conda environment,,
2021,58598d4fda74d038a351271768fa7f34cfa6bca2,ean Cross <sean@xobs.io>, 2020-02-04 23:49:08 +0800, , integration svd move svd generation export suggested move svd generation export alongside rest generator csv json performs move keeping compatible generate_svd function inside soc doc signed sean cross sean xobs.io,,
2022,73ed7e564cc27654015822e892af48c3e51f6a74,ean Cross <sean@xobs.io>, 2020-02-04 20:34:10 +0800, , soc doc use sphinx toctree intended sphinx toctree behaving oddly previously ignoring completely patch cause used correctly remove need double including various section signed sean cross sean xobs.io,,
2023,7c3bc0b09f9d18393c936692d30a97f8c36a8036,ean Cross <sean@xobs.io>, 2020-02-04 20:14:41 +0800, , litex doc initial merge lxsocdoc lxsocdoc enables automatic documentation litex project including automatic generation svd file merges existing lxsocdoc distribution soc doc directory signed sean cross sean xobs.io,,
2024,bd6fd3da553f17db19785d0d5dba63c973a5a9c1,njoy-digital <florent@enjoy-digital.fr>, 2020-02-03 12:55:48 +0100,373, merge pull request 373 antmicro reverse tool litex_sim use l2_reverse flag,,
2025,f3b068e2ee97ca004057a77be2b37ff751262276,iotr Binkowski <pbinkowski@antmicro.com>, 2020-02-03 12:03:57 +0100, , tool litex_sim use l2_reverse flag,,
2026,3350d33f9cd46839887e3008b949b156537a3ddf,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-31 19:31:33 +0100, , wishbone cache add reverse parameter,,
2027,eff9caee6a41f77f04f937faee65f84c095b6f0b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-31 19:16:54 +0100, , soc_sdram add l2_reverse parameter,,
2028,6e5b47f4c6e0aaa61c1baf41a51dd74bececeb8c,njoy-digital <florent@enjoy-digital.fr>, 2020-01-31 18:27:26 +0100,370, merge pull request 370 disasm fix small fix,,
2029,de88ed282a72021965b5aa3e6272a20f82293f56,adim Kaushan <admin@disasm.info>, 2020-01-31 18:54:25 +0300, , fix argument description,,
2030,eb49ec217e4ba1136eaef5b18b759f6a38f456a5,adim Kaushan <admin@disasm.info>, 2020-01-31 18:53:50 +0300, , pas csr json builder,,
2031,b69f2993e41d3fa881398a28c420a8018d38bf46,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-31 15:12:18 +0100, , soc_core add uart bridge support simplify externally,,
2032,7a6c04db9e8d830b8729e64834bc5c97277cca4f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-30 13:55:13 +0100, , build altera quartus fix fmt_r typo,,
2033,c6b9676db8d9846f55e2c85261b666bb5149e283,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-30 13:42:02 +0100, , cpu minerva update use new nmigen api,,
2034,9d2894727e2416d6cce6f9ec116f3c0345bbaf9c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-30 09:35:40 +0100, , inteconnect stream use pipevalid implementation buffer,,
2035,1c88c0f896fa9393d11fb539d2a3b3ec0e250eec,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-30 09:32:04 +0100, , inteconnect stream cleanup,,
2036,cafd9c358a9fff64218d6abd816caafae366d3b3,njoy-digital <florent@enjoy-digital.fr>, 2020-01-30 08:18:12 +0100,366, merge pull request 366 gsomlo gls csr followup software integration export expose csr subregister accessors,,
2037,ff2775c264cc452a05119dd895e25b559867dac2,abriel Somlo <gsomlo@gmail.com>, 2020-01-29 10:54:30 -0500, , software integration export expose csr subregister accessors expose pair csr_ read write _simple subregister accessors restore way dedicated accessors generated generated csr.h use hard coded combination shift subregister accessor call restores downstream ability override csr handling subregister accessor level signed gabriel somlo gsomlo gmail.com,,
2038,f3f9808d1f87bbaced94650797bfd8bce9cf6188,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-29 18:27:29 +0100, , interconnect stream add pipevalid pipewait cut timing path,,
2039,b22ad1acfb02b866d3d251b73204aef9e3974bd7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-29 16:16:00 +0100, , build xilinx vivado improve readability generated tcl xdc file,,
2040,7bc34a9bc75ce0b5d672323c7d05797592697274,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-29 08:31:41 +0100, , integration soc_core revert default value cause issue using external spram using soccore integrated sram disabled wanted,,
2041,b4b56db4e31fb8674c767f17ce4e9e851aed85ea,njoy-digital <florent@enjoy-digital.fr>, 2020-01-28 15:36:24 +0100,363, merge pull request 363 antmicro litex sim ddr4 tool litex_sim add ddr4 physettings,,
2042,c02dd5e8f974dddf9f7ccbdf8290d9b928ae3989,iotr Binkowski <pbinkowski@antmicro.com>, 2020-01-28 14:28:24 +0100, , tool litex_sim add ddr4 physettings,,
2043,0820adbda18ac1690a72557ac086020b749a376b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-27 21:30:13 +0100, , tool litex_sim add sdram init parameter,,
2044,01ae10b8037c2b10424a4f544295bbf89eadc6a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-27 13:12:37 +0100, , software bios revert lab misoc copyright,,
2045,ea5ef8c1be9f3a39fc2f030b0251c31f76c2dbf8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-27 12:12:53 +0100, , readme update copyright year make sure license readme mention misoc,,
2046,95cfa6a82c84ca156868f06c1e24886e8315c777,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-26 14:29:32 +0100, , platform netv2 add pcie pin,,
2047,f9bc98ed4ce5b9383d06d910af4b53cc2ebb9d3c,njoy-digital <florent@enjoy-digital.fr>, 2020-01-26 11:44:14 +0100,359, merge pull request 359 gregdavill bios_ddr3_ecp5 soc software bios sdram ecp5 strobe dly_sel read leveling,,
2048,1f43906236d0d93324ce5c241a96c245daa23848,reg Davill <greg.davill@gmail.com>, 2020-01-26 09:55:38 +1030, , soc software bios sdram ecp5 move strobe dly_sel,,
2049,f84f57d651eaf80f85e0bfa8c37f723be603ef1d,reg Davill <greg.davill@gmail.com>, 2020-01-25 13:11:39 +1030, , soc software bios sdram ecp5 strobe dly_sel read leveling,,
2050,52765488b560b43d1874bb1a634c00003e2e89dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-24 13:58:49 +0100, , tool litex_sim update copyright cosmetic change,,
2051,b280bb2ff2b0f814a77d7fa5d343714f2dddafbe,njoy-digital <florent@enjoy-digital.fr>, 2020-01-24 13:33:03 +0100,358, merge pull request 358 antmicro litex_sim_ddr tool litex_sim add support sdram type,,
2052,9aa97c2e0c3ac41ec4c1ced7bdceadfadde99ced,iotr Binkowski <pbinkowski@antmicro.com>, 2020-01-24 11:39:14 +0100, , tool litex_sim add support sdram type ddr lpddr ddr2 ddr3 right litex_sim support sdr memory hardcoded physettings change physettings generated based selected sdram type allow use different type sdram chip simulation,,
2053,19ef19ce0dda86219da013bd378b523a31a6020a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-24 09:06:35 +0100, , core clock create_clkout rename clk_ce improve error reporting,,
2054,7e08836062adeac493c10f67f04cb9d1d9e94c83,njoy-digital <florent@enjoy-digital.fr>, 2020-01-24 09:01:57 +0100,357, merge pull request 357 betrusted add_clk_ce add clk,,
2055,1f7549b4c0f7487ec5af94a32008c8c5004194a5,unnie <bunnie@kosagi.com>, 2020-01-24 15:01:13 +0800, , add bufio clockgen buffer option,,
2056,b3f9aa11be87877a278f2233aa25dcfdc3c9b466,unnie <bunnie@kosagi.com>, 2020-01-24 14:58:51 +0800, , add option bufgce clock generator buffer type,,
2057,cbc081c43d861b4177f0e45ebc64ab412c9ab256,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-23 15:42:31 +0100, , tool litex_sim review cleanup sdram module sdram data width feature,,
2058,b35ea459e7ed1952dd6114e946506a32cef04b04,njoy-digital <florent@enjoy-digital.fr>, 2020-01-23 15:34:53 +0100,354, merge pull request 354 antmicro litex_sim_ddr tool litex_sim specify dram chip data width via commandline,,
2059,674cfcde7d907aa6ffc95f0b0db9930292664040,iotr Binkowski <pbinkowski@antmicro.com>, 2020-01-23 14:24:21 +0100, , tool litex_sim specify dram chip data width via commandline litex_sim used single predefined dram chip possible specify one use sdram module also data bus width set using sdram data width,,
2060,b23f13d960798aa7af4bbefe7e46fbeeb8e165a2,njoy-digital <florent@enjoy-digital.fr>, 2020-01-23 14:16:02 +0100,351, merge pull request 351 antmicro fix sram size argument,,
2061,7a05353aa7949707f23453b6db013e2a62ecc8d9,ateusz Holenko <mholenko@antmicro.com>, 2020-01-23 13:37:02 +0100, , soc_core rename argument keep consistent naming scheme across argument,,
2062,c4bb4169f1a4b9414468c3d00661baccc8246d6a,ateusz Holenko <mholenko@antmicro.com>, 2020-01-21 16:36:45 +0100, , soc_core fix argument type right kept string crash trying math operation,,
2063,5845df76cc61dc7563dc22bb7382e9696e830b6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-21 19:00:58 +0100, , build xilinx vivado add pre_placement pre_routing command,,
2064,1388088240159732d97069cdb692ba7429700a43,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-21 14:08:36 +0100, , core icap add method,,
2065,2074a86ee32e0320f9e4f3702a63d21b886ac3ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-21 14:08:17 +0100, , core dna cleanup add method,,
2066,d39dc8cf5d3eb640b9f98543c0d2a9ebb65f4c40,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-20 21:19:22 +0100, , tool litex_sim cleanup simplify,,
2067,a0d95766acc33dcbd870dca343d94da153ac72df,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-20 12:54:46 +0100, , build sim add needed ldflags ubuntu 16.04 support thanks kamejoko80,,
2068,80c3dc41d3d31e000095a395cec7476ba9e1b645,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-20 12:10:00 +0100, , target use instead mem_map definition prepare automatic mem_region allocation,,
2069,53bc18cc3f739ed02b95a9e9e530915e22b3e9d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-20 12:05:08 +0100, , soc_core add new alloc_mem add_mem_region allow automatic allocation memory region user need provide memory origin needed since could retrieved mem_map prevent automatic allocation already possible csr interrupt new add_mem_region method allows defining memory origin mem_map used let soc builder automatically find allocate memory region,,
2070,eae0e00496741b6afffb157b44576695237d7696,unnie <bunnie@kosagi.com>, 2020-01-19 20:55:10 +0100, ," core clock xadc ease drp timing hard block fixed location long deep combinational path routing multiple hard block lead timing closure problem xadc mmcm drps currently den pin triggered .re output csr asynchronously derived fairly complicated set logic involves logic path way back cache arbitration mechanism wishbone bus complex design leading failure timing closure path hard block located disparate portion chip pull logic cluster opposite direction attempt absorb routing delay block leading non optimal placement everything else thus timing closure problem pull request proposes add pipeline delay critical path delay commit data drp one cycle greatly relief timing pipeline register placed close cluster logic computes address caching arbitration allowing routing slack hard block absorbed path pipe register hard block general problem algorithm program drp hit write read csr poll drdy bit asserted process already pretty slow mmcm particular almost impact mmcm update infrequent subsequent lock time mmcm pretty long xadc potentially problematic produce data 1msps sysclk around 100mhz adding 10ns read latency relatively small compared theoretical maximum data rate one every 1,000ns note xadc patch requires introducing bit logic non drp path without explicitly putting statement around logic fall back non blocking semantics verilog operator ultimately lead pretty hefty combinational path default get optimized drp enabled drp path enabled synthesizer know safely push async signal simple mux opposed worrying enforcing non blocking operator semantics get desired result",,
2071,7b92a17c6e1cbbff7ff203075ad65038284c82b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-17 13:24:45 +0100, , test test_targets limit max_sdram_size 1gb,,
2072,008a0894719f6365bacd433b9f33e90c33e14783,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-17 13:17:08 +0100, , target nexys4ddr fix typo,,
2073,36e5274a2b01ee7c65378e44bb2277761a4cca86,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-17 12:45:23 +0100, , socsdram set default max_sdram_size 1gb maximum map current mem_map,,
2074,46c1c5c16f87954dc5947b49d5fb56d28cc670d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-17 12:27:21 +0100, , target kcu105 remove,,
2075,5913c91caaaf29b33a7b498093395ff47e596651,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-17 12:16:08 +0100, , socsdram rename max_sdram_size make parameter socsdram expose socsdram parameter user,,
2076,1c465f89b608c565c9bd06437d60eb072e6adef5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-17 08:53:24 +0100, , build lattice add method api compatibility false path yet used translated .lpf file,,
2077,b4ba2a47ef86dcf723e200e4842ba1912430b371,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-17 06:32:00 +0100, , soc core uart set rx_fifo_rx_we true uartcrossover,,
2078,d15c911cacd4ba2877cc163afc12b8924b59212b,adullah <sadullahcanakci@gmail.com>, 2019-10-11 12:39:43 -0400, , blackparrot initial commit litex bios simulation including litedram litex bios working fpga excluding litedram,,
2079,5aa516cb8d8ee32424b593061cc723bc3d61c70b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 19:45:41 +0100, , soc core uart add rx_fifo_rx_we parameter pulse rxtx register read uartcrossover used etherbone acking data directly read avoid write read round trip speed communication lot 10x,,
2080,862e784eaefa41a05d92caa132d73b25205ad74c,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 16:20:25 +0100, , cpu vexriscv use bit signal,,
2081,f2a1673f4676e8d626f772b01fc9a9dac4613609,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 13:17:33 +0100, , target arty genesys2 fix ethernetsoc etherbonesoc selection,,
2082,990870d0614a8f2455e29e2e3cbb231c6e7704a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 12:32:59 +0100, , target genesys2 add etherbonesoc,,
2083,820e79bf9cdf44e1716bab7aac5ab0ec2572e48b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 12:32:25 +0100, , platform de0nano specify gpio serial,,
2084,ba366d42d093b08364de2f9fbf7972d538dcb66e,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 10:14:42 +0100, , target cleanup ethernetsoc,,
2085,a26853702c109fb4e650ef2d53cfd631a4bec328,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 09:46:54 +0100, , soc interconnect packet depacketizer use sink.valid sink.ready update sink_d fix etherbone regression arty,,
2086,a168ecbabd47a6378b6d5ef560b464900d07c863,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-16 09:11:44 +0100, , target arty add etherbonesoc,,
2087,7a4ecfa59d48c70573d90fa6fa05065e9b9e6ff7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-15 13:17:59 +0100, , target kcu105 update,,
2088,68e225fb45d3162b4c97e2a5fa5835ace827a5cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-15 13:09:03 +0100, , test test_targets update,,
2089,42efa998269ebdeaa07c9d8b9b4bda25f9aecc20,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-14 09:23:30 +0100, , soccore set default integrated_rom ram_size target default value provided soc_core_args,,
2090,4050e608340c05228f89deacd04e22ca15ae72a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 20:01:45 +0100, , soccore use hex integrated_rom sram_size,,
2091,f818755c9cf1e8f2ffc18ba886798352a8e99df7,njoy-digital <florent@enjoy-digital.fr>, 2020-01-13 19:57:59 +0100,339, merge pull request 339 gsomlo gls csr cleanup csr improvement cleanup,,
2092,f1606dbc7252804af445af12e5130a387950553f,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 17:39:23 +0100, , tool litex_sim use default,,
2093,4648db0c2ad8087aa61794c44939af32e707dd3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 16:58:00 +0100, , core uart uartinterface remove connect method,,
2094,6c9f418d26c09c8fc2338d31316844f0bbea029d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 16:56:31 +0100, , soc_core fix uart stub,,
2095,b073ebadf6db467d575f841902c1a5f518fa045a,abriel Somlo <gsomlo@gmail.com>, 2020-01-11 19:38:15 -0500, , bios sdram switch updated csr accessors misc cleanup revert treating sdram_dfii_pix_ data csrs array byte use new uintx_t array accessors improved legibility avoid unnecessary byteswapping signed gabriel somlo gsomlo gmail.com,,
2096,2c393041105e9b10ef8bfcc97eb83027f23c1107,abriel Somlo <gsomlo@gmail.com>, 2019-12-18 15:53:21 -0500, , software integration export rename reimplement csr accessors implement csr accessors standard integer type combination subregister alignment bit size i.e. csr_data_width rename accessors better reflect size register accessed correspondingly update generation csr.h export.py additionally provide read write accessors superimpose array standard unsigned type csr register may spread across multiple subregisters signed gabriel somlo gsomlo gmail.com,,
2097,63cd23c9c3b7496f6518849fc84deeab01dc837d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 16:02:32 +0100, , cpu vexriscv revert mem_map_linux main_ram,,
2098,83a7225ccceb7f6f930441dc6b01aeaf0c8a2b06,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 14:59:17 +0100, , soccore set integrated rom sram size default value soc_core_args use target,,
2099,6e3f25a7e010f333b0cc28b97be82cb4814cd1a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 14:40:26 +0100, , cpu vexriscv mem_map_linux update main_ram 0x40000000,,
2100,fe14b9cf86da1a7893e64978841cd707a23f6f55,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 14:39:45 +0100, , target genesys2 update,,
2101,39ce39a298f576da8f4ccc97873a3a78f03cc4fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 13:00:17 +0100, , soc_sdram add l2_data_width parameter set minimal l2_data_width improve dram access efficiency,,
2102,23175190d859e6d8fd7303cc78c43cf0e3b51326,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 10:14:38 +0100, , core uart add uartcrossover,,
2103,2f03d3234e1585da5614d49229e94885444ee9c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-13 09:20:40 +0100, , core uart uart add stream interface phy none add connect method use uart stub crossover bridged crossover uart created passing uart_name stream soccore socsdram adding crossover uart core design uart crossover wishbone bridge import uart uart tx_fifo_depth rx_fifo_depth self.add_csr uart_xover self.comb self.uart_xover,,
2104,d92bd8ffaa9a9d1f3d51498c8e382f7041e69274,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-12 22:06:35 +0100, , gen fhdl verilog fix signed init value,,
2105,ff066a5e09389d4c6ae88321cd3763678f6f5550,njoy-digital <florent@enjoy-digital.fr>, 2020-01-12 21:18:23 +0100,338, merge pull request 338 duranda master add optional ignore loop flag nextpnr,,
2106,26fe45fce19bb670ac22c6d38d555be33d8ffed8,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-12 21:11:44 +0100, , core uart rename bridgeduart uartemulator rework simplify also integrated soccore uart_name emulator,,
2107,d40bf9d8a7003426f8d77851b4f8377a6e861d49,njoy-digital <florent@enjoy-digital.fr>, 2020-01-12 20:40:27 +0100,340, merge pull request 340 xobs bridged uart uart add bridgeduart,,
2108,5079a3c32e45d026eefa22d922b2dc58b9edacd8,ean Cross <sean@xobs.io>, 2020-01-12 19:52:42 +1000, , uart add bridgeduart version uart add second compatible uart first maintians software compatibility allows program running side litex bridge act terminal emulator manually reading writing second uart signed sean cross sean xobs.io,,
2109,d24a4b54280591192df70f52e488dce67bfd1c73,rnaud Durand <arnaud.durand@unifr.ch>, 2020-01-10 16:06:08 +0100, , add optional ignore loop flag nextpnr,,
2110,f70dd48279cdb54e5da715d4d5f7a743ee2c370d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-10 14:25:46 +0100, , bios sdram add memspeed,,
2111,fa22d6aa82ee145671a424c7b3112daa82c9ca0d,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-10 12:52:14 +0100, , wishbone cache avoid refill_wrtag state improve speed,,
2112,f408527dd46a04b6224e5b2e36d5b98d644d703b,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-10 08:49:23 +0100, , soc core cpu add riscv64 linux toolchain support risc cpu toolchain downloaded http,,
2113,8889821c54050e9d97492f9029007da236aee333,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-09 21:12:00 +0100, , target sync litex board,,
2114,aba8fc5c9457e0bb972075187c9fb157e8d3c325,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-09 19:45:51 +0100, , build altera quartus allow multiple call constraint similar similar change already applied xilinx backend,,
2115,e318287ec2b9be341ed77d6a6075c6c288754b8d,njoy-digital <florent@enjoy-digital.fr>, 2020-01-09 13:24:17 +0100,337, merge pull request 337 gregdavill spi flash soc core spi_flash tristate dq2 dq3 bitbanging,,
2116,49781467d7f6645ef9884bf644b25cec47ef9c6f,reg Davill <greg.davill@gmail.com>, 2020-01-09 21:53:00 +1030, , soc core spi_flash tristate dq2 dq3 bitbanging,,
2117,2cf95e9f9301df849272a3293afe9c0e82ebe161,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-09 11:03:17 +0100, , platform minispartan6 rename sdcard regroup data line,,
2118,e99740e81432ae414c5b8d2b0acee40748ab42c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-09 11:00:54 +0100, , platform nexys4ddr add sdcard pin,,
2119,83ad674feb21098c0e51e2d1c70dbdffb1744cd5,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-08 19:38:27 +0100, , build lattice trellis use single fonction parse device,,
2120,018c7ca890acedb959fd4689503e2553bac74c3e,njoy-digital <florent@enjoy-digital.fr>, 2020-01-08 19:17:04 +0100,336, merge pull request 336 kbeckmann trellis speed trellis pas speed argument nextpnr,,
2121,426ab676e84bf42f4111ceba50aa0da9885d6191,onrad Beckmann <konrad.beckmann@gmail.com>, 2020-01-07 23:15:13 +0100, , trellis pas speed grade argument nextpnr,,
2122,fd4cbd8053d717b6c4da4afb4f4c9c4d916ab4ec,njoy-digital <florent@enjoy-digital.fr>, 2020-01-06 18:09:12 +0100,331, merge pull request 331 betrusted xadc_mods wip add support drp xadc,,
2123,378722a7efe8c539466da0618adbc4215882d5c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-06 16:28:48 +0100, , soc core xadc define analog_layout simplify analog_pads connection,,
2124,87d456cae2e1b0abac82d8a88f325e93aa7c3da6,unnie <bunnie@kosagi.com>, 2020-01-06 21:47:58 +0800, , bring back analog_pads specifier remove reset condition side analog channel actually connecting digital line meaning doc say either connect analog pin pad vivado tie appropriately wish case tying pin would actually connect power ground mean even unipolar mode burn two pin break signal interest ground reference analog pad thought could connect pin would grounded happen ignored wired pad pad specifier leave optional argument analog_pads none tried assigning self.analog property instantiation seem work default value preferred look like want analog_pads optional argument way would add code instiating module tamper property instance directly think sort ugly also noticed stripped layout specifier analog_pads thought would nice provide file caller infer pad layout reading code ... motivation removing,,
2125,642d073700ef4b9541c502140535316c48e36fb0,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-05 21:04:13 +0100, , cpu minerva fix variant syntax warning,,
2126,4dc0a614281968cae3fa579d608d3ef05656e5fd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-04 23:59:04 +0100, , soc core xadc cleanup simplify add expose_drp method keep csr ordering older version requested software compatibility always enable analog capability user use needed add expose_drp method similar clock.py case drp needed,,
2127,8ba204c76f3fcfb018619f2ebc639c5485a6a55a,njoy-digital <florent@enjoy-digital.fr>, 2020-01-04 19:19:38 +0100,332, merge pull request 332 gsomlo gls csr mem sel interconnect csr_bus sram allow bit alignment bit cpu,,
2128,d087e2e0afbea393789a20fde4e9d59469c9fc1a,abriel Somlo <gsomlo@gmail.com>, 2020-01-03 16:27:44 -0500, , interconnect csr_bus sram allow bit alignment bit cpu similarly csrbank subregisters aligned cpu word width see commit f4770219f ensure sram word_bits also aligned cpu word width additionally fix mmptr macro access csr subregisters cpu word unsigned long sized slice fix functionality ident bios command bit cpu e.g. rocket signed gabriel somlo gsomlo gmail.com,,
2129,5eec7432b8807205c289b512be2bccfbf128786a,unnie <bunnie@kosagi.com>, 2020-01-04 03:03:59 +0800, , fix couple bug drp readout path getting data via drp still todos progress,,
2130,56ccaeebf0ee153b68fb717dcb94d45ce35274ae,unnie <bunnie@kosagi.com>, 2020-01-04 00:25:09 +0800, , add support drp xadc design backward compatible functionality user want use drp power xadc scan supply temperature store csrs drp_enable set scanning stop xadc controlled drp bus wher drp_enable reset xadc may return auto sample mode internal register configured return drp_enable without example turning continuous sequence setting channel check result unpredictable mostly either scan stop scan channel depending register setting point backward compatibility confirmed testing drp api still work progress application developed need support fun stuff like real time sampling signal buffer road block may modified support output fifo railing cpu trying real time sampling adc data probably added true false flag sort parameter list fifo expensive far bram implement application need fifo buffer probably use bram better thing,,
2131,690de79d8b169fd936a74af80121befec0236561,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-03 15:29:10 +0100, , cpu microwatt reorder source add comment,,
2132,e36df2a6fba27f67ab5a4abc2ac5dc76b90612a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-02 10:23:05 +0100, , build lattice icestorm increase similarity trellis,,
2133,197edad34e22a70d966b4f95c183294d8eb906cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-02 09:41:47 +0100, , soc integration soc_core soccontroller specify initial reset value scratch register description,,
2134,b65a36e7e81ca7a7d7ef205010bea2d608ebe3e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-02 09:38:23 +0100, , soc integration soc_core soccontroller rephrase csr description bit,,
2135,1f27b21f9c42b7abd063b4758ca75e6e4e850acb,njoy-digital <florent@enjoy-digital.fr>, 2020-01-02 09:26:35 +0100,330, merge pull request 330 xobs document ctrl timer0 document ctrl fix timer0 documentation,,
2136,c5aa929d4c89337964f8bdba8908ddedec84c146,ean Cross <sean@xobs.io>, 2020-01-02 16:24:12 +0800, , core timer clean wording timer documentation fix formatting error timer documentation lack space first second sentence also fix grammar documentation various field signed sean cross sean xobs.io,,
2137,2d75aee7e0192d9be74271c5d0e7d8bd1bfb4b3e,ean Cross <sean@xobs.io>, 2020-01-02 15:37:45 +0800, , soc_core ctrl document register add small amount documentation three register present inside ctrl module signed sean cross sean xobs.io,,
2138,a251d7121152222ee2c96819b2b51343a5741c82,ean Cross <sean@xobs.io>, 2020-01-02 15:36:35 +0800, , core timer fix documentation formatting restructured text used properly formatted resulting confusing broken output corrects output let format correctly using sphinx signed sean cross sean xobs.io,,
2139,db7a48c05dec0f2e737dc9ee6726da20d70db514,lorent Kermarrec <florent@enjoy-digital.fr>, 2020-01-01 13:24:06 +0100, , soc core clock also allow margin ice40pll ecp5pll,,
2140,caacc411034974a55d8bfa257ccd1706c6aab0e6,njoy-digital <florent@enjoy-digital.fr>, 2020-01-01 13:20:15 +0100,328, merge pull request 328 betrusted precise_clocks add possibility precise clock solution,,
2141,219bb7f294c14dde5072ac3282cc33943931a64c,unnie <bunnie@kosagi.com>, 2020-01-01 18:49:00 +0800, , add possibility precise clock solution clock multiplier planned well zero error solution clock suggest change margin comparison loop perfect solution allowed converge,,
2142,9336fe11390eb7fd26245f48a6a5f2937e9824fd,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-31 10:33:12 +0100, , build microsemi libero_soc update behavior clock already constrainted,,
2143,3022f02b3fb473618ff057d10133f10bf875f009,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-31 10:32:09 +0100, , build xilinx vivado update behavior clock already constrainted,,
2144,fe4eaf58608fbffaf1ec4ce08ca3ec3c9432405f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-31 10:25:51 +0100, , build lattice icestorm improve store period pas clock convertion mhz improve error message,,
2145,6b91e8827c62a78d555d50e932de657e74e8fb1a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-31 09:58:26 +0100, , soc integration builder avoid try except litedram import check soc sdram import,,
2146,2157d0f3328071459c78351266f2eb56b0849990,njoy-digital <florent@enjoy-digital.fr>, 2019-12-31 09:49:53 +0100,327, merge pull request 327 zakgi master moving ram offset outside csr_ethmac define,,
2147,f0b5c6721627947025527d9ed9c9304cc291c530,im 'mithro' Ansell <me@mith.ro>, 2019-12-30 19:25:14 +0100, , allow specifying clock constraint multiple time long clock value actually match,,
2148,8b955e6f694e3dfa4e79025b078f849cacf15872,im 'mithro' Ansell <me@mith.ro>, 2019-12-30 19:24:26 +0100, , allow litex builder used without litedram,,
2149,a738739acd797d7ffaa14967976d3fe66cabda4f,im 'mithro' Ansell <me@mith.ro>, 2019-12-30 16:10:57 +0100, , improve invalid cpu type error message,,
2150,85ade2b3b35fb8093f22b573ba342affe3c055fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-30 10:07:08 +0100, , build xilinx programmer fix vivado_cmd setting sourced manually,,
2151,39ae230b83dd8c2760135c31cc874e5b234992c5,iammarco Zacheo <g.zacheo@gmail.com>, 2019-12-29 22:56:42 -0800, , moving ram offset outside csr_ethmac define,,
2152,ffa7ca8f0b44b0e560c58e6f9e72c64d78669e64,njoy-digital <florent@enjoy-digital.fr>, 2019-12-21 21:31:04 +0100,321, merge pull request 321 gsomlo gls rocket aximem wide cpu rocket variant double 128b quad 256b wide mem_axi,,
2153,e754c0555abea2f10383761ae07043c4b181940e,njoy-digital <florent@enjoy-digital.fr>, 2019-12-21 21:30:09 +0100,319, merge pull request 319 duranda feature integer attribute add integer attribute,,
2154,cd8feca57438ecbcd4e067cc5da3341994119784,abriel Somlo <gsomlo@gmail.com>, 2019-11-29 18:42:54 -0500, , cpu rocket variant double 128b quad 256b wide mem_axi various development board litedram port may native data width either nexys4ddr 128 versa5g 256 trellis bit add rocket variant configured mem_axi port matching data width point point connection cpu memory port litedram accomplished without additional data width conversion gateware signed gabriel somlo gsomlo gmail.com,,
2155,40c355502b453210faef91bbcbde2721345947b3,njoy-digital <florent@enjoy-digital.fr>, 2019-12-21 19:40:21 +0100,320, merge pull request 320 gsomlo gls touch misc rocket csr cleanup,,
2156,585b50b2922c45722a0954848080d161a4122725,abriel Somlo <gsomlo@gmail.com>, 2019-12-18 11:24:11 -0500, , soc_core csr_alignment assertion enforce condition csr_alignment either requested explicitly initializing soccore additionally cpu specified enforce csr_alignment equal native cpu word size currently either warn caller alignment value higher cpu native word size explicitly requested conclusion cpu specified csr_alignment assumed equal sizeof unsigned long signed gabriel somlo gsomlo gmail.com,,
2157,b6818c205e2de4d810909eeb20b926af686074ba,abriel Somlo <gsomlo@gmail.com>, 2019-12-21 12:59:19 -0500, , cpu rocket access plic register via pointer dereference since plic internal rocket access register directly via pointer dereference rather litex csr bus accessors assume subregister slicing therefore inappropriate register accessed litex csr bus signed gabriel somlo gsomlo gmail.com,,
2158,0e46913d52451595523dd5289ddf6236b8b6495b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-20 23:32:21 +0100, , cpu microwatt add initial software support,,
2159,94e239ff13325a332dd5a3932ff08bc0426b5d44,rnaud Durand <arnaud.durand@unifr.ch>, 2019-12-19 09:03:12 +0100, , add integer attribute,,
2160,f8c58216580e223558b539fa3f9a0a6969bdf9a3,rnaud Durand <arnaud.durand@unifr.ch>, 2019-12-19 08:53:44 +0100, , revert gen fhdl verilog allow single element verilog inline attribute reverts commit,,
2161,f883f0c703792a53a7bad5b1f68ab24e712ad6c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-18 19:02:30 +0100, , cpu microwatt add submodule,,
2162,5da0bcbd7a3a52d355c4073036c6b3592d903555,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-18 08:59:35 +0100, , cpu microwatt set csr 0xc0000000 region,,
2163,39a8ebe70cd452bfee6dc3bf0dd8c9c42341a554,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-18 08:56:36 +0100, , cpu microwatt fix add_source add_sources,,
2164,d74a7463e02fa52281c343cc9a0433e82179a23c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-18 08:46:38 +0100, , soc core pwm remove debug print,,
2165,bd15f07cf7d8bc349512d9e8dcc37f6f618ac685,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-17 09:47:31 +0100, , platform netv2 add xc7a100t support,,
2166,76e57414c3b7a5e5c50803d6b9078c0ab46ff1aa,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-17 09:47:12 +0100, , platform minispartan6 add assert available device,,
2167,bfe0bf64027b9008171bcd6b838483991dfd21ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-17 09:41:46 +0100, , cpu microwatt simplify add_sources,,
2168,b9edde20dee4618096c9b3756c9671f7a03dba41,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-17 09:33:46 +0100, , cpu microwatt add io_regions gcc_flags,,
2169,16e7c6b6340184c208b40ccc5005a9cd9911d76e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-17 09:27:19 +0100, , cpu microwatt update copyright,,
2170,3d79324fce90b22d1c95fb4d4e0711066d5aac66,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-16 12:37:27 +0100, , cpu microwatt drive stall signal burst support,,
2171,da3a178bc62a3463ee001eb9acca3252200c99b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-16 11:13:10 +0100, , soc core pwm add clock_domain support,,
2172,9da28c4ea51c466ca6c19747877d9de2b0704ad7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-16 11:12:38 +0100, , build xilinx fix case,,
2173,ec7dc2d8f4eecbe620c6f9f3b41bba9d11003012,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-14 22:47:07 +0100, , build xilinx ise cleanup simplify pas remove mist support aware anyone using,,
2174,1b963bb2d5ecc250dc64e0266ac4534d772c1436,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-13 23:58:14 +0100, , soc core cpu add initial microwatt gateware support implementation tested arty litex soc core cpu microwatt git clone http github.com antonblanchard microwatt microwatt source litex board target arty cpu type microwatt compile gateware,,
2175,c34255d2aba2680a029608f415ac49d39742ac4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-13 23:44:07 +0100, , soc core cpu minerva add self.reset i_rst,,
2176,8b6f9e0a2c4d2e817eed1b0904ff5b3434ff0a83,njoy-digital <florent@enjoy-digital.fr>, 2019-12-13 21:57:14 +0100,315, merge pull request 315 gsomlo gls csr assert soc_core additional csr safety assertion,,
2177,a0dad1b071e61b707744552c7fbf266dd8deb447,abriel Somlo <gsomlo@gmail.com>, 2019-12-12 09:02:47 -0500, , soc_core additional csr safety assertion since csr_data_width probably never worked properly remove one possible option fixed added later add csr_data_width tested doe work additionally ensure csr_data_width csr_alignment attempt create sub register larger cpu native word size xlen signed gabriel somlo gsomlo gmail.com,,
2178,fb6b0786b6654202af274468e1d6e2095a423f06,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-12 12:41:25 +0100, , soc_core remove static 16mb csr region allocation use allocate correct size,,
2179,b1a1e5e227e6a05f4831e2eb76bebd15f835a955,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-12 11:27:56 +0100, , soc_core add sort csr region origin allow csr.h csr.csv ordered origin,,
2180,061d593de3349853676c823572f251ce908631e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-09 19:25:38 +0100, , core 8b10b use real memory 6b5b table improve timing ecp5,,
2181,a0122f9863fe4716eeeefd59f6b98080b6bee45d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-08 12:19:38 +0100, , build xilinx vivado move build_script generation,,
2182,18ff8f38d1eee15da625310c8e7c5bbcf7ab278d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-08 12:08:17 +0100, , build xilinx vivado cleanup simplify,,
2183,0931ccc91985a725d305a5ca5ccc64f501745cdd,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-07 21:43:15 +0100, , build lattice icestorm cleanup simplify remove arachne pnr support,,
2184,b1b920531aa539a358085833605b8e56bf8ca6fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 22:04:36 +0100, , build xilinx common platform programmer cleanup pas,,
2185,edaa66bbeda28da38eb7cfc9919268bae2d31e66,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 18:20:59 +0100, , board add lambdaconcept pcie screamer r02,,
2186,a8635c48a4be2ccc0ae2aeaaa4653ee13f5302c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 16:15:08 +0100, , target versa_ecp5 fix compilation diamond,,
2187,30a18808ad67a189f57afb03d46b3115888840a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 15:58:06 +0100, , board target keep attribute longer needed since automatically added applying constraint signal,,
2188,23c33cfa99943cfbd7eaa979f658381f57b40919,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 15:41:15 +0100, , build automatically add keep attribute signal timing constraint avoid specify manually eventually forget constraint applied correctly,,
2189,4c9af635d21ff24e2bc7433e3b7ae510d5198b21,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 15:16:21 +0100, , build altera quartus allow adding period constraint net add optional additional sdc qsf command additional sdc qsf command added design like create_clock ... set_false_path ...,,
2190,22e6f5ac1da45756911f12fba413680f1ff920f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 12:57:59 +0100, , build lattice trellis nextpnr handle lpf timing constraint multiple clock domain freq_constraint longer needed,,
2191,8fb3f9a90d8a6560300b8d0055a33fe29a39ec00,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 12:51:50 +0100, , build lattice cleanup simplify functional change icestorm still need cleaned,,
2192,946478a71e2a7d47545665732c7a35bab19831fa,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 12:13:20 +0100, , build lattice cleanup simplify,,
2193,60edca234509b0078e7b953b64e4c407eb5ecd52,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 11:14:57 +0100, , build microsemi cleanup simplify functional change,,
2194,50fdc5ce4122bbae2e4a26ef7f61178f3ec467af,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-06 09:29:48 +0100, , build altera cleanup simplify functional change altera build backend bit messy needed cleanup ease future maintenance new feature,,
2195,b17dfafa55f9b2369a28d965e34b566614b8c19f,im Ansell <me@mith.ro>, 2019-12-05 19:05:44 -0800,313, merge pull request 313 mmicko yosys ise flow fix,,
2196,8d90f4e97b86c7cd03eea992a08b43601274c25c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-03 15:27:20 +0100, , build xilinx vivado use vhdl 2008 default,,
2197,cfd17321e2acdcd9ccd9f7526de72a6e23041b3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-03 10:11:15 +0100, , target nexys4ddr remove limitation longer needed,,
2198,201d60f37a8f432760c74c8995117da34e80964b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-03 09:05:52 +0100, , target netv2 switch mvp ddr3 k4b2g1646f instead mt41j128m16,,
2199,6b8206472312108895358f46aed0f9355b22ca54,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-03 08:58:01 +0100, , target uniformize improve presentation,,
2200,718f69953b21dab5d6a499cc5c555ed906475984,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-02 11:03:42 +0100, , readme fix litepcie travis link,,
2201,6de20f185a280de852a76134a6ae5c0a81adec2a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-02 09:44:44 +0100, , soc interconnect csr add field support csrstorage write simulation method,,
2202,2567a0ae1d9400cf52acd195a29c4d15dd913d3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-12-01 21:26:37 +0100, , soc core gpio add gpio tristate,,
2203,d702c0fe350d08c0867bc2cb41dbf1571af6f9d7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-30 19:30:50 +0100, , setup.py update,,
2204,c9665aed389f01eaafff1bc4db8e3e0a1e5004e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-30 19:23:34 +0100, , readme.md use litex logo,,
2205,82819dd5363c8fcfe8b0c3303eb82f9fc9f8e9c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-30 19:18:04 +0100, , readme switch markdown,,
2206,90f9ffc5059f96ee31811e64cf5d5fa790527b73,im Ansell <me@mith.ro>, 2019-11-29 19:05:56 -0800,311, merge pull request 311 kbeckmann trellis support cabga256 package,,
2207,f411d6d362d1d3bf898354c568e6e456e9dc0fef,onrad Beckmann <konrad.beckmann@gmail.com>, 2019-11-30 02:38:16 +0100, , trellis support cabga256 package,,
2208,783dfa508c36e33d192df562aab28b87ef9f9865,iodrag Milanovic <mmicko@gmail.com>, 2019-11-29 19:11:22 +0100, , properly select family currently supported,,
2209,6560911df26d5c0d2e1bfef2ec9448bf1f50f24a,iodrag Milanovic <mmicko@gmail.com>, 2019-11-29 17:12:08 +0100, , integrate latest yosys change,,
2210,3d20442f6ff853e8d522492f74a591472e3579c8,njoy-digital <florent@enjoy-digital.fr>, 2019-11-25 21:01:17 +0100,310, merge pull request 310 xobs spi flash mode3 doc spi_flash correct documentation spi mode,,
2211,581c23725e81b55339194eeba002cccf1b56f6c1,ean Cross <sean@xobs.io>, 2019-11-25 12:33:56 +0800, , spi_flash correct documentation spi mode spi mode actually mode3 since output value updated falling edge clk input value updated rising edge also clarifies documentation based experience core signed sean cross sean xobs.io,,
2212,de205d4a8457d0c226d69ae93f30a47d0ebcc1d1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-22 15:28:35 +0100, , tool remote comm_udp use one socket,,
2213,bdaca40fe4ff1d6b5e49f595a82c3a8a6e5da0da,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-22 15:28:07 +0100, , build avoid duplicate,,
2214,6883a43680c4619dd02e89b1d74a6133212fe31f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-20 19:36:51 +0100, , soc core clock change drp_locked csrstatus connect,,
2215,36107cdfd79752289b24fb6200a90094d78ad597,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-20 19:24:40 +0100, , soc core clock reset pll mmcm series ultrascale self.reset signal,,
2216,e8e70b164ae5e8f324c207a14873bfcc2350c3d9,njoy-digital <florent@enjoy-digital.fr>, 2019-11-20 19:20:15 +0100,309, merge pull request 309 antmicro mmcm fix soc core clock add lock reg assign reset,,
2217,fd14b76594c0f64994563746ee5b919657ab3c76,awel Czarnecki <pczarnecki@internships.antmicro.com>, 2019-11-20 15:29:36 +0100, , soc core clock add lock reg assign reset necessary add drp_locked csr reading lock signal mmcm additionally input signal reset mmcm driven signal proper reset mmcm module thus impossible perform entirely correct dynamic clock reconfiguration,,
2218,04017519c885610fa97ae939d746e82096232c3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-20 12:32:22 +0100, , soc interconnect axi add,,
2219,4b073a440a280d31a5d2a709deef0659e70cc2fd,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-20 11:22:39 +0100, , test test_axi cosmetic,,
2220,d905521185fada6fe246e546384eb19e6188e030,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-19 09:11:11 +0100, , build tool get_migen avoid git fatal error message installed git repository,,
2221,02bfda5e38f33c66e2fe9bb2f63ec02756657233,njoy-digital <florent@enjoy-digital.fr>, 2019-11-18 18:24:35 +0100,308, merge pull request 308 gsomlo gls sdram init soc_sdram bios sdram support sdram init csr_data_width,,
2222,3ef13fd27a027c98bbe2a0b5b252c175fc0262c6,abriel Somlo <gsomlo@gmail.com>, 2019-11-17 10:08:50 -0500, , soc_sdram bios sdram support sdram init csr_data_width enable sdram initialized csr_data_width bit currently csr_data_width bit supported read leveling tested csr_data_width ecp5 versa5g trellisboard using yosys trellis nextpnr nexys4ddr using vivado signed gabriel somlo gsomlo gmail.com,,
2223,1efb18f1ea5ffe07f0681c2bdbc71fb38291da3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-18 08:51:44 +0100, , soc interconnect packet depacketizer another simplifcation pas,,
2224,af52203c003cb1cf1aa67fc30c21466545fcd10c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-17 11:57:14 +0100, , soc interconnect packet depacketizer cleanup aligned data copy state,,
2225,8272a00d6ea2200eaaceeded207dc5bfc3c590f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-17 11:50:09 +0100, , soc interconnect packet depacketizer replace no_payload sink_d.last,,
2226,605971279440bf7159ffd010cd788eaa70cf9ed0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-16 14:39:18 +0100, , test test_packet add randomness ready output fix corner case packetizer depacketizer,,
2227,964289337140272acc4930a27690279a5e316dac,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-16 08:49:04 +0100, , test test_packet add randomness valid input fix corner case packetizer,,
2228,888fd55bd85aabc861f26fe00349b40f6aceb346,njoy-digital <florent@enjoy-digital.fr>, 2019-11-15 18:17:35 +0100,307, merge pull request 307 sergachev master change 512 csr memory exception warning,,
2229,2f2cfc9951238fbba259e2a7e3b9315bddbadc99,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 16:19:05 +0100, , soc interconnect packet fix synthesis synthesis tool sort optimization still need provide valid verilog,,
2230,444ae951e9e53f131e3e2479692322a9c4fdc1e1,lia Sergachev <ilia.sergachev@pm.me>, 2019-11-15 15:34:12 +0100, , change 512 csr memory exception warning,,
2231,31661e9e2dd3a83495836130c7a664e5340e4154,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 14:57:31 +0100, , soc interconnect packet connect error last_be present sink source,,
2232,2946581e50fe5a2a362ccd6d7fee5a0888270a53,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 14:34:56 +0100, , soc interconnect packet simplify refactor packetizer depacketizer keep simple avoid complex fsms let synthesis tool simplification fsm state reachable,,
2233,33c4d961b58d8c3a10557f078b7d72b7981beb19,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 11:36:52 +0100, , test test_packet add 128 bit loopback test passing,,
2234,824faf9722ac502995d8bfe3de3441eec50e99b2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 11:32:42 +0100, , test test_packet prepare testing bit,,
2235,86662b54d0f3cc5147074913b310b5dfa1c44b88,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 11:25:38 +0100, , soc interconnect packet update copyright,,
2236,5c19b133ac8d032db3233a9c86ae1ee1154d460e,amsi K Vytla <vkvytla@lbl.gov>, 2019-11-15 11:22:49 +0100, , soc interconnect packet add bit support packetizer depacketizer high speed link 10gbps xgmii ethernet example stream data_width generally bit make header data aligned byte boundary change allows packetizer depacketizer work stream data_width bit,,
2237,5f151152caebb682becb0bf3c33d2078f9cfadf3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 10:57:31 +0100, , build sim cleanup run_as_root,,
2238,446ae57b75ecff6a1ad99457f8d305520ccfcaf0,amsi K Vytla <vkvytla@lbl.gov>, 2019-11-15 10:47:13 +0100, , build sim module add xgmii 10gbps ethernet module used simulate socs xgmii 10gbps ethernet liteeth verification,,
2239,56fbd2f25034e4ee857e12c8f405f95cc739d884,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 10:39:49 +0100, , sim ethernet remove trailing whitespaces,,
2240,442e23d7fd196cbc3466d1a64d98254c301bcbeb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-15 10:29:39 +0100, ," test add initial test_packet use header 8,16,32,64,128 bit field test packetizer depacketizer loopback random field value random packet data length",,
2241,eb3888f68e0833a6c0c3e709596927f5efd46bd3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-14 11:19:07 +0100, , tool litex_sim cleanup update functional change,,
2242,4798d6b75084b7a9b304497952edacd48694e4f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-11 18:38:10 +0100, , tool litex_term remove automatic reboot flashing clear mem_regions avoid flashing next reboot,,
2243,a17e307acfb545a66436d6197ebcf75c5e140155,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-09 00:00:55 +0100, , bios flash minor cleanup serialboot flashing add flash address support,,
2244,2d6100bdbe1348b0c73998e1e180365b30e4faf3,njoy-digital <florent@enjoy-digital.fr>, 2019-11-08 23:51:49 +0100,305, merge pull request 305 frankbuss master adding support flash fbi image,,
2245,05e8abfee3dc01895368f8dd60087f2a107a37f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-08 23:27:58 +0100, , soc_core add integrated rom file parameter allow initializing rom command line,,
2246,0a030fe17dc55883fcc4d564c63af129334c7c7b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-08 19:43:01 +0100, ," core code_8b10b decoder add basic invalid symbol detection check 4,5 one symbol doe report invalid symbol still allow detecting issue link",,
2247,9857d9d9d2b67cb1f94b36ad0c39afc6644b29b9,b@frank-buss.de <fb@frank-buss.de>, 2019-11-08 17:16:28 +0100, , adding support flash fbi image,,
2248,c96f31a9adaec15c846ea23747d933d64314059d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-08 13:14:21 +0100, , software bios rename command consistency,,
2249,4a12a92d627d6dff4d8f6031c6a9eb01b251c9a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-08 13:13:54 +0100, , software libbase spiflash rename chip_erase_cmd ce_cmd consistency,,
2250,7fb9cfeb64bfd1149f8077388ebe5211aaa64fcd,njoy-digital <florent@enjoy-digital.fr>, 2019-11-08 13:04:33 +0100,302, merge pull request 302 frankbuss master erase flash command added,,
2251,db4739df81d8738fd82b2dcae694720000e801c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-08 12:55:29 +0100, , soc_core remove add_cpu method real cpu wishbone master self.cpu declared cpunone,,
2252,468df3c8578c3f440ead269bfc8becc7cc8927df,b@frank-buss.de <fb@frank-buss.de>, 2019-11-07 19:19:54 +0100, , erase flash command added,,
2253,f1714405c321bb8265201d86a336e7cfe8afa470,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-07 09:02:31 +0100, , integration export include soc.h csr.h false idealy another parameter,,
2254,b52dcde9ba0d5f3b0789229e0091bcec4051f07f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-07 09:00:54 +0100, , soc_sdram kcu105 add optional use kcu105 limit 1gb instead 2gb csr map need updated support 2gb,,
2255,9053d0803a58535d8098f083033f81f96bf99562,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-07 08:56:52 +0100, , soc_sdram remove parameter always used true,,
2256,1b94699d128e718709cf3b047966e9c0d15dbee0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-07 08:44:34 +0100, , soc_sdram update copyright,,
2257,2da421f64ec655d9a5da056ee3a5dc66ebb8a6b6,njoy-digital <florent@enjoy-digital.fr>, 2019-11-07 08:40:30 +0100,300, merge pull request 300 gsomlo gls rocket axi rfc direct link rocket mem_axi litedram dataport,,
2258,28708f420848294dc17417cb7f24aa9d01447612,abriel Somlo <gsomlo@gmail.com>, 2019-11-01 08:45:23 -0400, , cpu rocket parameterize axi interface data width rocket variant configured axi port data width multiple native word size bit case future add variant mem_axi data width bit match native data width litedram controller various development board e.g. 128 bit ecp5versa 256 bit trellisboard signed gabriel somlo gsomlo gmail.com,,
2259,014db664440525abcf6442ce2493ddcf257025dd,abriel Somlo <gsomlo@gmail.com>, 2019-10-31 16:23:36 -0400, , soc_sdram remove upper limit usable main ram revert commit 68a503174,,
2260,ec831f5b631771c660109d2ae8ed9f1b67fc094f,abriel Somlo <gsomlo@gmail.com>, 2019-10-30 10:37:17 -0400, , cpu rocket soc_sdram connect mem_axi litedram bypass bus connect rocket dedicated port cached ram access mem_axi directly litedram data port bypassing shared litex wishbone bus rocket mem_axi litedram port data width use native point point axi connection otherwise convert end wishbone use wishbone data width converter bridge gap fixme future part replaced native axi data width converter signed gabriel somlo gsomlo gmail.com,,
2261,9c3c43c94ade654a1e386ff6dd131195dd6d63d7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-01 11:33:43 +0100, , interconnect csr_bus sram add mem_size check memory size limited 512 byte csr region size 0x800 4096 default csr_data_width maximum size 4096 512 byte,,
2262,edb1731ef98a35262e838cfbf08b75a611843bf5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-01 11:30:50 +0100, , soc_core soc_core_args specify default cpu vexriscv,,
2263,cc607f022a7ebbf41803c49426ce4ab58d350d68,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-01 10:11:12 +0100, , lattice diamond tcl always use separator even window,,
2264,59acf0ea1ccaa280a2b15c54d12495ec7d9f0e6d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-01 09:25:02 +0100, , cpu minerva elaborate minerva verilog build directory,,
2265,a762d29b19e8f9ec38a8085fee56f43ce5eb0a40,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-11-01 09:23:42 +0100, , soc integration builder pas output_dir platform make sure gateware software directory created finalizing,,
2266,855d0e925dcfae47ab874be2a4c2a888db1b2145,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-31 21:15:12 +0100, , cpu minerva generate minerva.v near core.py submodule,,
2267,85d6607257650a9b1824a2d2d7931324f7e52388,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-31 08:52:04 +0100, , cpu minverva give explicit error message able elaborate cpu,,
2268,3465fc96d4f39994b68e2bb9a69f56b3893add9c,im Ansell <me@mith.ro>, 2019-10-30 20:49:27 -0700,297, merge pull request 297 mithro mem region improve error message memory region conflict,,
2269,4408dad9d27a5170daf04719d65ff9c9c1339a33,im 'mithro' Ansell <me@mith.ro>, 2019-10-30 19:32:20 -0700, , improve error message memory region conflict   valueerror memory region conflict rom main_ram    valueerror memory region conflict rom socmemregion 0x10000000 0x10000 cached main_ram socmemregion 0x0 0x20000000 cached  fix 296,,
2270,bb64f8a74daeab1772ea30323f26fe0447d5f2ea,im Ansell <me@mith.ro>, 2019-10-30 14:28:48 -0700,293, merge pull request 293 mithro mor1kx fix fix file name mor1kx processor,,
2271,607e1cc4f6fd7bbccaf8d27e02a111c56cce739b,im 'mithro' Ansell <me@mith.ro>, 2019-10-30 13:49:24 -0700, , fix file name mor1kx processor fix 292,,
2272,a54b80b9b4eaa6defca99b0749da8426535bbb62,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-30 16:33:40 +0100, , target use type instead io_region true,,
2273,a0c0a6fd05046d6e930b38a340ce701ba04de695,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-30 16:31:27 +0100, , integration socmemregion use type instead io_region linker_region export type csv json supported type cached cached linker linker default cached,,
2274,9fcf29738710f755ed45ad967eacd2287cd91a67,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-28 18:32:28 +0100, , soc_core add method add linker_region support overlap checked linker_regions,,
2275,4014fbffe135086e86020d6571832b0a8fd7d11f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-28 17:07:37 +0100, , soc_core fix memory overlap detection,,
2276,650df0ebc2046424915d36bfe527cafd41a176cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-28 10:59:43 +0100, , test test_targets skip minerva test travis remove commented test,,
2277,ab8af28213c5d744e6749b76452f5053feadcf58,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-28 10:22:17 +0100, , cpu minerva elaborate nmigen source build enable hardware multiplier,,
2278,4cc40aadaa1c6fbd761ce285c451c7a375db84a0,njoy-digital <florent@enjoy-digital.fr>, 2019-10-25 12:28:29 +0200,286, merge pull request 286 gsomlo gls timingstrict build lattice trellis optionally allow failure timing met,,
2279,49372852da1614236fef11a929b69c3cdf44edd9,abriel Somlo <gsomlo@gmail.com>, 2019-10-24 13:56:20 -0400, , build lattice trellis optionally allow failure timing met timing requirement strict allow build process fail upon failure meet timing facilitates running build process loop repeatedly lucky solution found e.g true litex board target versa_ecp5.py gateware toolchain trellis sys clk freq 60e06 cpu type rocket cpu variant linux ethernet yosys nowidelut nextpnr timingstrict  echo success mail build succeeded email.here break  done augments commit 683e0668 unconditionally forced succeed regardless whether timing met via timing allow fail signed gabriel somlo gsomlo gmail.com,,
2280,b6d35c92aed7f300dc820f5679d78a4558ed4755,njoy-digital <florent@enjoy-digital.fr>, 2019-10-20 15:30:22 +0200,283, merge pull request 283 kbeckmann kbeckmann bios increment address writing flash,,
2281,ef78ae951f2dc10f0cfc0b5c607232e0eaeba8b7,onrad Beckmann <konrad.beckmann@gmail.com>, 2019-10-19 22:58:24 +0200, , bios increment address writing flash,,
2282,683e066812cacca097ccb7420fb7632b1fb827be,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-18 14:12:01 +0200, , build lattice trellis use timing allow fail allow generating bistream timing met default behaviour others tool allow testing design hardware small violation,,
2283,4cf346a1d4d258949894f51f8b41665a1b943d5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-18 10:26:47 +0200, , soc core icap icapbitstream always keep,,
2284,39862f068eeb6f5fc919fcee587d11d34e3d122f,njoy-digital <florent@enjoy-digital.fr>, 2019-10-18 10:24:20 +0200,282, merge pull request 282 antmicro fix icapbitstream,,
2285,8b5da9c62310cbc8fc84591ed50d1eaaf1df7a6a,an Kowalewski <jkowalewski@antmicro.com>, 2019-10-18 09:33:31 +0200, , core icap icapbitstream add source ready signal,,
2286,626533ce9d84ba081aa320dd330f5f0d800333b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-17 12:44:16 +0200, , soc integration __init__ remove import used causing issue,,
2287,675b455259fbfce932772ff319e440bd7b03afd1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-17 12:13:06 +0200, , build always use avoid manipulate directly,,
2288,43f5d1ef13abc3b07de63c3563a592abf8a66bd2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-17 09:52:31 +0200, , build replace set list source python doe native orderedset need able preserve order source backends verilator instance use list instead set,,
2289,97a77b950c436530390d43a7754cff28f86faa8c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-16 14:56:17 +0200, , core icap icapbitstream simplify add icap_clk_div parameter describe use,,
2290,98c224be1585206a108bfbf5e6604bb73699d9b2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-15 12:13:42 +0200, , build keep language none none,,
2291,14dae8bd73dbab79914b9dc00995cbccd35f933e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-14 22:15:02 +0200, , soc_core fix default uart_name,,
2292,ba26441889ee0b24743eb55f32c74daab246555e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-14 09:12:25 +0200, , integration soc_core expose soc parameter,,
2293,23d8396144992e395258b24eaa8c3616a67f54ba,im Ansell <me@mith.ro>, 2019-10-13 11:29:46 -0700,280, merge pull request 280 kbeckmann picorv32_typo picorv32 fix minimal variant params,,
2294,0e467168fd43fadb35b0762da226a315f0c28432,onrad Beckmann <konrad.beckmann@gmail.com>, 2019-10-13 12:56:55 +0200, , picorv32 fix minimal variant params param misspelled,,
2295,ef504f62afa010b75a1ee853c108813efa62e3a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-12 23:05:53 +0200, , soc_core fix,,
2296,cd8213b988c5e67de55cd98dec0eff0485d72f7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-12 19:20:50 +0200, , cpu lm32 add missing bus,,
2297,5a0358754d0c92af76fb3966e9c7aa1e940007d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-12 19:18:57 +0200, , soc_core use inspect get parameter simplify,,
2298,96c369f3e443976c8a008e763741e29321c19fc0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-11 21:55:26 +0200, , integration simplify cpu bus auto conversion always use converter thanks gsomlo,,
2299,29e51f5e97fabc4fd55b14927bdb0e7edb2cb960,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-11 21:49:11 +0200, , interconnect wishbone fix converter case bus identical,,
2300,ae9c25b74ff12b31abf123ecfa3c7c3a09b4f18f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-11 14:28:29 +0200, , platform versa_ecp5 add serdes refclk sma,,
2301,9a82933858d70d9b07559a0badfebfca87896eef,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-11 09:01:50 +0200, , cpu rocket expose bit bus use automatic conversion soccore,,
2302,ca81cc209b6782a34455addf517c2893ff8ffaf7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-11 08:59:25 +0200, , soc_core add automatic conversion cpu bus bit needed,,
2303,03faf06c82290aa848406218f982bdf5843e5747,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-11 08:41:05 +0200, , soc interconnect axi align improve readability,,
2304,7dea9afd7dd0ee4f909dc3ada6120387e6f1c7e8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-11 08:38:12 +0200, , software bios simplify banner,,
2305,6bd18893306dcd035759108c58bc14eaa1ada03e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 22:29:54 +0200, , cpu picorv32 remove obsolete comment,,
2306,28517d20ca1309e674aff3d01a405de49d1b8100,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 22:02:04 +0200, , cpu picorv32 use single idbus,,
2307,5daf1a2296e6070445e7e22bd5def8d012d6d58d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 21:52:09 +0200, , cpu cleanup align,,
2308,467d35edee9fd95ab7527a822f1300ebae75211c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 21:40:29 +0200, , cpu rocket rename ibus dbus mem_wb mmio_wb add size suffix,,
2309,1045cda39e63b3bfcf1d24d26dbc15837e25d9e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 21:35:06 +0200, , cpu add bus list use soc_core add bus master,,
2310,42ccc91f749d95abce1a8d5f11e97c30f3d36543,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 21:15:49 +0200, , integration move soc constant soc.h csr.h software retro compat soc.h included csr.h,,
2311,ed3c53d7cd2afd1fe18400064c252151cb237ac3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 19:39:33 +0200, , build add source language none,,
2312,f3ba078882e2516a2a4982b3d1c7cad9ad5a457e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 19:36:17 +0200, , xilinx vivado replace language language,,
2313,17756f631bd5cd72f3b8bb577bdbb05598179d8b,njoy-digital <florent@enjoy-digital.fr>, 2019-10-10 19:31:09 +0200,277, merge pull request 277 railnova feature feature add systemverilog support vivado builder,,
2314,b25194826e21374e0fe78768098b85fccf53391b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 19:23:01 +0200, , integration soc_zynq shadow_base longer recommended replace io_regions,,
2315,496ba7e594f933e57d191cb6d31181c3edfd5a00,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 19:21:32 +0200, , bios main use banner readme misoc cited readme license,,
2316,840f01b6d511ad1f00ee19d6bf905a4829209cbc,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-10 19:18:28 +0200, , software bios show peripheral init banner nothing init add ethernet init printf,,
2317,f2369a4c9eeb19862dcae538d6d7f72148070a66,artin Cornil <martin.cornil@railnova.eu>, 2019-10-10 14:06:37 +0200, , add system verilog support vivado builder,,
2318,37531cec810a2fb72ab78dafe2d93b02c64f9eb4,njoy-digital <florent@enjoy-digital.fr>, 2019-10-09 21:25:57 +0200,276, merge pull request 276 gsomlo gls rocket map cpu rocket swap main_mem region,,
2319,f8f643a02f8477d86bae11ddbcee442a88e835de,abriel Somlo <gsomlo@gmail.com>, 2019-10-09 14:25:41 -0400, , cpu rocket swap main_mem region total size ram main_mem expected vary significantly often exceed size needed mmio allocation large margin place rocket mmio region 0x8000_0000 start ram main_mem 0x8000_0000 nothing limit future growth also bump pre built rocket verilog submodule updated version also come matching change way mmio ram access mapped routed respective axi interface signed gabriel somlo gsomlo gmail.com,,
2320,b627a8fe71b55f1987a9cd5181da14cddd3203c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-09 12:05:10 +0200, , cpu add default io_regions cpunone address range used,,
2321,cc245fc8ec8573b1aa7d9e8491bc485c50c57525,njoy-digital <florent@enjoy-digital.fr>, 2019-10-09 11:20:50 +0200,275, merge pull request 275 pcotret patch update readme related issue 273,,
2322,a6b3aa3c621294040e1fd062ca4674c7407b71c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-09 10:47:19 +0200, , soc_core improve check_io_region error message,,
2323,dc656d48c2ca36acf6c86f5c38e34710c9fe61d5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-09 10:38:22 +0200, , target sim switch shadow_base io_regions,,
2324,10146abf0ae4d6d323b1997cb953ad6283168717,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-09 10:24:01 +0200, , cpu rocket move csr region,,
2325,7f1d4623ff6d736850496c8d539f51e5a760eeeb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-09 10:19:18 +0200, , build xilinx vivado fix default synth mode,,
2326,a4ef9b29b9781f576caba316c7920c902a8d8c8f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-09 10:14:14 +0200, , soc_core cpu add io_regions deprecate shadow_base api retro compat shadow_base parameter always difficult apprehend replace io_regions uncached region defined user cpu equivalent shadow_base parameter 0x80000000 old api io_regions 0x80000000 0x80000000 origin length still possible use shadow_base retro compat user encouraged update feature removed future,,
2327,e923a88dcc74ca334bf6a2d9955bb67bb5e79a7a,ascal Cotret <pascal.cotret@gmail.com>, 2019-10-09 09:48:32 +0200, , update readme related issue 273 following problem quick start guide issue 273 suggest modification real quick start guide,,
2328,e8b90e800938d54811ab99f52f3418e7db016c30,njoy-digital <florent@enjoy-digital.fr>, 2019-10-08 21:15:54 +0200,274, merge pull request 274 gsomlo gls shadow base builder use soc existing shadow base get_csr_header,,
2329,53777391e8ec545d7cadce476a46c848caf3dec7,abriel Somlo <gsomlo@gmail.com>, 2019-10-08 14:28:50 -0400, , builder use soc existing shadow base get_csr_header soc get_csr_header independently set default value shadow_base soc value modified ensure get_csr_header modified value instead default signed gabriel somlo somlo cmu.edu,,
2330,92975b139e63b371914e20c5fe5373a828931459,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-07 10:38:26 +0200, , target arty allow setting synth mode yosys command line synth mode yosys,,
2331,4a1cefe9464bd56a0ceac6ae3a6b0054df20d48d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-07 10:37:16 +0200, , build xilinx vivado add yosys synthesis mode,,
2332,3e22d4b9e610d792b75bfaf2e1da42f93d91d33a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-07 10:36:32 +0200, , xilinx common sure language vhdl yosys synthesis used,,
2333,975bd9be8bc0f44fc24b8249ed20010610ee7f46,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-07 08:49:32 +0200, , cpu vexriscv use specific mem_map linux variant,,
2334,2dfe7441d69a52d6a55e444839efb69676bf7484,njoy-digital <florent@enjoy-digital.fr>, 2019-10-06 14:55:44 +0200,271, merge pull request 271 gsomlo gls yosys nowidelut rfc optional nowidelut flag yosys synth_ecp5,,
2335,6aa76b1df8f17f8669eff3384bcedbeaf1eb87ed,abriel L. Somlo <gsomlo@gmail.com>, 2019-08-08 18:55:14 -0400, , trellis versa_ecp5 optional nowidelut flag yosys synth_ecp5 passing nowidelut yosys synth_ecp5 command improves area utilization point linux variant rocket chip based design fit versa_ecp5 board usually nowidelut incurs timing penalty mitigated using dsp inference enabled default yosys commit 8474c5b3 default flag enabled adding yosys nowidelut true litex board target versa_ecp5.py command line signed gabriel somlo gsomlo gmail.com,,
2336,c954ff0cfa074dab250e02a6fec06fb1e85f28c0,njoy-digital <florent@enjoy-digital.fr>, 2019-10-06 12:10:19 +0200,272, merge pull request 272 sergachev fix comment fix comment icap.py,,
2337,2f7bd971292db8f64175977cbbccb597a0f14817,lia Sergachev <ilia.sergachev@pm.me>, 2019-10-06 10:47:28 +0200, , fix comment,,
2338,ab4a5d1dc15a840288f39f1c621411cff13742af,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-04 10:00:45 +0200, , litex_setup add litejesd204b,,
2339,960b25a54129e54b4f36c61a8e52c7da11c97d9a,njoy-digital <florent@enjoy-digital.fr>, 2019-10-01 21:40:56 +0200,270, merge pull request 270 gsomlo gls csr upper soc integration ensure csr constant uppercase,,
2340,41ad08e8eff65a44803beb9259a0d44b29950dab,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-01 21:30:14 +0200, , soc core icap simplify icapbitstream untested,,
2341,0c2993866c6d8fb424bd072d271330e39e669bb5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-10-01 21:04:49 +0200, , soc core icap rename icap icapbistream revert old icap,,
2342,4bb2827e053568ffb99e071bb2eee085c5cbee87,njoy-digital <florent@enjoy-digital.fr>, 2019-10-01 20:55:28 +0200,269, merge pull request 269 antmicro rework_icap soc core support sending custom bitstream icap,,
2343,c8790d342a66fbee9301403f73eea0a894a05172,abriel Somlo <gsomlo@gmail.com>, 2019-10-01 12:14:33 -0400, , soc integration ensure csr constant uppercase fixup commit 8be5824e signed gabriel somlo gsomlo gmail.com,,
2344,4423a46ba20ecbf9a424ba67393590a5dd3ecdbb,an Kowalewski <jkowalewski@antmicro.com>, 2019-09-17 21:35:53 +0200, , soc core support sending custom bitstream icap add fifo used send sequence command icap controller,,
2345,427d7af76743169de5ba4c8430667b718ac95922,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-30 23:31:34 +0200, , soc interconnect rename stream_packet packet cleanup retro compat,,
2346,59bf04d965817e1de6ad9bc6d1eb17d0f56acf7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-30 23:18:39 +0200, , soc interconnect stream add separator mode actor module endpoint,,
2347,59995c5359a9017b7bc730f2e12bac6af7a20906,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-30 16:00:11 +0200, , soc_zynq update get_csr_header,,
2348,4d90058b180ff43856da47f03b7bc736f16b887d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-30 11:32:07 +0200, , soc integration move cpu_interface retro compatibility litex __init__,,
2349,8be5824e258b84df240d34636aaa539124b92c65,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-30 10:59:36 +0200, , soc integration use dicts constant mem_regions csr_regions cleanup simplify iteration thesis,,
2350,7b72148c4ed6f518397780d77aafe6df70937f9c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-30 08:30:45 +0200, , cpu remove initial serv support work branch experiment,,
2351,63a813af9c53895c9e08e71d132d4bb435ccf8c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-30 08:26:38 +0200, , soc_core fix cpu_type none case add test,,
2352,3d257d72665da2ab71a1d651d33e70d76c02a4b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 17:33:16 +0200, , soc_sdram remove axi usecase useful preliminary axi test proper axi support added future socs,,
2353,e8e57b4f87b9fc1eb0021b4ab174148fbb112e5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 17:31:37 +0200, , soc_core cleanup align,,
2354,334ae336bfb98c388d28bc0c03609bdebcf46197,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 17:23:01 +0200, , soc integration rename cpu_interface export retro compat arrange bit add separator,,
2355,241c3c642bdd1792868a95cf5d8e2e59c8a3d575,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 17:12:15 +0200, , test test_targets update cpu type mor1kx,,
2356,48e5a1d14008cb8b33107ce20e9c642be815082a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 17:04:21 +0200, , soc core uniformize continue,,
2357,e9ed4761b53160e4f55319bfe7010b380e202e6b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 16:10:44 +0200, , soc core gpio uniformize others core,,
2358,78cecbe36bf2a5d75f2af90d2b3f4d802900cb22,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 16:08:39 +0200, , soc core rename frequency_meter freqmeter uniformize others core,,
2359,7575ecc6adb07ece0072f609b1eea64b3036725f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 16:02:04 +0200, , soc core ecc improve readibility uniformize others core,,
2360,c6fe3f3145ed77554cc41ce1d8d66df028b7d570,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 15:58:22 +0200, , soc core clock improve readibility,,
2361,6fcb12a98f6d9df67c5c0390194fc755a300d18f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 15:47:10 +0200, , soc_core use cpu.data_width compute csr_alignment remove rocket workaround,,
2362,b826c1705f600d0cce6a69ab3b58d9d6b3b2ce8b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 15:41:18 +0200, , soc core cpu improve ident align uniformize cpu,,
2363,355072c285a89286d855d0692800c1ca0d4dd76b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 15:05:29 +0200, , soc core cpu add cpu class make cpu inheritate also rename interrupt empty dict reserved interrupt,,
2364,2c3ad3f96d8be73859177d6b51a01fcda06b1f6e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 14:38:07 +0200, , soc_sdram move litedram litedramcore,,
2365,101f1b1cef749aea7d4b1a4897d74868eb77e6c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-29 14:22:26 +0200, , soc integration add common.py move helper soc_core,,
2366,68ba1c60be6d630793541e355c7342c176d2bf08,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 19:04:38 +0200, , soc_core avoid manual listing support cpu use cpu.keys,,
2367,9095b80e89f5f0ca3571eeab5528d78ef1b7374b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 19:01:41 +0200, , soc_core remove retro compatibility design updated since change,,
2368,8dd2dc1ce86c6bd1dea565a8669513075eb3fdde,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 18:59:30 +0200, , integration soc_core remove csr_map_update longer used,,
2369,da91aa43f7486d5404db3e1dbcd947f9e3de0f52,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 14:13:39 +0200, , soc_core cpu move memory map override cpu select reset_address eventual memory map override done,,
2370,8099b0beb662eb56b8e360d4f6ffcd6b995d92a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 12:35:41 +0200, , soc core cpu add method use instead passing reset_address parameter,,
2371,7660dc22e17f16712b26441663dc622f21103b3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 12:09:55 +0200, , soc core cpu instance do_finalize cpu allow updating parameter design generated,,
2372,a3816096a723844888aec4197786ce93512394db,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 00:55:08 +0200, , core cpu define cpu simplify instance,,
2373,9f6a2ae73e5182d520222cb7baee54ba071cb105,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 00:42:00 +0200, , soc_core serv use uart_polling interrupt support,,
2374,a4069fc8634c6fc2aaaf05070cbac2a7f8631c1b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 00:41:28 +0200, , add serv submodule,,
2375,49594ed7d4754ba2a670b17d94b000ecc88de563,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 00:35:26 +0200, , software libbase uart add polling mode,,
2376,3f95b9c0de91d3e1ee57ce6bfab281dc33355f03,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-28 00:17:00 +0200, , add serv cpu initial support working,,
2377,015b65fe88b5b59899869e7ca30126986c478ed3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-25 14:09:44 +0200, , target ulx3s revert,,
2378,a9d55b04c0ec3b2842f36f5771211704dc1255b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-25 14:07:28 +0200, , board netv2 switch mvp add spiflashx4 hdmi,,
2379,1425a68d9e68cd6af4508d4369512684d1b97138,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-24 17:55:29 +0200, , wishbone2csr refactor using fsm reduce latency make asynchronous set csr.adr access done allow use csr csrbase signal making asynchronous doe seem deteriorate timing resource usage case design add register parameter,,
2380,ffd2be2ba077829927bfc4194f047df8d1b4d55c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-24 17:51:06 +0200, , csr add signal csr csrstatus action register read generally good design practice better separate register write trigger action specific case able know register read solve case difficult recommended practives justify exception commit add signal csr csrstatus allow logic know csr csrstatus read,,
2381,47dc3324980ca1d3e3ea531ff0059f161c0e8fd0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-24 14:40:48 +0200, , build xilinx programmer fix vivado_cmd,,
2382,ed9bff2eb9d6c59f0b25d7de99512ab8c3377e95,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-24 10:11:31 +0200, , soc integration doc replace none none,,
2383,836d5b88c57d745c18730ba858e9977e3bdfd3ca,njoy-digital <florent@enjoy-digital.fr>, 2019-09-24 10:09:22 +0200,266, merge pull request 266 xobs add moduledoc autodoc add moduledoc autodoc,,
2384,78fb0fb9dcc5b7360051c8b8b11d8bb1aa85f690,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-24 08:49:00 +0200, , tool also delete yosys_v2j.ys,,
2385,0ea7a1fd05182bd7c6ecb4e1ebc7ae3b5e949750,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2019-09-24 08:40:22 +0200, , soc_core sdram blow _wb_sdram_ifs _csr_masters empty example standalone controller exposed csrs probably useful configuration really like python backtraces signed benjamin herrenschmidt benh,,
2386,68cea8c32fc87750dc1c567af4f3cc7769cb503c,ean Cross <sean@xobs.io>, 2019-09-24 14:34:41 +0800, , timer inherit moduledoc new moduledoc class inherit moduledoc automatically get module level documentation patch also corrects typo timer cause error sphinx signed sean cross sean xobs.io,,
2387,131971986c56d92b963e374d1fc416f9771e0274,ean Cross <sean@xobs.io>, 2019-09-24 14:30:28 +0800, , integration add moduledoc autodoc important able document module csrs patch add moduledoc autodoc used together document module moduledoc used transform __doc__ string class reference manual section alternately used add additional section module autodoc used gather submodule moduledoc object order traverse tree documentation signed sean cross sean xobs.io,,
2388,742da31bc0e84fa63c8193b5ae11cf61e26c2d1e,njoy-digital <florent@enjoy-digital.fr>, 2019-09-23 23:19:45 +0200,264, merge pull request 264 antmicro mor1kx_linux enable run linux mork1x,,
2389,06d08064946af108f902609a67b5aa16a6d23317,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-23 15:57:14 +0200, , soc_core set csr 0x00000000 wishbone,,
2390,ad8830d9778a4285bc0dd4992f0522affade2051,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-23 15:53:07 +0200, , soc_sdram add cache wishbone bus,,
2391,5844376d53159dcbd0584c4489903d76b22fcd65,ilip Kokosinski <fkokosinski@internships.antmicro.com>, 2019-09-19 12:23:05 +0200, , soc_core adapt memory map mainline linux mor1kx mainline linux expects loaded physical address 0x0 change main_ram base address 0x0 update exception vector booting process,,
2392,201218b2c32555fc77da7b9009b1af96a602c082,ilip Kokosinski <fkokosinski@internships.antmicro.com>, 2019-09-23 13:45:46 +0200, , board target increase integrated rom size ethernetsoc used currently section .rodata litex bios fit rom region mor1kx used ethernetsoc increase integrated rom size 0x8000 0x10000 ethernetsoc,,
2393,ae38fd424449ba5dabc738a69d0baf2d7b58e507,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-23 12:53:37 +0200, , soc_core revert wishbone2csr __init__ add with_wishbone parameter,,
2394,8c979565a8b26f7ce6a491be641e11d9ba1ca2ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-23 10:15:27 +0200, , soc_sdram change l2_size check order,,
2395,a9acab99b322777133175b54c27f77a9366abfc3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-23 09:58:47 +0200, , soc_core move csr bridge finalize generate wishbone master revert default parameter cpu_type none system cpu_type none using peripheral,,
2396,dde6dd027bfedc1325f07c88539dc141461b08ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-23 09:26:47 +0200, , integration builder avoid specific,,
2397,735ea196dd92f1f31c7951add2bd46f7d04c25e6,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2019-09-23 08:39:25 +0200, , allow built microwatt tree signed benjamin herrenschmidt benh,,
2398,c28086cde82123602ea9ef6e24224df389f9a4f9,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2019-09-23 08:33:35 +0200, , soc_core cpu_type none let generate useless uart timer rom wishbone csr bridge etc ... signed benjamin herrenschmidt benh,,
2399,f909e4d7068475d1ac267f9eb563e93d6a973986,enjamin Herrenschmidt <benh@kernel.crashing.org>, 2019-09-23 08:30:01 +0200, , integration builder cpu none used generate code change generate csr.h sdram_phy.h needed initialization code running host cpu signed benjamin herrenschmidt benh,,
2400,8b7d8217a0ea858119d37e45988837e05d25bba7,njoy-digital <florent@enjoy-digital.fr>, 2019-09-20 08:28:19 +0200,263, merge pull request 263 xobs spi flash csrfield spi_flash document register field,,
2401,1a6dddd57cf793e09754c11f91acfbb92ce812b6,ean Cross <sean@xobs.io>, 2019-09-20 12:11:59 +0800, , spi_flash document register field document various field present spi flash bitbang interface add documentation single dualquad module signed sean cross sean xobs.io,,
2402,4f659ba422fc7ad7de2d3d5adb381f8dcb3b0557,njoy-digital <florent@enjoy-digital.fr>, 2019-09-20 06:25:57 +0200,262, merge pull request 262 jersey99 master vivado need path programmer well,,
2403,9ea11cf5ab6c72a8bf118b0114a88f831198afe4,amsi K Vytla <vkvytla@lbl.gov>, 2019-09-19 20:35:55 -0700, , vivado need path programmer well,,
2404,430fee4dbda1f578436a7480d334269e3e6416c1,njoy-digital <florent@enjoy-digital.fr>, 2019-09-19 11:40:55 +0200,261, merge pull request 261 xobs event documentation add name description args,,
2405,60d8572c3eb77dff955b3a0a36efaf6918a313a2,ean Cross <sean@xobs.io>, 2019-09-19 17:23:03 +0800, , add name description args add name description optional argument various eventsource type default none backwards compatible change use trick csrs default name instantiated object name read migen call signed sean cross sean xobs.io,,
2406,e2c78572a2127d10fce258d239ef9d2d46718d0c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-19 09:18:16 +0200, , core timer add general documentation timer implementation behavior,,
2407,e97c1e36fb5773c3b5e09b854ddeca979ef9728d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-19 05:16:01 +0200, , soc_sdram improve readibility convert l2_size minimal allowed provided l2_size lower,,
2408,99ed0877ac1a2326dfc66907af948631356c8574,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-18 10:47:54 +0200, , csr add description csrstorage csrstatus attribute thanks xobs,,
2409,f2e84a5800223d974b06cdb6dd6e42492fcbb875,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-18 10:45:38 +0200, , soc core timer fix typo thanks xobs,,
2410,28885064f73edea5d5efb3d31a2464e3b17ee7f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-18 10:14:47 +0200, , soc core timer doc rewrite little bit avoid redundancy change ident,,
2411,f1139c36b4036cd0f6d9b26cf18e2e5c09bc4155,njoy-digital <florent@enjoy-digital.fr>, 2019-09-18 09:36:53 +0200,259, merge pull request 259 xobs document timer timer add documentation,,
2412,cb7d941aaafaeefcd57011fdc2b628fa0b7d9cd1,ean Cross <sean@xobs.io>, 2019-09-18 15:06:20 +0800, , timer add documentation csrs documentation support add documentation basic timer module signed sean cross sean xobs.io,,
2413,cca0478a5e57281224fd605078c9f2944ce9ef16,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-16 17:02:55 +0200, , soc core spi use new csrfield functional change,,
2414,80b2bef3871a7dfd7cfade6bc974801cc9913e3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-16 16:56:00 +0200, , soc core bitbang use new csrfield functional change,,
2415,3dc8d29498575e9c17479e136ec6373f2a9eba59,njoy-digital <florent@enjoy-digital.fr>, 2019-09-16 09:16:20 +0200,257, merge pull request 257 enjoy digital csr_fields soc interconnect csr add csrfield documentation support simplification csrstorage,,
2416,9bda614a3ebcbe8cb066a9748a2e4bcd49436500,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-16 08:48:05 +0200, , csr update copyright,,
2417,29134cc6599ab68bff127d31d8624372d4866ed7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-16 08:45:29 +0200, , csr documentation,,
2418,74e756aa30f10c029fd94f525797c4abf2dfc30a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-16 08:38:26 +0200, , csr csrstorage remove storage_full needed alignment_bits,,
2419,5dc440e80de49aa96ca00924a618a0925c2d48a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-16 08:36:25 +0200, , csr use intenum csraccess,,
2420,d2646f138eaa0a4b7a843bb83433484d6f289639,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-15 19:47:48 +0200, , csr csrstorage remove alignment_bits complexify much code use case really useful,,
2421,8e14694eb547b3ae0808d7c19b9c8e258e8a88e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-15 19:08:30 +0200, , csr field document add separator 100 character per line,,
2422,4e84729cf9d36bfb0f3c5c41d702d3a3d9d38fe2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-14 21:57:23 +0200, , csr field add access parameter,,
2423,23b01f8f029616f274ba505ebef28653642c2841,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-14 21:49:34 +0200, , csr field add pulse mode support,,
2424,8c080e5fb6cf52342e4e4b5963d9d85e2e90a57a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-13 20:01:31 +0200, , soc interconnect csr add initial field support,,
2425,c120f6d457e267c085ae8f5a2712cc040073af42,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-12 17:07:56 +0200, , build openocd add set_qe parameter flash bit set blank spi flash need set spi enabled bistream load fpga,,
2426,6a0a1c9d87352c9a601c146d2338c2fa71b5fba3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-12 10:21:37 +0200, , tool litex_term upload bufferize chunk file instead entire file speedup upload used embedded device rpi example,,
2427,16b6b357ca74bcae2c91b4011aafb9b0326a834f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-11 18:30:28 +0200, , soc integration cpu_interface raise oserror going compile software compilation toolchain found,,
2428,62f53d5035b208e0a1ad8a142cbb7410a1952bb6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-10 12:41:05 +0200, , soc integration builder call do_exit vns build done,,
2429,cb5f1467cfb6140982794a4488d1aa1d2dd21234,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-09 15:12:24 +0200, , merge branch master http github.com enjoy digital litex,,
2430,004c96b508644c17a627337459e87ac0a7bcc8a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-09 15:12:08 +0200, , soc itnegration update litedram,,
2431,a7b5c18523b7d0076c00b257552f85291d705291,njoy-digital <florent@enjoy-digital.fr>, 2019-09-09 13:38:29 +0200,255, merge pull request 255 sergachev fix crc32 fix crc32,,
2432,2400f0f43d0abac7836470e80b28cdaab3ec9d39,lia Sergachev <ilia.sergachev@pm.me>, 2019-09-09 13:19:43 +0200, , fix crc32,,
2433,19f58dd9715bbac9ee14b5f344fbd2ed6253b094,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-09 11:02:14 +0200, , interconnect wishbone add flipflop allow upconverter used note test added converter downconverter upconverter cleaned,,
2434,bd6ec63be4dd7a03f5e0e76331d0a60fd74adb5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-06 11:57:18 +0200, , build openocd add stream method jtag uart,,
2435,b356204f952f2184d168d35f026db5200d18c4a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-06 11:56:42 +0200, , soc_core add jtag uart support uart_name jtag_uart,,
2436,d0ebbda4b385c0a4d4b1f43ae9fcde2601639c5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-06 11:55:41 +0200, , soc core jtag add xilinx jtag tap support simple jtag phy used jtag uart,,
2437,2638393b53a6ae77e4bfcbaed9d15ca434ce3c6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-05 15:59:35 +0200, , soc_zynq fix indent,,
2438,9051cf97e451f5279b5b36522943f350e6b2e980,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-05 15:55:18 +0200, , soc_zynq fix typo,,
2439,67a09aef0506d8b93b1fff7e38788f02d49f6c79,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-09-05 11:54:14 +0200, , soc interconnect stream add monitor module generic module monitor endpoint activity token overflow underflows plugged endpoint useful various purpose endpoint bandwidth calculation underflows overflow detection etc ...,,
2440,6f150a562633f23028e7b53b43eb71f563fd0fab,njoy-digital <florent@enjoy-digital.fr>, 2019-09-03 07:23:32 +0200,254, merge pull request 254 mithro crc smaller add xobs smaller crc version,,
2441,2a41f0d2a4df26bc4694870af76551ec2b5d0611,im 'mithro' Ansell <me@mith.ro>, 2019-09-02 14:48:30 -0700, , use small_crc enable smaller crc version xobs created smaller code size version crc function enable someone small_crc define,,
2442,083337441ac77180826886650e2208f8b699a2f8,im 'mithro' Ansell <me@mith.ro>, 2019-09-02 14:47:20 -0700, , remove extra whitespace,,
2443,c0e723868ecb9313626b823abf922acb611ba3c5,ean Cross <sean@xobs.io>, 2019-01-21 12:25:01 +1300, , libbase crc16 commit smaller version crc16 signed sean cross sean xobs.io,,
2444,a59d0efca05f831d8a03357f714f0f547946b2b0,ean Cross <sean@xobs.io>, 2019-01-21 12:24:40 +1300, , libbase crc32 add smaller version signed sean cross sean xobs.io,,
2445,27c334d440bad5f7481091ad8ca5e59a68a2b58d,im Ansell <me@mith.ro>, 2019-09-02 14:42:22 -0700,252, merge pull request 252 mithro change content write file content change,,
2446,3ff6a18a45ff4840530d97cd1f6d97e7596afeb5,im 'mithro' Ansell <me@mith.ro>, 2018-11-28 20:18:31 -0800, , write file content change,,
2447,a2938a7ae7dd2cee2befcaf10b2441a50af5f426,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-31 18:32:35 +0200, , soc core simplify jtagatlantic keep instance move jtag allow selecting uart uart_name jtag_atlantic,,
2448,19d3acfc714e4d188c1269c4a946ea8989bf9bdf,njoy-digital <florent@enjoy-digital.fr>, 2019-08-31 18:33:27 +0200,251, merge pull request 251 micro fpga master atlantic jtag uart working module,,
2449,fb00ee85a246a53061edb4a89b3d8d26a9cd97d8,ntti Lukats <Antti.Lukats@googlemail.com>, 2019-08-30 09:35:10 +0200, , create atlantic.py atlantic jtag uart intel fpga working tested intel c10lp,,
2450,41fe7cae0b5341531f609943d5f70afd6256cfc8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-29 09:46:20 +0200, , core spi add minimal spislave,,
2451,b845755995a8517d8e0ffa86156fb5577201f7d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-28 05:15:45 +0200, , gen fhdl verilog allow single element verilog inline attribute,,
2452,5a7b4c3406fc080e780b76a0324ded5ac9721f71,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-27 14:06:13 +0200, , target nexys_video generate clk100,,
2453,c179741cf31ac338867082d503626f19e841731e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-27 09:45:44 +0200, , software bios switch standard crlf avoid setting terminal implicit every mode,,
2454,0328ba7d6c749c9b29f7ef5ed1070c9b1bb0d8eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-26 18:17:43 +0200, , tool litex_term add automatic check see need insert,,
2455,ffebd2076c6de67000fa90168a24e1bca6ba5ff8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-26 17:15:01 +0200, , bios tool allow disabling crc check serialboot speedup debug loading large image serial available,,
2456,4842bdcf08006dae79f1c6d8f294d135440dedc3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-26 12:10:11 +0200, , tool litex_term add,,
2457,3e30c64842de986f59f5703ce060852b94c2d364,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-26 09:27:19 +0200, , litex_setup add litex board,,
2458,d79cd87dd698efb123ed6d0960fc9d290ddd8d15,njoy-digital <florent@enjoy-digital.fr>, 2019-08-23 21:36:51 +0200,246, merge pull request 246 gsomlo gls native rv64 software use native toolchain host target architecture,,
2459,6d844a038a4b5244a2c459b1e7c0c4fee4baf5bf,abriel L. Somlo <gsomlo@gmail.com>, 2019-08-23 08:56:02 -0400, , software use native toolchain host target architecture litex rightfully assumes often target software must cross compiled x86 host platform however litex also built linux riscv64 platform e.g fedora riscv64 port software riscv64 target compiled using native toolchain signed gabriel somlo gsomlo gmail.com,,
2460,d36f1fb7d2be517463e33be79b8c2a643ffeed9a,njoy-digital <florent@enjoy-digital.fr>, 2019-08-17 11:54:39 +0200,244, merge pull request 244 atommann master changing http http,,
2461,a45dbee54f36a4b95c9e810fc1bc82f1733171c6,tommann <atommann@gmail.com>, 2019-08-17 16:02:10 +0800, , changing http http,,
2462,92e5b4b2cdeedd3fe5c3c140259ed79c0c7a1198,ntti Lukats <Antti.Lukats@googlemail.com>, 2019-08-16 14:36:59 +0200,2, merge pull request enjoy digital master update hyperram change,,
2463,4990bf33c0f921d870d08d5633ff5921e1d0d2e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-16 13:56:56 +0200, , soc core simplify cleanup hyperram core rename core hyperbus change layout cs_n variable length instead cs0_n cs1_n use differential clock used add test python3 unittest usage example import hyperram hyperram hyperram mem_decoder self.mem_map hyperram hyperram self.mem_map hyperram 1024 1024,,
2464,f47e4978f2408a4bb72b0cde13cca48f85efd4a4,ntti Lukats <Antti.Lukats@googlemail.com>, 2019-08-16 10:31:53 +0200, , libero enable enhanced constraint libero 12.0 doe support classic constraint flow,,
2465,d1502d4195f116d217f35c928900ce490e324005,ntti Lukats <Antti.Lukats@googlemail.com>, 2019-08-16 09:46:15 +0200, , soc core add initial simple hyperram core,,
2466,6e6fe83af3a4acbc0d21043656813ea25f3a2f01,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-15 13:44:36 +0200, , build altera quartus add add_ip method use quartus qsys file platform.add_ip my_ip.qsys,,
2467,2899928aba932d5fa93902d9a2ef6a169f1c76b7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-15 09:26:25 +0200, , cpu_interface add json csr map export simplify csv csr map export using json,,
2468,9d4b7cd5156a222bb68a6f89d852054889357f1c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-14 19:09:58 +0200, , bios sdram set init done memtest standalone litedram controller,,
2469,0cd4e45f48405ac31030bbf1a557302d309ae88a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-14 19:03:10 +0200, , build xilinx vivado use string,,
2470,8d161a47cfbed926c567144cb4dc9069b5e80ea0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-14 19:02:01 +0200, , build xilinx vivado remove with_phys_opt,,
2471,f6638ded132f951c89391d4567fbb367be51d7ae,njoy-digital <florent@enjoy-digital.fr>, 2019-08-14 18:58:15 +0200,243, merge pull request 243 sergachev master build xilinx vivado improve directive support,,
2472,ccc2cbd9d4a82c8599bca1d9b6de901c0f24ef67,njoy-digital <florent@enjoy-digital.fr>, 2019-08-14 18:55:34 +0200,241, merge pull request 241 railnova zynq fix prevent vivado inferring dsp48 axiburst2beat,,
2473,861eea8a07c40fb88ccd6d786b03a5eb54d7fd7a,lia Sergachev <ilia.sergachev@pm.me>, 2019-08-14 17:49:13 +0200, , build xilinx vivado improve directive support,,
2474,db4c609a33f5d75d72fa1dc687c1fb8a6e2d6e1d,hmousset <ch.mousset@gmail.com>, 2019-08-14 11:30:39 +0200, , fix prevent vivado inferring dsp48 axiburst2beat,,
2475,6d5fddc160ac5778eefe1216f78dc3aa6d526f93,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-14 07:35:45 +0200, , core spi_flash s7spiflash make cs_n optional pad driven externally,,
2476,383c05e239edfa28cb2b38c10613462105482d9d,njoy-digital <florent@enjoy-digital.fr>, 2019-08-13 10:34:50 +0200,240, merge pull request 240 danielkucera patch understandable error missing memory,,
2477,a5eaf172c5411902555b1f62ec1ffeaa57377ac3,aniel Kucera <daniel.kucera@gmail.com>, 2019-08-13 10:14:16 +0200, , understandable error missing memory,,
2478,1d957d7a31531da7f4991d14b4617164eb198d10,tommann <atommann@gmail.com>, 2019-08-12 22:20:34 +0800, , update .gitmodules http http,,
2479,2b815f70963150e96314eacb4a5469ba26f29a0b,njoy-digital <florent@enjoy-digital.fr>, 2019-08-10 15:33:05 +0200,235, merge pull request 235 gsomlo gls trellis yosys opt build lattice trellis use additional yosys optimization flag,,
2480,6c298cb7087961e83003b84600af711c66c72e72,abriel L. Somlo <gsomlo@gmail.com>, 2019-07-05 16:28:23 -0400, , build lattice trellis use abc9 techmapping pas yosys signed gabriel somlo gsomlo gmail.com,,
2481,31bfb54667a02a4a8bba1221d3ea9812fc75a90b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-09 13:26:31 +0200, , software libbase mdio set data clock revert two cycle turnaround test different phys,,
2482,e670cb91767f564dffc38b40de53b8133a70f858,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-09 12:33:10 +0200, , core cpu add riscv none embed toolchain support riscv32 cpu,,
2483,6d94c07d70bd2ea7ae6db8958b5ae13131d1af97,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-09 10:31:53 +0200, , software libase mdio cleanup reduce raw_turnaround cycle,,
2484,0c287b11ba11b24eaba6cf19282ac7b074720b3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-09 09:27:32 +0200, , core clock s7pll fix speedgrade vco max freq swap,,
2485,82cd557c24914db627c93ae2599068cf05429367,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-09 09:26:41 +0200, , software bios add ethernet phy mdio read write dump command,,
2486,0ba9ab92b4fc9a6e9830843d11ef94d0a5df5b89,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-08 16:19:22 +0200, , altera common fix polarity simplify,,
2487,124dff8f3fbcbbb7102aaa146fd9975eca3248c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-08 16:08:55 +0200, , build xilinx common improve presentation,,
2488,60873a5b73ec172681bb00fc3172bf113c0d1c20,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-08 16:06:40 +0200, , microsemi common improve presentation,,
2489,36d9d78c5efde823a2597763df91780485931062,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-08 16:02:34 +0200, , build altera common improve presentation,,
2490,95953d2928a66c426bd020d45a7ae9b8b2c83abd,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-07 08:36:04 +0200, , platform use 1e9 freq,,
2491,f1d8c70bd8faa05884cfa5ab6df1cf0432edd7ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-07 08:29:59 +0200, , target minispartan6 crg keep s6pll code,,
2492,d3d0a6231c2c0f74c6bc9e2c8636665f830fa5c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-07 08:29:20 +0200, , core clock juse use 1e9 freq instead period_ns,,
2493,a881817fb3f7f1ea84124377a12a8e9d99b06cad,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-07 08:18:54 +0200, , core clock s6pll add phase support,,
2494,6b7ca0cff7cae7452656b3e06f0d63b347ab8699,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-07 08:17:44 +0200, , core clock xilinx change clkfbout_mult loop order select highest vco_freq,,
2495,1884649de1900c0a8e0aa0d0d1852dfc255b4da5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-06 08:46:25 +0200, , litex_term make sure unconfigure console board unplugged,,
2496,e052d7f6453fa1c1ca935e38571fe39128961e7f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-06 07:56:45 +0200, , soc integration builder,,
2497,236070fdcf9d9ef3fec45f046b312e278f2ebe11,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-05 10:36:38 +0200, , core spi.py,,
2498,a9fe2788a2308aa59d13cb505d4ad7e10797f45a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-05 09:08:56 +0200,228, wishbone sram make read_only emited verilog code compatible tool quartus able implement rom correctly see 228,,
2499,ce5c58592b95d9115979de8e6a2069dc705ffd31,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-04 12:22:35 +0200, , soc core uart add ft245 fifo mode support sync async,,
2500,a496760cb698d3c313853d0f2b27f230a146a20e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-02 10:27:38 +0200, , build altera quartus use .bat win32 cygwin,,
2501,7e0ea0707698b526ee42558fc38b95aa15561bf2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-08-01 21:03:05 +0200, , build xilinx vivado change severity common critical warning warning,,
2502,92d93ad221389d810b9f7d4c0353e789e5dbfe1a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-29 08:37:46 +0200, , core pwm remove default csr reset value,,
2503,25ca0a8b71648c0152a2dbca0aeaf729abd9290f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-27 20:27:53 +0200, , soc generate git header show migen litex git sha1 bios,,
2504,ae00482dded68879e1fceaaf0f76598c5f0e5f91,njoy-digital <florent@enjoy-digital.fr>, 2019-07-25 20:24:25 +0200,223, merge pull request 223 sergachev master support vivado incremental implementation,,
2505,fdb119cb7b14c90c32cf8eaa3c6d99784595dddc,lia Sergachev <ilia.sergachev@protonmail.ch>, 2019-07-25 19:18:11 +0200, , support vivado incremental implementation,,
2506,e637aa657b7c1163c7c21c4b972f4aa947406272,njoy-digital <florent@enjoy-digital.fr>, 2019-07-25 09:25:26 +0200,222, merge pull request 222 antmicro bump_vexriscv cpu vexriscv bump submodule,,
2507,932475a29b07e0f5c958b35bc0e30751bebc7ef0,ateusz Holenko <mholenko@antmicro.com>, 2019-07-25 08:43:35 +0200, , cpu vexriscv bump submodule,,
2508,bc7ab637dd67b90a5445eee39b0160390b399752,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-25 07:46:14 +0200, , bios sdram fix compilation warning,,
2509,a7895e49822351df2bd4d9da1f91bc3168cd95a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-23 20:56:49 +0200, , test test_axi remove use rand_wait rename rand_level random,,
2510,1cfb36e1e4b201cf05eb7d7988026af2c4a00d9c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-23 20:35:28 +0200, , soc_core round memory region size length next power already power,,
2511,556d2c7c0f288b2818e80d2edf66ce4764c80a93,njoy-digital <florent@enjoy-digital.fr>, 2019-07-23 12:01:13 +0200,221, merge pull request 221 antmicro bump_vexriscv cpu vexriscv bump submodule,,
2512,3e89c56468a5f6e46f894180d1f0a5242f944f10,ateusz Holenko <mholenko@antmicro.com>, 2019-07-23 11:48:00 +0200, , cpu vexriscv bump submodule,,
2513,e673fce445ef3145358034f9ea0a38a1a465082e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-23 10:28:19 +0200, , bios boot fix default,,
2514,0acacbaa82d423bfc2844b75c3c897711d205b5f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-23 09:53:48 +0200, , core clock cleanup,,
2515,edf8aa8cfd20fb0390d2f2f4c6e8f3e7b071e64b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-23 09:27:20 +0200, , core clock add initial ice40 support,,
2516,6d54335839545ebf92ff6df8190a06752dd2cde5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 21:55:07 +0200, , core spi_flash return clk primitive needed,,
2517,462d12bacc6357b619db9816e31de494358eb96f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 21:32:46 +0200, , bios boot define defined add,,
2518,fc12961e7e01bcf4d874f0edc29e5c1f8697775a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 12:38:16 +0200, , soc_core fix cpu_variant definition,,
2519,af61688d1d86f80210d550fefc24ca247d5754b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 11:43:22 +0200, , bios boot fix booting rework keep emulator.bin specific ram print message falling back boot.bin print destination tftp download ease debug,,
2520,4b686dbdb22c8208035a31d7a82d59245bef3dad,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 11:41:01 +0200, , soc_core fix cpu_variant config want extension,,
2521,7d9cf1d2bdd21cab678a6ee561b4dc3c6c9dd964,njoy-digital <florent@enjoy-digital.fr>, 2019-07-22 11:44:20 +0200,216, merge pull request 216 antmicro rework booting linux vexriscv,,
2522,95cfd0b9e5db410b57d99050693ee8bafbe320de,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 10:28:03 +0200, , core spi_flash add spiflashcommon use add clk primitive series ecp5 support,,
2523,bfdcf4b2a034f0eab0c66ec453f795f71049cf44,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 10:25:55 +0200, , platform versa_ecp5 add spiflash pad,,
2524,41eb21b343be01c7fcf8e37345a27df82473fc2c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 08:53:18 +0200, , soc_core optimize mem_decoder non optimized version tested series additional resource usage noticeable doe seems case ice40 see 220 hand optimize 256mb aligned address equivalent old decoder used previously litex requirement address aligned size already case assertion trigger condition respected,,
2525,0eff65bb3124f569f0d7be827b7fe543c4d3ad5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-22 07:55:47 +0200, , core up5ksram optimize bus.adr decoding,,
2526,bb99c4685a2940dbfc0216e95ce37bbfa154e527,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-21 19:27:43 +0200, , core up5kspram simplify add support width depth configuration,,
2527,eaf84b8581e0b71b4d2bc594dd5c34738eedf420,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-20 12:57:32 +0200, , core pwm remove clock_domain support better use make csr optional,,
2528,ea619e3afe4e609f1f96c682675e62edf61959db,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-20 12:54:45 +0200, , core spi rename add_control paramter add_csr,,
2529,ec411a6ac1838c0064788604140fb6ff1b0021d5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-20 12:52:44 +0200, , soc_core add socmini class soccore cpu sram uart timer simple design,,
2530,bca42f742cb316bada33897a8cd34a5aecff2ec9,njoy-digital <florent@enjoy-digital.fr>, 2019-07-16 07:48:22 +0200,219, merge pull request 219 flammit fix ecp5 pll soc core fix name ehxplll output clock ecp5pll,,
2531,8335f13fb15080852bf1928ad669b98f7e4c51ea,ateusz Holenko <mholenko@antmicro.com>, 2019-07-11 10:14:27 +0200, , bios boot rework netboot flashboot vexriscv linux variant get rid defines use information cpu_type cpu_variant instead use common kernel rootfs device tree emulator image layout booting network flash,,
2532,a19bdd0e6a0952ddaba0d6fa4c50f2fc489c7819,ateusz Holenko <mholenko@antmicro.com>, 2019-07-11 10:13:54 +0200, , soc_core generate extra string based config defines preprocessor doe allow compare string current defines usable compile time add new defines ifdefed,,
2533,005c07769b317a64ce79b9cd903e882bb4183cdf,ateusz Holenko <mholenko@antmicro.com>, 2019-07-11 10:13:28 +0200, , soc_core include information cpu variant csv header,,
2534,c6c743915acb309928dc2f267c8e324694a71feb,rancis Lam <flam@alum.mit.edu>, 2019-07-14 12:27:28 -0700, , soc core fix name ehxplll output clock ecp5pll,,
2535,d3aaaf5e6cb2f6a8cd8a7760979e6bddcc4edea1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-13 13:10:24 +0200, , core spi fix simplify loopback,,
2536,59fda8da939450ec20c20eff25deada9a3675b20,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-13 13:04:00 +0200, , readme update banner,,
2537,769d15d433a79cbdac68afa0a14481543d2000f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-13 12:54:24 +0200, , core spi move csr control status add_control method add loopback capability simple xfer loopback test moving control status register add_control method allow using spimaster directly exposed signal add loopback capability mostly simulation useful hardware,,
2538,ee8fec10ff1f76aa93504a210861d93d22c553b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-13 11:44:29 +0200, , soc core add ecc error correcting code hamming code additional parity secded single error correction double error detection,,
2539,7dbddb3a56599a95254aedb73886a73e99bfdff0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-13 11:43:16 +0200, , platform tinyfpga_bx add serial extension,,
2540,831a191698aeec028d2ffbc050b236b387fb8d64,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-12 20:11:44 +0200, , readme add link paper presentation tutorial,,
2541,95796c5b29d0342a40bb38db6673062f4d19ca0c,njoy-digital <florent@enjoy-digital.fr>, 2019-07-12 18:00:03 +0200,218, merge pull request 218 railnova zynq fix slave interface hp0 clk name,,
2542,dcf55ad4f32664eb9edfc5d9f8f03e1778ef4713,hmousset <ch.mousset@gmail.com>, 2019-07-12 16:37:23 +0200, , fix slave interface hp0 clk name,,
2543,08772fc0c9d3761764ede0a107132db72316a9d9,njoy-digital <florent@enjoy-digital.fr>, 2019-07-12 14:44:53 +0200,217, merge pull request 217 sergachev master spi change csr csrstorage,,
2544,dacec6aa8677c1e1eea123ddd421eec02a5923e2,lia Sergachev <ilia.sergachev@wysszurich.ch>, 2019-07-12 14:12:51 +0200, , spi change csr csrstorage,,
2545,be280bed5e60063a4c324564e721cdbf484abf88,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-12 09:52:40 +0200, , soc_zynq use zynq fabric reset sys reset,,
2546,220f43753ba13554cddea984c7a0f8a6e9e21424,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-10 16:51:08 +0200, , soc_zynq add missing axi hp0 clock,,
2547,9c8c03710810bdf777e85156826758a96a1afe46,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-10 16:50:06 +0200, , soc_zynq move axi gp0 clock connection add_gp0 method,,
2548,b0192e5f8bb6f1d97a2d023bbf9f947b77c19c8c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-10 10:37:32 +0200, , soc_core use fixed 16mb csr address space using small csr address space cause regression pcie soc would need understood want reduce csr address space 16mb,,
2549,68a503174cd02ca1e0a01b5a2e233ccd18643004,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-09 12:14:50 +0200, , soc_sdram limit main_ram 512mb otherwise break linux litex vexriscv target 1gb ram could removed mem_map reworked linux litex vexriscv,,
2550,ccbf141850ea8882525c6d3a3c46b9cb6b2999d1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-08 23:02:43 +0200,209, compiler update new location fix 209,,
2551,21a5aaa4a62d31568de992e650fd9daa2899b8db,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-08 22:58:07 +0200,212, soc_core declare csr address size registering csr fix 212,,
2552,41b6fbde42babd96cc3dca5c91c1d6234d25cdf6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-08 22:56:14 +0200, , soc_cores fix typo,,
2553,bff081a818d7a5d75b3dbd19629104a39932ea80,njoy-digital <florent@enjoy-digital.fr>, 2019-07-08 19:03:28 +0200,214, merge pull request 214 gsomlo gls alignment fixup soc_core additional csr_alignment follow fix,,
2554,e42f33ede1025438a175321d4e8cb9a372397070,abriel L. Somlo <gsomlo@gmail.com>, 2019-07-08 09:43:40 -0400, , soc_core additional csr_alignment follow fix update additional place use dfii_addr_shift instead hard coded assumed bit alignment force bit alignment rocket supported configuration fixup commit f4770219 tested rocket 64bit linux signed gabriel somlo gsomlo gmail.com,,
2555,f4770219fa87640a61328ec92a9b2ceef40efe03,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-08 09:53:52 +0200, , soc_core add csr_alignment allow bit alignment bit cpu,,
2556,927b7c13a2e6af224178aa4de6843318eacf7bca,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-08 08:57:05 +0200, , soc integration uniformize configuration constant declaration socs use self.config instead,,
2557,96f45bbd87efbd6c82c442ae73b8121cce4bc404,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-06 17:18:34 +0200, , software libbase update code length fixed 256,,
2558,282ae9635465fca96f0c85da3eaa9a6f29197350,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 19:38:58 +0200, , core add simple pwm pulse width modulation module,,
2559,77e7f9b3c17cdc857f9c91e31d366eccde45126f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 19:18:52 +0200, , core spi make cs_n optional sometimes managed externally,,
2560,e726ad80ac8eec85ba1d1f35c6a0de716ce469ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 19:01:55 +0200, , core spi_flash add non memory mapped s7spiflash module based spimaster design want program bistream,,
2561,4c18c991bca5482a2650889db9c9a756666a1274,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 18:30:34 +0200, , core add icap core tested reconfiguration command,,
2562,6b82f23ce191af914b5a0a57feebe6873915aa2a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 15:49:17 +0200, , core add simple minimal hardware spi master cpol cpha build time configurable data_width frequency,,
2563,ada70e8c521a5cea7776005af99fec7f2461e079,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 14:37:46 +0200, , soc core spi remove complicated doe seem reliable case,,
2564,7cd5c0f39bf40d8d0941bd1e40fb100899954e52,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 14:26:10 +0200, , core add bitbang class minimal hardware i2c spi software bit banging,,
2565,d29b841997ca2fe74bbbb3e8e4faf211c4271337,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 13:13:31 +0200, , core remove nor_flash_16 obsolete board using spi flash,,
2566,3f6bd266d979b6eda73fb3221ac38add407ccea1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-05 13:09:21 +0200, , core gpio remove blinker,,
2567,359b8fe4bbda113289a334dcf296eb8856215f2d,im Ansell <me@mith.ro>, 2019-07-03 17:23:36 -0700,210, merge pull request 210 duranda master add verilog submodule cpu core manifest,,
2568,68eeba918186f5bd3d3f4e0552b286f7db08d5a3,rnaud Durand <arnaud.durand@unifr.ch>, 2019-07-04 00:58:26 +0200, , add verilog submodule cpu core manifest,,
2569,4ee9c53f185ac6dd9c4aa69a7547e9bc037acc25,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-07-03 13:43:34 +0200, , csr add assert ensure csr size busword thanks tweakoz,,
2570,0116b2b7088fcc9b072ef42ea957d6e7ee527f12,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-28 23:40:01 +0200, , soc_core update default rocketchip mem_map,,
2571,9d170b09442f1f5947b7a024639339397bcab6b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-28 23:27:23 +0200, , soc_core rearrange default mem_map,,
2572,05b667bb9575f887e4020d3a436be8203d0024dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-28 22:42:02 +0200, , bios main fix ifdefs command,,
2573,37687579e01f7354654b7d8a3185c0d557ab9ee0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-28 22:32:45 +0200, , libnet tftp fix compilation warning,,
2574,9f3c8a9b8a0fe741a89f67a73c8fcf8eea89c459,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-28 22:18:24 +0200, , bios main fix spiflash compilation warning,,
2575,2da59b29e2e2fa4884d3e295e88062b37117747f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-27 23:32:23 +0200, , soc_sdram allow main_ram_size 256mb limitation longer exists,,
2576,b8d45af5c39d693619180f2ab675fd56e52678eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-27 23:28:12 +0200, , target use new prefered way add wishbone slave,,
2577,7618b845338072066a9d2c92774d59fbb3fd3f75,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-27 23:20:12 +0200, , soc_core use new way add wisbone slave prefered,,
2578,740629ba53944fc04fca79e433508a67cfe0f02f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-27 23:07:26 +0200, , soc_core remove 256mb mem_map limitation mem_map limited 256mb simplicity become issue complex socs default mem_map size still 256mb retro compatibility size specified,,
2579,b65968c3294e81c770751d529103e2b6fd1b657a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-28 21:37:52 +0200, , soc core remove usr bin env python3,,
2580,f49d0fe6c9281c36307aa0b9f51050aa9d6ef152,njoy-digital <florent@enjoy-digital.fr>, 2019-06-27 17:02:29 +0200,206, merge pull request 206 gsomlo gls tftp spinner bios tftp ascii spinner progress indicator cosmetic,,
2581,5a42dbf333f3624d79a23658a88f226ccf6128c6,abriel L. Somlo <gsomlo@gmail.com>, 2019-06-27 10:31:33 -0400, , bios tftp ascii spinner progress indicator cosmetic,,
2582,d5177d72ac29131dcc1899535447bc110db1a5db,njoy-digital <florent@enjoy-digital.fr>, 2019-06-25 19:10:17 +0200,204, merge pull request 204 antmicro write_to_flash flash write command,,
2583,cef23690157ebbe6f6b319f2f94e2839854254a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-25 19:09:30 +0200, , core spi_flash integrate bitbang write support,,
2584,2ee194b2595ecf32b9241f957b2ee016d237bdbd,ateusz Holenko <mholenko@antmicro.com>, 2019-06-25 11:59:22 +0200, , bios add flash write command,,
2585,5cc4c334d63e5d059eba5052f86ed8e1e0be43f1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-24 15:40:32 +0200, , readme remove liteusb deprecated,,
2586,dc03b7fab99e8358f8fb08aa22127bda615a6fc2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-24 12:05:02 +0200, , board community supported board located http github.com litex hub litex board,,
2587,0af017e67c573773a14c308818a7cd9f9b69572b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-24 11:44:41 +0200, , liteeth update mac import old still work prefered way,,
2588,ecf999b8c717a81b77aff9a8c704c874f90bb02d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-24 10:58:36 +0200, , soc core add usb_fifo ft245 usb fifo phy liteusb deprecate liteusb liteusb date real usb phy providing usb fifo phys new true usb core available daisho valentyusb better using true usb support keep ft245 fifo phy litex useful interface usb2 usb3 usb fifo,,
2589,e667d5ae5330ec8381a7408a256d5557bd6dd6db,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-24 09:59:10 +0200, , readme update intro,,
2590,8f6e66ca5295921828e444994f5f92f25606d517,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-24 07:29:24 +0200, , make sure usr bin env python3 copyright header,,
2591,c7f36ab08fe8e14281038c89771e339ba260819b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-23 23:31:11 +0200, , test add copyright header,,
2592,daa4307d9ea1c5fb1aceec2ca7406454c28eae31,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-23 22:36:00 +0200, , add contributor file add copyright header file,,
2593,361f9d0dff867f0c7597f3e87443da973eb4fc97,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-22 10:53:12 +0200, , bios sdram set init_done error ddrctrl present litedram_gen,,
2594,d8ac9362066eb88d0aef8cf883915f910a2eca7a,im 'mithro' Ansell <me@mith.ro>, 2019-06-21 12:03:30 -0700, , convert top level comment docstring,,
2595,45632c66b172252750c263ccd49f242508cf47ca,njoy-digital <florent@enjoy-digital.fr>, 2019-06-21 10:26:07 +0200,202, merge pull request 202 xobs add up5kspram soc core add up5kspram module,,
2596,7656f54d0a1e44fb53a366b0b5030b4c8b7ad4df,illiam D. Jones <thor0505@comcast.net>, 2019-06-20 11:12:46 -0700, , soc core add up5kspram module ice40up5k 128 spram designed used memory softcore memory actually bit chunk gang together give either 128 add module allow use memory ice40 signed sean cross sean xobs.io,,
2597,73dbffe8f209313297549825f7b45d663230e798,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-20 09:02:08 +0200, , core frequency_meter allow passing clk measured parameter,,
2598,408d3f1f7c5a4657dd9e964da4ed76f35cfd9e8f,njoy-digital <florent@enjoy-digital.fr>, 2019-06-19 08:32:38 +0200,201, merge pull request 201 gsomlo gls fix initmem tool litex_sim fix default endianness mem_init,,
2599,ab827d210d302789db5ae6815aed70989ca43a1b,abriel L. Somlo <gsomlo@gmail.com>, 2019-06-18 16:29:23 -0400, , tool litex_sim fix default endianness mem_init initializing rom ram content requires knowing cpu endianness simsoc socsdram soccore constructor sequence invoked soc could accessed given majority supported cpu model use little set new default override two model use big endianness,,
2600,f47b4902e53dc2ee66924449dcbedd4a09e07589,njoy-digital <florent@enjoy-digital.fr>, 2019-06-18 13:15:30 +0200,200, merge pull request 200 gsomlo gls rocket variant cpu rocket add linux mmu full mmu fpu variant,,
2601,f75863fc314a7c4f111bf820f18328be82d2436c,abriel L. Somlo <gsomlo@gmail.com>, 2019-06-18 06:42:40 -0400, , cpu rocket add linux mmu full mmu fpu variant,,
2602,c0df9e08236697bad334b47dc8d6589420e37125,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-18 09:44:09 +0200, , cpu rocket update submodule,,
2603,87118d509c3f0a0bdd96137a0a5bb4149e5cc46a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-17 09:55:27 +0200, , integration soc_core move cpu_variant check formating cpu,,
2604,f6b67a6dae7e563afa1893136791f1902ef98bf7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-17 09:54:17 +0200, , cpu vexriscv add linux dsp variant,,
2605,95b1b454f4aecf906b205af2f71d84f9a808aa2d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-17 09:24:57 +0200, , cpu vexriscv update,,
2606,e46d287b64b181d12caa2de8782d41c462dfcacd,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-17 09:20:21 +0200, , target ulx3s use latency compatible production board,,
2607,113f7f408e7c95150011c55ca473f45befb7f9bb,njoy-digital <florent@enjoy-digital.fr>, 2019-06-13 07:14:03 +0200,199, merge pull request 199 ambrop72 ethmac fix bios fix build ethphy present ethmac,,
2608,ca70ea91e4f969384c8e4e45a4af0e8676d227c3,mbroz Bizjak <ambrop7@gmail.com>, 2019-06-13 01:02:22 +0200, , bios fix build ethphy present ethmac testing ethernet dma renamed ethmac module ethmac_dma used bios got undefined reference eth_init bios.c check different csr defines code defines eth_init,,
2609,ab1f58047064c459475970d11e540c6e0e5367a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-12 11:28:06 +0200, , test test_axi remove litex.gen.sim import useful debug,,
2610,5318bcd3c3bd97a0e2cae6ea384b09f3cb755f24,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-12 11:26:57 +0200, , setup.py add migen,,
2611,33d7cc5fc81cc7785be217f64d756db6092aeff6,njoy-digital <florent@enjoy-digital.fr>, 2019-06-11 15:50:02 +0200,198, merge pull request 198 tomkeddie board arty add directly connected spi clk pin,,
2612,38a2d89a25a65c8b69c2b0e5a63d9f1f23aaa8ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-10 18:53:30 +0200, , test test_code8b10b add test_coding,,
2613,5346c3684f42dbe4b6c3b9fc87f5ac1e55d7cede,om Keddie <git@bronwenandtom.com>, 2019-06-10 08:33:02 -0700, , board arty add directly connected spi clk pin avoid need startupe2,,
2614,8fdd5220b34d2ca2be3dfc34cf8205e17ebd619f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-10 16:05:53 +0200, , test test_prbs add prbsgenerator checker test,,
2615,243d7c76963c3119006048211d90a9b8c64e4b0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-10 16:05:36 +0200, , soc core add prbs pseudo random binary sequence generator checker imported liteiclink prbs useful different purpose better integrated litex,,
2616,cfa952b062494ce64aa13ff7cd036c4dbf877ac5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-10 15:06:57 +0200, , tool litex_term exit consecutive ctrl running litex litexterm use want able send ctrl ensure specific sequence sent close terminal,,
2617,1c34b4a015c02076b92a594fd70278a67410b3a0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-10 12:57:10 +0200, , cpu vexriscv update submodule,,
2618,79665873dfafdb52dc8ff55f8276b00966fd7d0b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-09 19:36:09 +0200, , doc add litex hub logo,,
2619,442d7358cef856d51920afda0fb852a92bb9078c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-09 00:36:46 +0200, , doc redesign new logo,,
2620,591186279a91654702bd7271db5cb0ac43f0732f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-08 00:45:30 +0200, , doc add new logo,,
2621,850b311d04a834645e5704b6d8a848a1b8902f62,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-07 18:36:46 +0200, , cpu vexriscv update submodule,,
2622,755a2660ba0785122b04c0f2198b3adaa73cf299,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-07 12:28:20 +0200, , build sim allow configuring verilator optimization level,,
2623,4b6ad8aa0dc9fbd910695769cc178edef3af712e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-07 11:50:57 +0200, , build sim allow defining start end cycle tracing,,
2624,ecb60f6e43092e9816c0f2ab231a250c55927a7a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-07 11:16:39 +0200, , build sim use verilator compilation case execution speed already fast enough complex design lost faster compile future could add switch choose optimization want,,
2625,c64129dc69fb4db42a2c5df5386e65c1fd5b51ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-07 11:14:36 +0200, , soc integration soc_core list rocket supported cpu,,
2626,ca4e7811e9b5c7db147312d87cf54093ded9004d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-07 11:10:04 +0200, , software bios change prompt litex green,,
2627,8d0f008a3bb0715e3832dbc23b2e37d04d9341e8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-05 23:43:16 +0200, , integration soc_core improve readibility add separator comment,,
2628,55ebcc00eb31f7483441a3874113c596fe3fa1a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-05 20:03:19 +0200, , test test_targets add de10lite,,
2629,e545b15f669f59d1aac7ac603a6af11cde812b6e,njoy-digital <florent@enjoy-digital.fr>, 2019-06-05 19:44:54 +0200,196, merge pull request 196 msloniewski de10lite support,,
2630,77805a5e26d8f2ac401b85015d343baa47aad0c6,njoy-digital <florent@enjoy-digital.fr>, 2019-06-05 19:20:15 +0200,195, merge pull request 195 antmicro extend generated header csv,,
2631,04ce479035c8fe40f35c60f2bb48e811d41cf574,sloniewski <marcin.sloniewski@gmail.com>, 2019-06-05 18:53:49 +0200, , board target add target de10lite platform,,
2632,f2a740d51d47482750a375bc41c193ed88640547,sloniewski <marcin.sloniewski@gmail.com>, 2019-06-05 18:53:30 +0200, , board platform add de10lite terasic platform support,,
2633,a826aacac02a5071c1489538251c76a634435f35,sloniewski <marcin.sloniewski@gmail.com>, 2019-06-05 18:52:40 +0200, , build altera add possibility turn generation .rbf file fpgas e.g max10 .rbf file generated add possibility turn feature chip,,
2634,93b61a65bfca098806fb0dc6dba4282cae913f45,ateusz Holenko <mholenko@antmicro.com>, 2019-06-05 17:27:27 +0200, , integration builder generate flash_boot address csv,,
2635,d0b019b1f07bd7d57c33e11db970c394a3e368f1,ateusz Holenko <mholenko@antmicro.com>, 2019-06-05 17:35:47 +0200, , integration builder generate shadow_base address mem.h csv,,
2636,cb2d4372e41d10e33ed9e000445e9a093356e5b0,njoy-digital <florent@enjoy-digital.fr>, 2019-06-04 21:49:18 +0200,193, merge pull request 193 gsomlo gls memcpy fix software libbase memcpy simple arch width agnostic implementation,,
2637,f88b85a31cd1e02e9efa52fdacfc004152a88aa3,abriel L. Somlo <gsomlo@gmail.com>, 2019-06-04 14:42:54 -0400, , software libbase memcpy simple arch width agnostic implementation remove optimization targeted specifically rv32 architecture allowing memcpy work word size since bios also arguably better optimize size rather performance given control quickly handed program loaded signed gabriel somlo gsomlo gmail.com,,
2638,42e9d097551b987a0c864b843c7c303021bfe1ea,im Ansell <me@mith.ro>, 2019-06-02 16:54:20 -0700,192, merge pull request 192 sutajiokousagi pr_c99_types fix signed char type explicitly signed,,
2639,ab0b2cac2e8793687d7f2b05f9402a24013ad1ed,unnie <bunnie@kosagi.com>, 2019-06-03 06:00:27 +0000, , fix signed char type explicitly signed,,
2640,200d413def22eed4d87bebd011944aa2bfd4c734,unnie <bunnie@kosagi.com>, 2019-06-02 22:26:18 +0000, , update stdint.h include c99 type needed third party library compile,,
2641,b0d35a49f22a05472238afe7c6bbd7d6dcb4d51d,im Ansell <me@mith.ro>, 2019-06-02 13:00:20 -0700,191, merge pull request 191 sergachev master fix interrupt_name soc_core add_interrupt,,
2642,db890736ea8d58435698c4c1af27c6c7236a48e3,lia Sergachev <ilia.sergachev@protonmail.ch>, 2019-06-02 20:56:02 +0200, , fix csr_name add_csr,,
2643,40cbe3a95219b914f6c6bba0f905068ea758e646,lia Sergachev <ilia.sergachev@protonmail.ch>, 2019-06-02 20:48:08 +0200, , fix interrupt_name,,
2644,b300c321033eb3d7ca96272bb14b7714aa0f95c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-02 19:22:09 +0200, , test test_targets add de2_115 de1soc,,
2645,220e2bdc6e8e68244c53c685282a318e48dfef82,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-06-02 19:10:44 +0200, , board platform arty add arty 100 variant,,
2646,8e6ecfb9743ede8c376127ce0f010d401df7d1f2,njoy-digital <florent@enjoy-digital.fr>, 2019-06-02 18:40:57 +0200,189, merge pull request 189 open design terasic board add support terasic de2 115 terasic de1 soc board,,
2647,9682189b407be6b902b147194b5e9f59338f9ad8,im Ansell <me@mith.ro>, 2019-06-02 08:15:52 -0700,190, merge pull request 190 sutajiokousagi pr_c99_types update stdint.h include c99 type,,
2648,6cf1a814eb22ebebc85c82740e71b750528ba71f,ntony Pavlov <antonynpavlov@gmail.com>, 2019-05-27 11:17:51 +0300, , board add terasic de2 115 initial support see http cgi bin page archive.pl language english categoryno 139 502 partno board detail signed antony pavlov antonynpavlov gmail.com,,
2649,037259917a36509911cc07832e666265a9a76b39,ntony Pavlov <antonynpavlov@gmail.com>, 2019-05-29 09:12:48 +0300, , board add terasic de1 soc board support see http cgi bin page archive.pl language english 836 board detail signed antony pavlov antonynpavlov gmail.com,,
2650,a48858f82887d6cfa157cfd2886ed128f8e74f6b,njoy-digital <florent@enjoy-digital.fr>, 2019-05-30 22:40:39 +0200,188, merge pull request 188 gsomlo gls csr cleanup miscellaneous cleanup patch,,
2651,273a3ea15df5a81b306755adff7e1cac08c165c7,abriel L. Somlo <gsomlo@gmail.com>, 2019-05-29 10:07:43 -0400, , soc integration cpu_interface improve code legibility factor code appearing branch else,,
2652,08a811b1a5040d9d864ed388363587f4c7040d0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-29 10:25:25 +0200, , soc interconnect gearbox add msb_first lsb_first order,,
2653,675f78304ef613b28d4cd4c83ce87f941436ad70,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-28 09:55:06 +0200, , board target arty generate 25mhz ethernet clock s7pll allow ethernet work sys_clk_freq 100mhz,,
2654,d7b00c8c4de65834694179f15ca175f818b029bd,im Ansell <me@mith.ro>, 2019-05-26 03:01:31 -0700,187, merge pull request 187 open design indent litex board target use tab indentation,,
2655,26e6355fd6ed26a7359b9d9540c16a9e771a2ccc,ntony Pavlov <antonynpavlov@gmail.com>, 2019-05-26 11:59:13 +0300, , litex board target use tab indentation fix pep8 e101 indentation contains mixed space tab error signed antony pavlov antonynpavlov gmail.com,,
2656,5109511259b82e025840b06a6efc136edfe00e33,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-25 10:02:31 +0200, , soc interconnect axi add round robin arbitration writes read,,
2657,0fb6342f7b710f93f8e0a8ede22804c3b909fb5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-25 09:30:54 +0200, , travis update risc toolchain,,
2658,961101d80906e61edae94b00575f91d27bf6bf61,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-25 09:24:48 +0200, , bios irc remove compilation workaround,,
2659,cd543b290ca149f97e598add442e4067c630fd6b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-25 09:24:25 +0200, , readme update risc toolchain,,
2660,7e837bf1d0295121efdb07cb76667b6a67560b3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-24 10:39:48 +0200, , .gitmodules rocket switch http github.com enjoy digital rocket litex verilog,,
2661,712977a0cfb301cb4bec36007e4373d452172b31,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-24 10:13:24 +0200, , software bios isr.c workaround compilation issue need fixed,,
2662,28ba8b320183c33babd3ac6322e7efcd56c6c307,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-24 10:08:16 +0200, , soc integration soc_core revert default mem_map specific rocketchip remapping,,
2663,cf369c437c657eae0aa72ad5524ef37d9739f172,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-24 09:37:33 +0200, , board target revert default sys_clk_freq nexys4ddr versa_ecp5 add parameter configure,,
2664,aa640f2999a9d056ba21836d746eebd328787722,njoy-digital <florent@enjoy-digital.fr>, 2019-05-24 10:15:02 +0200,186, merge pull request 186 gsomlo gls rocket experimental support bit rocketchip,,
2665,019fd940055a8a81211a93e4f62af486d310962e,abriel L. Somlo <gsomlo@gmail.com>, 2019-05-23 16:27:17 -0400, , fixup generated verilog submodule experimental rocket support fixme patch http github.com gsomlo rocket litex verilog however long term would perhaps better enjoy digital hosted generated verilog repository place happy spin squash patch top parent gls,,
2666,1a530cf27d59102791b9d208cb101bd7241739fc,abriel L. Somlo <gsomlo@gmail.com>, 2019-05-09 08:47:06 -0400, , soc core cpu rocket support bit rocketchip experimental simulate rocket based bit litex soc following command litex tool litex_sim.py sdram cpu type rocket note synthesizes fpga pass timing 50mhz nexys4ddr vivado ecp5versa yosys trellis nextpnr time doe yet properly initialize physical board dram ecp5versa using ethernet available trellis_slice capacity utilized signed gabriel somlo gsomlo gmail.com,,
2667,3de49118d99523a1ee0cd99c4a9e6e8b596a6c05,njoy-digital <florent@enjoy-digital.fr>, 2019-05-23 15:52:33 +0200,185, merge pull request 185 gsomlo gls sim sdram tool litex_sim restore functionality sdram option,,
2668,e90caa86833cbde064c868506cc565e6e26d9887,abriel L. Somlo <gsomlo@gmail.com>, 2019-05-23 08:53:26 -0400, , tool litex_sim restore functionality sdram option litedram commit 50e1d478 additional positional argument databits required physettings constructor value used generate 64mbyte simulated sdram,,
2669,3a72688b28cea67a34b53bf4bf3133d2b16e1f2a,njoy-digital <florent@enjoy-digital.fr>, 2019-05-21 07:19:15 +0200,183, merge pull request 183 xobs usb 0x43 use 0x43 0xc3 usb bridge magic packet,,
2670,014c9505800c4c41bcddcd0a1352d9a959aaf2a7,ean Cross <sean@xobs.io>, 2019-05-21 02:35:09 +0100, , remote usb print access denied error get error errno mean user access usb device rather silently eating error returning print message aid debugging signed sean cross sean xobs.io,,
2671,faf6554c895b76cb6f5d3747b72f34b2f90c4c3a,ean Cross <sean@xobs.io>, 2019-05-21 09:14:18 +0800, , remote usb use 0x43 0xc3 packet header previous value 0xc0 used window time query special descriptor causing conflict using usb bridge window device change magic packet vendor device query vendor setting bottom two bit signed sean cross sean xobs.io,,
2672,10670e22acf82a3ea9259bf54e74ea095c6c8851,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-17 22:21:57 +0200, , soc core minerva update latest,,
2673,a3134f13b142aaff4fabf87490f6ce89d85b56cd,njoy-digital <florent@enjoy-digital.fr>, 2019-05-17 16:33:34 +0200,182, merge pull request 182 gsomlo gls nexys4 eth fixup board nexys4ddr ethernet support fix,,
2674,5707bdc0a4c718fbb4228ae0e145ce449691ec33,abriel L. Somlo <gsomlo@gmail.com>, 2019-05-17 10:06:12 -0400, , board nexys4ddr ethernet support fix commit 5f6e7874 added ethernet support let also expose via ethernet command line argument,,
2675,0a8699f1e62276ba1f63cfc5b29051be9226d61b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-16 15:15:30 +0200, , merge branch master http github.com enjoy digital litex,,
2676,526ba1b165a09f6c0b51646a4b3124b345428d28,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-16 15:14:55 +0200, , soc_core remove csr_expose add add_csr_master method could useful specific case wishbone master want csr bus allow user define since arbitration csr master use precaution,,
2677,1ea22d49b7d0b0b200c9599836458070c31a5d4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-15 22:40:32 +0200, , software include base csr defs.h add specific csr_irq_mask pending minerva,,
2678,f25707012fe987a14aa39077b35adf5eb3f05186,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-14 11:44:15 +0200, , software bios boot remove specific linux command needed device tree,,
2679,938d00c283c94ee0575ca7814b2d1c283573fb9e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-14 11:02:09 +0200, , board target de0nano reduce 50mhz sys_clk simplify crg,,
2680,11838bae200d8954cea62e53413de88d1dd1d18e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-14 10:31:40 +0200, , platform de0nano change serial pin put next gnd pin,,
2681,eb6fa45833f957d78d5156347e62a808d5e3646a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-13 10:59:26 +0200, , cpu vexriscv core update,,
2682,0cad80e935afeb3c5a9b71024a5ced4d8a8f3c97,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-13 10:59:03 +0200, , cpu vexriscv update submodule new linux variant,,
2683,5f6e7874947b3f096808d8d5fe06eb1b2195eae4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-13 10:18:23 +0200, , board nexys4ddr add ethernet support rmii 100mbps,,
2684,0ba1cb875656525e38b8a58aaf3e904b707dfac2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-11 12:39:02 +0200, , board target netv2,,
2685,2f2b9b319fd36b6f9ccd98271c8fbe60b83cb982,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-11 09:36:53 +0200, , soc core remove cordic cordic useful dsp core soc building block,,
2686,6e4ac1c493c5f2bda0d83c7f25bad5962c93e598,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-11 09:26:51 +0200, , license clarify,,
2687,67159349d69e664ee07ce31ee6d2ba0240c68def,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-11 09:12:20 +0200, , soc interconnect remove axi_lite axi_lite code defining axi4lite signal axi4lite bridge csr bus litex proper axi support litex proper axi support also cover axi_lite create axilite csr bus user create bridge connect csr bus directly wishbone bus done others non axi soc,,
2688,745d83a332896eb11ffc734dd06d8d7ddeba45b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-10 18:55:40 +0200, , board add initial netv2 support clock led dram ethernet,,
2689,a49d170a6d03d6078f973566575b097eeebbacb9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-10 15:46:22 +0200, , soc integration soc_sdram simplify fix main_ram_size computation using new databits value phy,,
2690,7445b9e2e097afd42284ec40c7e3ef558a06d7bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-10 11:05:34 +0200, , soc integration soc_core allow user defined internal csr interrupt design different capability want run software csrs interrupt defined specific location,,
2691,f333abcfcb5833ffe903fc778b111c7f7d031f1a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 23:50:43 +0200, , board target use new add_csr method,,
2692,d76a2c7db2825237e0651860e1df70dfd06fbe09,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 23:33:08 +0200, , tool litex_sim add uart csr required with_uart false new add_csr method,,
2693,b6be534cd66051277ff1640887b70f30a6396e07,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 23:32:22 +0200, , soc integration soc_core rework csr assignation reservation similar refactor interrupt add add_csr method still retro compatible old way declare csrs,,
2694,3f09af6d6e7432e8592c30178ad974acd8f07ed5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 12:13:15 +0200, , board target declare ethmac interrupt new add_interrupt method previous way define interrupt still valid using add_interrupt method ease maintenance,,
2695,2abb3e809c279af6be37ebc40f2e16a7862deb43,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 11:57:19 +0200, , merge branch master http github.com enjoy digital litex,,
2696,47dc87584f2bc29e837b4319f516ad3369473fd9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 11:54:22 +0200, , integration soc_core rework interrupt assignation reservation cpu reserve specific interrupt property user still define interrupt old way use add_interrupt method interrupt specific soccore internal module allocated automatically remaining free interrupt priority interrupt allocation cpu reserved interrupt user interrupt soccore interrupt,,
2697,3ee9ce052939194947698611e9015dab4495de58,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 11:48:57 +0200, , test test_targets fix test_ulx3s name,,
2698,435cdad083cd2c113a117334f44402ea087bfae7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-09 11:48:32 +0200, , board target fix ulx3s versa_ecp5 build,,
2699,8caa38bc256da5098f969449b44662d63e3672fb,ateusz Holenko <mholenko@antmicro.com>, 2019-05-06 16:49:21 +0200, , cpu add property,,
2700,c11eb4b51cec1adf2527a340ae00ff0c4680f3c7,njoy-digital <florent@enjoy-digital.fr>, 2019-05-09 08:57:31 +0200,179, merge pull request 179 gsomlo gls xtra addrlen soc integration cpu_interface arch specific address size fix,,
2701,c264a00964b67bbe504d2929a410dd624cac0a81,abriel L. Somlo <gsomlo@gmail.com>, 2019-05-08 15:36:13 -0400, , soc integration cpu_interface arch specific address size fix generating arch specific include file generated mem csr ensure address literal defines suffixed denoting unsigned long type inhibits compiler warning value computed based constant cast pointer also ensure csr_ read write function declaration unsigned long address argument finally restore correct bit unsigned expected behavior mmptr macro inadvertently converted arch specific sized access unsigned long commit 5c2b8685 signed gabriel somlo gsomlo gmail.com,,
2702,ff5179153c9142f49806121213589f1cfd63bb5a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-07 18:44:03 +0200, , board target make sys_clk_freq parameter target generate abritrary sys_clk_freq onboard,,
2703,a8cbe4ad8416f7ea4af8be4cf3cb2616ddc78c90,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-07 13:05:28 +0200, , board target minispartan6 revert experimental s6pll clocking,,
2704,6fcbf10eb9b0be18d5bd08bdad1d55c3ccc9a3f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-07 12:48:36 +0200, , board plarforms minispartan6 default xc6slx25,,
2705,b7e37133886fc752ed35b9ef25fc29ac0cf7d5b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-07 11:59:28 +0200, , bios boot update linux memory mapping,,
2706,190ff89aaa120cc983ccaeb1077ba1d23f00e37c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-06 23:51:59 +0200, , tool litex_term add json support load image memory allow passing speed float example json file serialboot.json  binary image 0xc0000000 binary rootfs.cpio 0xc2000000 binary rv32.dtb 0xc3000000 emulator emulator.bin 0x20000000  example command lxterm image serialboot.json dev ttyusbx,,
2707,a50aff2c747b6f8d28934fcdde9d9f3346dd24ff,njoy-digital <florent@enjoy-digital.fr>, 2019-05-04 20:02:42 +0200,178, merge pull request 178 daveshah1 vexriscv fix floating signal,,
2708,a048ba47c4db99b54fcee7bf994422c1d9308d9e,avid Shah <dave@ds0.me>, 2019-05-04 17:27:21 +0100, , vexriscv fix floating signal signed david shah dave ds0.me,,
2709,fcd518b5d03233450965a968e55c52b82125942d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-04 11:27:01 +0200, , bios boot add specific flash_boot linux vexriscv,,
2710,1ba1ad9a001648c392a46d4b08e5a639f638b824,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-03 19:47:36 +0200, , bios boot rename mm_ram emulator_ram,,
2711,fbb24720f07d27b3a55c9dcf1a6645fab881884c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-03 13:24:06 +0200, , soc get_mem_data add direct support region support passing filename offset json file region,,
2712,0714816f31bfcc1444d9468bfb5d7d85ab292828,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-03 11:59:06 +0200, , soc interconnect axi add axi2axilite converter use axi2wishbone,,
2713,c6d0d23445b10882d395feb87ca3f86953f8ed7d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-03 09:43:05 +0200, , soc interconnect axi add axi lite definition,,
2714,9fab4752c4eb7978ae0c1f770cc19fdd88545048,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-03 09:30:59 +0200, , soc interconnect axi add comment axi signas present used,,
2715,59890763460337362a4f9a039bfc813477f401d5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-03 09:30:26 +0200, , core cpu vexriscv add vexriscvtimer use linux variant,,
2716,21bf10383d137c0012a4c95c7b79fff295010470,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-02 18:26:35 +0200, , bios boot add liftoff banner booting,,
2717,8f4685b3b14467f459c6f4d922344f1afe19e8c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-02 16:34:41 +0200, , bios boot netboot get boot.bin default add linux_vexriscv netboot config,,
2718,6cf1ff091cbad9aa0757012c6a4ad3de2e2ca1cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-02 09:58:55 +0200, , soc interconnect axi connect axi.ar selecting write read,,
2719,6affc56a092443831c6e5622964c53bf71ae5d3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-02 09:27:25 +0200, , soc interconnect axi wishbone address shift always make generic,,
2720,698bc882964f570f02d7ddf8ff45240a8e4b8b39,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-02 09:26:39 +0200, , soc interconnect wishbone allow setting adr_width default,,
2721,4dccb8a9eb305d52d30e9c2e563d1b814a6585a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-01 12:58:44 +0200, , soc interconnect axi axi2wishbone add buffer axi command sure command accepted response sent,,
2722,9f8f0eb18e6543a4d5ce6beef97e1014273e603e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-05-01 12:34:12 +0200, , build sim update tapcfg,,
2723,2515c7b0b5ca124f935d1684d15a1bd2118656d7,njoy-digital <florent@enjoy-digital.fr>, 2019-05-01 12:09:18 +0200,176, merge pull request 176 gsomlo gls ulong addr software use unsigned long address value also byte alignment,,
2724,5c2b8685fc8faa48c9957cd76da1a88132b60134,abriel L. Somlo <gsomlo@gmail.com>, 2019-04-29 14:49:29 -0400, , software use unsigned long address value also byte alignment enable future support bit cpu model,,
2725,74d37465b3aa802827e92d230d0eb4d7c882dedf,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-29 17:11:42 +0200, , test test_targets comment bad variant test,,
2726,5c1d9805400d1593ebe6cd42f6948af735f02de9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-29 16:48:42 +0200, , soc interconnect axi add burst support axi2wishbone,,
2727,6de2713524b674e0f12a0e18ed837bf2b4f76e25,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-29 13:11:48 +0200, , soc interconnect axi add capability axiburst2beat simplify optimize,,
2728,305b8879de07272de866227510e05ac46ac16d3e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-29 10:14:30 +0200, , integration soc_core use cpu name cpu type cpu mor1kx instanciated or1k keep or1k retro compatibility add warning,,
2729,4e50f36b727fca005f157c2d49965a78c2dd3490,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-29 10:12:54 +0200, , build tool add,,
2730,b40d1b73c4e24f6600f56acfa53775e4a53ce31d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-29 10:00:04 +0200, , cpu_interface default gcc cpu unless told otherwise mor1kx default clang,,
2731,dbb71af18908d70b83fffdd7a20ef24eefaf520a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-29 09:58:51 +0200, , cpu use property method return name endianness gcc triple flag linker output format,,
2732,d828c3a59669d634bdc08ead9dddea0902fcc477,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-28 23:38:31 +0200, , cpu integrate nmigen version minerva add submodule,,
2733,2c3c6bdf9bd1827741ee6937725800e3bfd11dbe,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-28 11:41:33 +0200, , updating document litex buildenv wiki,,
2734,bf27869ad9a826231dda1487ce24312e13efdf78,urt Kiefer <kekiefer@gmail.com>, 2019-04-27 14:57:35 -0700, , fix vexriscv build,,
2735,2d5bae3defe388f225ad1352d788870d417b0640,njoy-digital <florent@enjoy-digital.fr>, 2019-04-27 21:24:06 +0200,175, merge pull request 175 mithro cpu doc standardizing cpu_variants adding lot documentation,,
2736,5cbc5bc1998dce20753d2d66b428630dbda0b956,im 'mithro' Ansell <me@mith.ro>, 2019-04-26 17:13:28 -0500, , adding testing cpu variant,,
2737,71a837315acd8a3d4e3e92baa8db9e381edc189b,im 'mithro' Ansell <me@mith.ro>, 2019-04-26 17:08:07 -0500, , work cpu_variant provided,,
2738,65650919a7b46d05320865de11dd4cb54e69f7fa,im 'mithro' Ansell <me@mith.ro>, 2019-04-26 17:00:52 -0500, , updating document litex buildenv wiki,,
2739,a43de8195f45b604fbfc558600dfb5d0396dfe86,im 'mithro' Ansell <me@mith.ro>, 2019-04-26 15:29:32 -0500, , updating document litex buildenv wiki,,
2740,39c579baa2adbdb2b16af4930bc9a6a735e163e7,im 'mithro' Ansell <me@mith.ro>, 2019-04-26 16:20:21 -0500, , standardize cpu_variant string current valid cpu_variant value minimal alias min lite alias light zephyr nuttx standard alias std default full alias everything linux fully documented doc soft cpu.md doc soft cpu.md file mirrored litex buildenv wiki http github.com timvideos litex buildenv wiki also support extension added cpu_variant currently debug extension supported future hope add mmu hmul extension,,
2741,3a2e28361350800f9225a0194c968f9f2f755322,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-26 23:49:06 +0200, , .gitmodules use vexriscv verilog,,
2742,e42de8fe520916a105b4f98569530dbe16159a56,im 'mithro' Ansell <me@mith.ro>, 2019-04-26 14:28:20 -0500, , doc adding script pull useful doc litex buildenv wiki,,
2743,78c09125beb53a34c6e44b01a9f7da4afd325d24,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-25 23:43:10 +0200, , soc integration soc_core fix get_mem_data file multiple byte,,
2744,0175f86cb21e4dac3f2b25e38830112d1b976e86,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-25 18:36:47 +0200, , soc integration soc_core fix get_mem_data json file,,
2745,4443b5075bbc2f30ed9440df7b143f5839ee0234,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-25 17:30:03 +0200, , soc integration soc_core add,,
2746,f27084c6c099e684f26b6c2a4523d73ddad9ac1f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-24 22:44:37 +0200, , soc integration cpu_interface fix banner get_mem_header,,
2747,5ec99d94aef0165e61fcb681a8e8a525ecaec4e5,njoy-digital <florent@enjoy-digital.fr>, 2019-04-24 22:42:36 +0200,173, merge pull request 173 gsomlo gls git revision build handle exceptional case litex migen deployed git repo,,
2748,d21cba2f174f2d0e25c54f4fbb413b5cc371c92f,abriel L. Somlo <gsomlo@gmail.com>, 2019-04-24 12:50:47 -0400, , build handle exceptional case litex migen deployed git repo,,
2749,27fbb814abd727b35bc8ed989808282b0eebbee7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-24 12:25:49 +0200, , tool remote csr_builder allow comment csv file cleanup,,
2750,e8f3c49127f0cd878119d6f1292a9d5d06dfa4ff,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-24 11:32:40 +0200, , software libnet microudp rearrange send_packet add comment remove txlen padding,,
2751,44e0cdda9a84d41d80c8de965036a35bb48632e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-24 09:55:41 +0200, , software libnet microudp speed arp changing timeout try first arp request doe seem transmitted link probably fully established reduce timeout try increase number try,,
2752,3ee78a5b70a5d1cef5a5fc6cfc9719880adf8881,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 18:09:12 +0200, , build tool fix typo,,
2753,f0fe9f3cdfcb3726717a58d79f2771a6723b32be,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 17:46:20 +0200, , setup.py add short name tool,,
2754,9ded2eb20bc6ec78bb3066b3a95d0bf42e538fa1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 17:46:02 +0200, , tool litex_term change term prompt lxterm,,
2755,475deb51ac7c04059251309806f9dcd3ead2245d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 17:40:24 +0200, , build add migen litex git revision generated file,,
2756,8b5cf295422f13ab909b93cc92915cdaa079f911,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 17:15:43 +0200, , build tool git_revision want return,,
2757,228f2867476a76508de8ecb8c15026df9b52ff4f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 14:53:00 +0200, , litex_setup revert default install behaviour add user support,,
2758,9fbbf928ed2082c163ff1837f4592276905f85b2,njoy-digital <florent@enjoy-digital.fr>, 2019-04-23 14:41:37 +0200,171, merge pull request 171 keesj develop_as_user install development package user directory,,
2759,0f60ec35e212a66f5145f6bcb8cb012b148b47bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 14:25:27 +0200, , tool litex_server fix comms import,,
2760,68f12495cfb974d83557cd5a4bcc89ed2fde1c2e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 13:17:54 +0200, , soc integration also add sha date generated software file,,
2761,425741226cf17cd16fcfe839dc607904bf15f4e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 12:59:25 +0200, , build add sha date generated verilog change git_version git_revision,,
2762,24bdb6487d66950d42581bef200da645266d8046,ees Jongenburger <kees.jongenburger@gmail.com>, 2019-04-23 12:23:09 +0200, , install development package user directory development mode install package user directory using user flag pip allows install run without need root access,,
2763,f7c0b118ce055bb53de7fa96726b7069a4dac4db,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 11:38:08 +0200, , test test_targets cover platform,,
2764,818dfae1e8685070299417e0477862250a75da9b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 11:37:29 +0200, , board platform ulx3s fix default clock,,
2765,17b6164cd9a168d5e3f4871a374f15c28628ebef,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 11:21:55 +0200, , board platform sp605 apply simplification others platform,,
2766,24bf02934e0b5d64849d1cc5b382a6891be82d68,ichael Betz <michibetz@gmail.com>, 2019-04-23 11:15:42 +0200, , board platform add sp605,,
2767,10cf0fdea36a4698fc6c189c9ca0d609c7e1f66f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 11:13:19 +0200, , core cpu vexriscv fix wrong revert,,
2768,d2ad14417a153a4e0f2b1fe7218a28c300a28386,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 11:10:35 +0200, , target ac701 cleanup make similar others target still support ethernetsoc rgmii 1000basex,,
2769,a24bf72fc7ac6c1e5e46f807ab3366a31b38f54a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 10:51:36 +0200, , target xilinx remove keep attribute clock going idelayctrl cause issue vivado,,
2770,ea8dbff86ea0a0e2feb835dd35c9209143c14fd4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 10:02:07 +0200, , board platform ac701 add proper copyright cleanup similar others platform,,
2771,0122982e091edc555708edebc17671478c02fc28,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 10:00:52 +0200, , board platform kc705 provide one default programmer others platform,,
2772,89a590263fc55733368cb9c70a6d9af172155e25,amsi K Vytla <vamsi.vytla@gmail.com>, 2019-04-23 09:48:16 +0200, , board xilinx ac701 dev board support,,
2773,88b882c7e080bb13863e9ff490b81c36180051a6,ichael Betz <michibetz@gmail.com>, 2019-04-23 09:22:48 +0200, , build xilinx ise.py write file post synthesis sim,,
2774,7396ebbb388ec1c1da904f5dd83b52591e449db2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 09:20:42 +0200, , build xilinx programmer cleanup xc3sprog position parameter,,
2775,f579cbc603ece30bf7969801f52f99465caced43,ichael Betz <michibetz@gmail.com>, 2019-04-23 09:16:42 +0200, , build xilinx programmer add position parameter xc3sprog,,
2776,fb4f88185792e6f62f23dec3862955a4c359c02a,amsi K Vytla <vamsi.vytla@gmail.com>, 2019-04-23 09:10:11 +0200, , .gitignore ignore tilde file,,
2777,535d86727ad350a07aa02b67173c0ea4d1e980e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 06:44:29 +0200, , target minispartan6 use s6pll crg,,
2778,40342404f2ca4f55a65aaf98949b8459c49b01b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 06:43:48 +0200, , core clock add s6pll s6dcm,,
2779,0d282f38f914fdab4d4945c0c5622b315fddf700,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 06:35:39 +0200, , core clock use common xilinxclocking class xilinx clocking module,,
2780,83699ea0a5105e54cbcdd626801294048eddb3ff,ichael Betz <michibetz@gmail.com>, 2019-04-23 06:23:00 +0200, , core clock add initial spartan6 pll dcm support,,
2781,eff141da2d9910fe2ad45724d6d96ba632eddce7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 06:03:12 +0200, , build add git version sha used create script,,
2782,cc141a64b9ee62e02cacac7bd4c03a3859f40736,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 05:38:33 +0200, , build script generated litex,,
2783,115c842ef029f98effd2273aa96ecc1a40948f09,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-23 05:33:56 +0200,170, build xilinx vivado cleanup pull request 170,,
2784,3b24b8d5b47973fb614126b171cbfb8a6706b615,njoy-digital <florent@enjoy-digital.fr>, 2019-04-23 05:26:54 +0200,170, merge pull request 170 ldoolitt master build xilinx vivado try xilinx setup vivado already,,
2785,fda18fd6ef20459eacd61365fe7840c599ccc77b,arry Doolittle <ldoolitt@recycle.lbl.gov>, 2019-04-22 15:42:31 -0700, , build xilinx vivado try xilinx setup vivado already path affect non window code path python distutils already used elsewhere,,
2786,7d278854d56cd7d9df1632835d22e590c3250540,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-22 09:37:00 +0200, , global switch vexriscv default cpu vexriscv replace lm32 almost usecases better software support risc,,
2787,28d80bd64146f5c11b892515aad27df04c6d8994,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-22 08:53:43 +0200, , fix test_targets test_simple,,
2788,b7f53fb93c5684485cbc0a152ca26bdbf67ed6a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-22 08:41:28 +0200, , test remove waveform generation,,
2789,e98ac680c1dbb14ebbd0d19d7e5e5a1d3aa13cad,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-22 08:32:00 +0200, , travis simplify enable add risc toolchain build target,,
2790,8c78997089c267e5d7378f93ca9b9f1d1f0c1d11,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-21 00:44:23 +0200, , board platform add separator cleanup import,,
2791,cb8c26d1b8421828e6ecac72ff3705313a504414,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-21 00:17:03 +0200, , board platform provide one default programmer per platform really longer used try keep simple,,
2792,e1d202df02777786d9b9aea49f48cf08a20c7b0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-21 00:04:56 +0200, , board platform kc705 keep vivado support reason still using ise series,,
2793,53c7be6e46a38d3e3c11045e774ea9bb5733cd9a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-20 23:56:27 +0200, , board always define timing constraint way 1e9 freq_mhz,,
2794,02ffbed5e3d87bd00d63705ffe7bad3a4aa20fe5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-20 23:47:05 +0200, , board target ulx3s allow running test_targets,,
2795,5a1925df2ef9e199bf3c64dc1ad9d9300aafbd85,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-20 23:43:44 +0200, , board target add keep attribute directly crg make systematic avoid add later,,
2796,67a79d7c925c45965ccbaa2013967320c95c1024,njoy-digital <florent@enjoy-digital.fr>, 2019-04-20 12:23:24 +0200,167, merge pull request 167 xobs network flag check litex_server check socket flag exist using,,
2797,f71b8d4f57371761dc0a8ae5fb531ee75ca732a3,ean Cross <sean@xobs.io>, 2019-04-20 17:28:26 +0800, , litex_server check socket flag exist using flag available certain platform verify flag exist prior using opening socket see http question 14388706 socket option reuseaddr reuseport differ mean information signed sean cross sean xobs.io,,
2798,9ee6c35b42be6eadcf9fdd3c4497e1523900f802,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-20 10:44:53 +0200, , tool move litex.soc.tools litex.tools fix usb.core import,,
2799,49fd93ae83e7d7ac721da3d6d3762bbc009a8cc0,njoy-digital <florent@enjoy-digital.fr>, 2019-04-19 19:16:16 +0200,165, merge pull request 165 xobs vexriscv cpu reset address vexriscv cpu reset address,,
2800,ca6065a6a1d25a9bd11f98abeeea9d743ce1a5a2,njoy-digital <florent@enjoy-digital.fr>, 2019-04-19 19:14:15 +0200,164, merge pull request 164 xobs litex usb server litex usb server support,,
2801,c69183648f326ad28527f6309675facc8306ed3f,ean Cross <sean@xobs.io>, 2019-04-19 15:56:39 +0100, , utils litex_server add usb support add usb associated argument create litex bridge usb make use new commusb module signed sean cross sean xobs.io,,
2802,9dd59d6301aafbe53bdb78af4f438ef3adf2897b,ean Cross <sean@xobs.io>, 2019-04-19 15:54:48 +0100, , tool remote add usb communication protocol add usb communication protocol suite litex supported wishbone bridge protocol signed sean cross sean xobs.io,,
2803,9cbed91b3e7be29db06a9f18f667e359894d32a0,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-19 12:13:16 +0200, , soc interconnect axi add axiburst2beat convert axi burst command axi beat,,
2804,5a8115d9e1fcdc95328e20314c5a74332e42a4cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-19 11:43:15 +0200, , soc interconnect avalon add description,,
2805,c780fb22b7caffcf04766aec36476aa24bfe562b,ean Cross <sean@xobs.io>, 2019-04-19 16:47:55 +0800, , merge branch master http github.com enjoy digital litex,,
2806,fa9560869446c68c57e2ce867f3692735fa3ebc4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-19 10:21:56 +0200, , soc integration soc_zynq fix hp0 connection,,
2807,a78ca2de927f1b6955aad19530210970417d71b4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-19 09:18:25 +0200, , build xilinx vivado set library vhdl file supported verilog system verilog,,
2808,e2cf45b8a9ec58abe8a2ad0ab16ab73de45dbffb,ean Cross <sean@xobs.io>, 2019-04-19 13:04:57 +0800, , cpu vexriscv allow overridden allow value overridden example allowing signal way reset address modified synthesis dual core debug situation signed sean cross sean xobs.io,,
2809,a92e90b215326cb2c5d2761fde641df14a6a5d7a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-18 18:42:29 +0200, , soc interconnect add avalon converter native stream,,
2810,d860eeea4f0907a969a5d486df089470a8ea06c8,njoy-digital <florent@enjoy-digital.fr>, 2019-04-17 19:01:55 +0200,162, merge pull request 162 antmicro full conf vexriscv add full full_debug cpu variant vexriscv,,
2811,ce81a39ce9a467e4f3ddfaa95957b784e0ac5c1a,njoy-digital <florent@enjoy-digital.fr>, 2019-04-17 18:59:28 +0200,163, merge pull request 163 gsomlo gls verilated cmdargs build sim core initialize verilator commandargs,,
2812,e1683078ece9914c4619879a5fdef46300ac64a4,abriel L. Somlo <gsomlo@gmail.com>, 2019-04-17 10:39:35 -0400, , build sim core initialize verilator commandargs required dut using plusargs prevents verilator simulation crashing verilog called test plusargs value plusargs without testbench first calling verilated commandargs argc argv,,
2813,40de01bcb0a9bf5992602e8fc50e338fc2c07dff,oanna Brozek <jbrozek@antmicro.com>, 2019-04-12 17:23:23 +0200, , vexriscv add full full_debug cpu variant,,
2814,017147c623c77fbb7be5615b8435f03cc5bdddd7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-16 16:57:23 +0200, , build altera switch sdc constraint add method,,
2815,1275e2f150552c5b257368c7a00078c120cf2918,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-15 16:48:47 +0200, , build xilinx vivado set quiet property multireg constraint multireg necessarily present design set quiet property avoid generating false warning,,
2816,c252972bef8524ca167917270c78f1bbb9582aca,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-15 11:36:42 +0200, , soc core clock add divclk_divide vco_margin support ultrascale,,
2817,f986974d608bae6f5e6fe09c260d8c93729c817c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-15 10:57:00 +0200, , soc core clock improve presentation,,
2818,538ca59ab6094608d9e84fef3988a590b78367d9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-15 10:51:17 +0200, , build xilinx vivado round period constraint lowest picosecond vivado opposite change ensure applied period constraint always requested constraint,,
2819,66a74b157954df7c79ef6cb8be203b1aca26886c,njoy-digital <florent@enjoy-digital.fr>, 2019-04-15 08:24:28 +0200,161, merge pull request 161 enjoy digital litex_server refactor parameter allow setting bind address,,
2820,a2bc4bb777dc19a4f6e9b67605834c0bc5904a3e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-15 08:23:27 +0200, , litex_server set avoid waiting case unclean termination,,
2821,be99083e2b64fc82d4398b9a16c29b10565742ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-14 14:00:35 +0200, , litex_server add message exit mandarory argument missing,,
2822,db11aec9610d176481e095d9a143918f9d7c8aa6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-14 12:11:37 +0200, , litex_server allow setting bind port remove auto incrementing bind_port,,
2823,76bc57851bce3a49425e73f8047b7c3f5e8ea891,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-14 08:56:51 +0200, , litex_server refactor parameter allow setting bind address case useful bind 0.0.0.0 instead localhost adding bind address support parameter passing also refactored ease adding parameter future,,
2824,13a76ec7fbc943be5141892bc8b2630269d25a96,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-12 18:10:44 +0200, , software libnet microudp simplify txbuffer managment,,
2825,3441eb05cb9c4d9b027cfdca5a61b0f0c8884ec7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-12 17:15:09 +0200, , software libnet microudp cleanup eth_init,,
2826,92a79c6dc187fcb82baa39f126d063fddcc10e02,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-12 17:14:07 +0200, , software libnet microudp simplify rxbuffer managment,,
2827,fdeff7f64fc9280a347be9e8a6fcfac9d173e0c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-12 17:09:50 +0200, , software libnet microudp set raw frame size,,
2828,1569e2e0cf70a5febe3d1c7875ebb9ceddcd2a4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-12 17:08:29 +0200, , software libnet remove use ethmac_mem.h,,
2829,c7ac96761c46b15fff3a46f7c79c98be8f4c49a6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-11 22:26:58 +0200, , bios sdram add __attribute__ unused cdelay,,
2830,7e53bff39dafb7f2ea7d3acb4e94290ecd388645,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-10 18:04:48 +0200, , litex_setup add litesata,,
2831,792245f1964d2d374a4bd820f3d53060c299b06b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-10 16:36:49 +0200, , board target kcu105 add ethernet 1gbps sfp adapter,,
2832,f8dcdb70d27352f801e63d3b95871ddc287582af,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-10 16:16:47 +0200, , software libnet add ifdef eth_init,,
2833,e475cfbb7d894c3673f1f9b12e5af2fb7559cd35,njoy-digital <florent@enjoy-digital.fr>, 2019-04-08 14:32:44 +0200,158, merge pull request 158 vbuitvydas altera contrib change litepcie support altera cyclone,,
2834,04939990ac5b4e29d47309318152bb8e6dc5e5c5,ytautasb <v.buitvydas@limemicro.com>, 2019-04-08 13:34:59 +0300, , litex build altera quartus change make top level assigment .qsf file build name,,
2835,8558065fcacd39e7182804430fa5c420f4978b6b,ytautasb <v.buitvydas@limemicro.com>, 2019-04-08 13:28:25 +0300, , litex build altera common added reset synchronizer,,
2836,866fa34493fe04ad82c107bd5fcdf4eec171ecef,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-01 14:44:37 +0200, , integration soc_zynq fix missing signed florent kermarrec florent enjoy digital.fr,,
2837,794c3c58601f4ab886bbdcd4522b7e27943a31b2,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-01 11:07:30 +0200, , integration soc_zynq add add_hp0 method,,
2838,38d404c3cb60b7cb9d794d180c6b8f8265d4a482,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-01 10:50:04 +0200, , integration soc_zynq use add method add optional peripheral,,
2839,7375856bec17a67fec2a521273d393c6285bdcbe,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-01 10:31:33 +0200, , integration soc_zynq connect axi signal missing,,
2840,b15fd9d83456c0258dbc11c5a926b528d6007724,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-04-01 10:23:05 +0200, , interconnect axi add missing axi signal,,
2841,f95748d16768522090f688c54b4cf815e4cfcd28,njoy-digital <florent@enjoy-digital.fr>, 2019-03-31 18:46:07 +0200,157, merge pull request 157 cbjamo master add ifdef check main_ram_size,,
2842,1f0b3f81245b80d2a45a623884d95339ef4c9ae1,aleb Jamison <cbjamo@gmail.com>, 2019-03-31 10:33:39 -0500, , add ifdef check main_ram_size,,
2843,f452d3e96f6aa19776e6f4aaf31e13df36935bf6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-30 12:27:06 +0100, , readme bump copyright year,,
2844,dd214d2d2199d625e20804eff16a63f7a5ef9a15,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-30 11:49:39 +0100, , bios main align soc info show cpu speed cpu line show,,
2845,6599f7bb50da4690d9a97395ae859bf01038e235,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-30 10:56:17 +0100, , bios main move sdrinit,,
2846,b92b89ab927650235e907733b2b81e7bf3a72564,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-30 10:19:00 +0100, , bios main print boot sequence sdr_ok,,
2847,f4369c8fb2207721de4aa2b5d8957aab6bb5e946,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-29 19:40:24 +0100, , bios main remove csr function used supported lm32 improve help presentation,,
2848,66dffb7071d661be40ac19ef786b22145b44a27b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-29 00:51:16 +0100, , software bios improve readibility add soc information,,
2849,e8559990b6d8b42337d77b68740a3d71a197b142,njoy-digital <florent@enjoy-digital.fr>, 2019-03-28 18:27:36 +0100,156, merge pull request 156 gsomlo gls axi width soc interconnect axi address length cleanup,,
2850,449632e43012bee423c23e634cedf7e3f4ce8696,abriel L. Somlo <gsomlo@gmail.com>, 2019-03-27 16:38:25 -0400, , soc interconnect axi data address length cleanup instead hard coding data address width assert axi wishbone interface matching address data width,,
2851,552b0243b398502d6140715139c1739227851b0f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-27 21:15:14 +0100, , soc interconnect axi remove dead code thanks gsomlo,,
2852,b682dacdd70d3e8f5300487de7d7c487ccea2a1f,njoy-digital <florent@enjoy-digital.fr>, 2019-03-22 17:43:40 +0100,154, merge pull request 154 daveshah1 build xilinx update yosys write_edif parameter,,
2853,57e1ccd5f8e96889965d235f59b16cca752c770b,avid Shah <dave@ds0.me>, 2019-03-22 16:06:52 +0000, , build xilinx update yosys write_edif parameter,,
2854,fd7ed6c1ec24ffbdbebb465bc8cc4713b6d40181,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-16 21:25:02 +0100, , utils litex_sim fix main_ram_size,,
2855,3f386dad7dd3342498041cfe7c1ab68605cb35d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-16 21:23:36 +0100, , soc_core get_mem_data add json support example json file  vmlinux.bin 0x00000000 vmlinux.dtb 0x01000000 initramdisk.gz 0x01002000 ,,
2856,7bc13ba841d129039d702beb623078138c2db023,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-16 09:33:16 +0100, , build microsemi libero_soc add linux build script support,,
2857,7b88980d06d2526123965b86257ea4eb4ef86915,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-15 18:16:25 +0100, , vexriscv allow user use external variant,,
2858,b04a756abb03cce48a1be84878c02c5a5bbe8b70,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-15 17:49:39 +0100, , vexriscv core fix min variant,,
2859,a549f0941be25cd7b329e492081c1d84cd9d3583,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-13 10:56:09 +0100, , utils litex_sim handle cpu_endianness rom init ram init,,
2860,411bca790a6a263d994d724f8f366ce5d98e75cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-13 10:42:10 +0100, , utils litex_sim increase default 256mb automatically boot main_ram ram_init specified,,
2861,7ec3ed4d8944662806f16e09d326f88f66f2b595,njoy-digital <florent@enjoy-digital.fr>, 2019-03-07 21:12:00 +0100,153, merge pull request 153 railnova fix_utils fix utils omitted installed pip,,
2862,aed2e9b4b57e7af39fa4c736fc293c2bb63762b6,hmousset <ch.mousset@gmail.com>, 2019-03-07 09:40:58 +0100, , fix utils installed pip,,
2863,3543b567533267a792d36defd132f3b45c4170b5,njoy-digital <florent@enjoy-digital.fr>, 2019-03-06 23:41:20 +0100,152, merge pull request 152 gsomlo gls trellis svf build lattice trellis generate bitstream directly svf format,,
2864,b014c7194be669d8c471c11074e775b0d6e6d471,abriel L. Somlo <gsomlo@gmail.com>, 2019-03-06 12:59:49 -0500, , build lattice trellis also generate bitstream svf format able program board e.g. openocd one would convert bitstream file .svf using python script included source trellis distribution however trellis ecppack utility also generate .svf bitstream file directly,,
2865,317dba831492474cde30b26a4324b3b684debcda,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-05 18:01:03 +0100, , software bios sdram use specific nmodules computation future phys generated constant,,
2866,7de1fe519a86b258ad2f3a7bc4584f1302c3ee1f,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-05 13:23:38 +0100, , target versa_ecp5 update ecp5ddrphy basesoc add ethernetsoc,,
2867,ca63db4040e9a53a6c0982ad88cf7c98ca85f29b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-05 12:26:10 +0100, , bios sdram use burstdet detection ecp5ddrphy init,,
2868,2ebfab5e1fe68c74463487cb00685d8500d1ad1e,njoy-digital <florent@enjoy-digital.fr>, 2019-03-04 12:00:44 +0100,150, merge pull request 150 daveshah1 lattice common fix tristate bus trellis,,
2869,ebe8f600e1472d710389ecdea344597ce5621065,avid Shah <dave@ds0.me>, 2019-03-04 10:50:56 +0000, , lattice common fix tristate bus trellis signed david shah dave ds0.me,,
2870,935f3a533753236430a99eb6c9edac62356acd4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-04 09:40:14 +0100, , board ulx3s add device selection parameter ulx3s populated lfe5u 45f default lfe5u 85f,,
2871,e6f97e08d26b217d155c5df0dd1430eaf1d92651,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-04 09:27:31 +0100, , target ulx3s use derivate sys_clk sys_clk_ps constraint clk25 supported trellis nextpnr,,
2872,5ef28bdf75a57735312a37d444919a371b69daae,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-01 15:20:02 +0100, , build lattice trellis add package support,,
2873,1b34c07da990f5a738e3c776c8654af510788b75,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-01 14:20:00 +0100, , build lattice trellis basecfg integrated nextpnr,,
2874,7e995eb418d755873ef710fccbd2355d6f5d13df,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-01 13:57:45 +0100, , board target ulx3s allow building diamond trellis,,
2875,4bf789eab97452c8928e731adf58851f0b06e875,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-03-01 09:16:48 +0100, , soc software bios boot add vexriscv workaround flushing icache working correctly previous version vexriscv understand longer case,,
2876,1fd81c288291156805d11aaa8d49b90c9cf741bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-27 22:30:40 +0100, , soc integration add initial soczynq soc,,
2877,3c527dcbdf806da352b77d8681a6775b02fd1e98,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-27 22:26:57 +0100, , soc interconnect add initial axi code bus definition axi2wishbone,,
2878,ed2578799ba0c6211849dafa182b9f727a580566,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-27 22:24:56 +0100, , test add test_axi_lite test code soc interconnect axi_lite lightly modified,,
2879,4aa07f2ae999fac79c2c940f663a9075fcfe0c1c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-27 22:11:09 +0100, , soc interconnect rename axi axi_lite,,
2880,6a4c133cd21b2b6a9a32202037dd849f2d476f8b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-27 21:44:11 +0100, , test add basic test_csr,,
2881,c9f9e237d971b1027d22cb6c35f6671e2dd00d75,njoy-digital <florent@enjoy-digital.fr>, 2019-02-25 19:26:07 +0100,149, merge pull request 149 daveshah1 versa_trellis add trellis build option versa_ecp5 bring trellis support date,,
2882,ff7e0fab6a0afa2698db9721502b9c6ea0e74978,avid Shah <dave@ds0.me>, 2019-02-25 18:02:04 +0000, , versa_ecp5 add option build trellis,,
2883,024b41c5b2becf15719e100d1848b1d78dd3ccbe,avid Shah <dave@ds0.me>, 2019-02-25 18:01:35 +0000, , trellis add lpf frequency constraint remove nomux,,
2884,e38dfd99e8ff2046640b0566df3255c17a3f0a50,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-25 16:12:21 +0100, , soc software sdram fix compilation ultrascale,,
2885,5f29a12ee7188dc83efc168037166955d2ff7996,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-25 15:27:08 +0100, , target versa_ecp5 integrate ddr3,,
2886,3dd529e40b6109d6abbc41429bb22db1b81c3d67,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-25 14:40:47 +0100, , soc software bios sdram add ecp5 support,,
2887,2fd6d0e7e1074e72f2f4828677249b0c42c66f3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-25 14:38:24 +0100, , soc software bios sdram improve write_level robustness,,
2888,36772b75f6237176786f01a98f7423fcd8a2a0cf,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-25 14:37:31 +0100, , soc software bios sdram improve sdrlevel readibility,,
2889,6a980781d3eedd0ee60d80ce4ad39f1a66fa98d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-25 14:36:47 +0100, , soc software bios sdram add helper rst inc delay,,
2890,dad7b292aa3b5cde4dd12bd469c16088c548e40b,njoy-digital <florent@enjoy-digital.fr>, 2019-02-22 14:32:45 +0100,148, merge pull request 148 daveshah1 versa_remove_n versa_ecp5 remove negative diff pin,,
2891,321dd8fcf6586bc88806cae61f1538756cde8eb4,avid Shah <davey1576@gmail.com>, 2019-02-22 12:12:10 +0000, , versa_ecp5 remove negative diff pin lattice fpgas positive side differential pair specified unlike xilinx warning diamond trim unused error yosys nextpnr conflict positive pin expanded already case clock input commit performs change ddr3 pin,,
2892,c03b1ad13a6188bbc233f2bdae6deeecd883bf0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-20 22:45:19 +0100, , platform versa_ecp5 add ddram pin,,
2893,ff155a474d12b62fb84db0ca07d2577687c5c141,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-16 00:08:24 +0100, , soc tool remote comm_uart sure flush waiting byte read write,,
2894,d3ecdd99959c730202bd2cf77880112059523d32,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-14 10:41:13 +0100, , soc core clock add actual clk_freqs config,,
2895,af52842fbb250d795d110d79fd2ac91442ad98b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-12 12:12:40 +0100, , soc_sdram add parameter allow disabling vivado workaround small cache,,
2896,32543430c0c17c0829443a0a0f92aca455949ef4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-11 19:41:12 +0100, , build lattice common add support nbits,,
2897,aabf042d383cf923224be12ede689052eae5da79,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-11 09:23:39 +0100, , soc_sdram generate sdram initialization error message used,,
2898,f51ad436070ced9c98f7ec050146e30ebeb6f40e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-07 16:23:55 +0100, , build lattice common add,,
2899,22ccf9ddf1fc62e61dd2ff80a45072eeb7b5c527,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-02-01 23:39:17 +0100, , platform nexys_video add lpc transceivers pin,,
2900,1d9c55888fc0e2381e560e68b24dc547001dd282,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-30 14:01:19 +0100, , build sim add jtagremote module thanks lamdaconcept,,
2901,57b8bdd53048e69304939d4f938f96cc77baa10e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-29 12:45:59 +0100, , soc integration soc_core allow disabling wishbone timeout,,
2902,05dcb5cadce88c05e2020a293ea5273396702eb9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-27 08:23:44 +0100, , soc interconnect wishbone increase bus error timeout 1e6 cycle,,
2903,02708d3b0f13335e494710f1f62122dcc0a1702d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-23 08:40:47 +0100, , board platform kc705 add sfp pin,,
2904,8344a6a4ef87a065e9c9213040a72be6439ab857,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-22 12:50:05 +0100, , soc core clock add usidelayctrl,,
2905,7e0dd37616e39fcc8f1175860186285aed550519,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-22 09:08:35 +0100, , soc integration soc_sdram round port.data_width l2_size nearest power case ecc configuration native port data_width necessarily power,,
2906,871b958f85bd473a9102214a41a4569cf6d682c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-21 10:39:34 +0100, , board target improve presentation,,
2907,a318343afba0cb7ec9d2445a4d6de669b99af36d,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-21 10:36:28 +0100, , board platform kcu105 add si570_refclk,,
2908,48312890e595be102a7b44a2f8a5b8e577de627e,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-21 10:21:19 +0100, , board platform kc705 use vivado default programmer,,
2909,1b23890e0d8022747061d805ac471e4ac73dc7b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-16 22:05:52 +0100, , soc core clock allow clocksignal used clkin,,
2910,387ee04130dbb217fb560c17f47d1d7edea5fd55,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-11 15:01:58 +0100, , build sim core fix coverage,,
2911,482abf9b43052d6694cab6d17726b272900dfd39,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-11 13:51:15 +0100, , build sim core set wno blkandnblk prevent blocking non blocking assigns structure system verilog,,
2912,9c5f65477308c8244660830943420e2d70c14f1c,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-11 13:39:09 +0100, , build sim core set unroll count 256 prevent error blkloopinit,,
2913,f132012de18932db9a14dce667891d7874336ccc,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-10 16:03:09 +0100, , build sim disable warning width,,
2914,7c67bac723c0f7ae6a2820358c933bcfa2cfa5a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-09 10:28:24 +0100, , soc core cpu vexriscv set default variant none add_sources,,
2915,648015d78e487d9deaf9627d4aa2a6838669ee48,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-09 08:32:17 +0100, , soc core cpu vexriscv move verilog variant selection add_sources,,
2916,2b5a6f1058fb7d38573b48e3a65572604dacf72a,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-08 14:14:28 +0100, , target kcu105 use usmmcm,,
2917,86e19e623235058667018ecc0979947ad298ac94,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-08 13:50:12 +0100, , target pas speedgrade s7pll s7mmcm,,
2918,2581a00380fe426adb148a97a2ae2ae01f248656,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-08 13:19:49 +0100, , soc core clock add xilinx ultrascale pll mmcm,,
2919,68e1dfca2880ebcbbd899116c824bcd8471e34a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-06 18:59:37 +0100, , board avoid duplicating platform found migen litex buildenv platform kept one used litex development,,
2920,041bf4122676bc44f8b1c8348873c2a79a39613b,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-05 10:57:37 +0100, , soc integration cpu_interface generate name memory get_csr_header,,
2921,9f5d0cef6b86e526ed18e008d25cfa1df38c33d1,lorent Kermarrec <florent@enjoy-digital.fr>, 2019-01-03 10:38:14 +0100, , utils litex_server allow specify uart_baudrate float,,
2922,2c43f6f7dca84720b36fc5c6a63e1a708cdcc9aa,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-28 15:58:28 +0100, , target ulx3s use pll phase shift enable refresh memtest,,
2923,5ef4d09caa1fe19b5165ff7d3b39edf6cc3defd5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-28 15:14:28 +0100, , target versa_ecp5 use pll phase shift enable refresh memtest,,
2924,9c801fbe50bd0b988e1be2c4b97427cbf358484d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-28 15:03:05 +0100, , soc core clock ecp5pll add basic phase support,,
2925,a7b5b9d212729dfce90b42c0a77152db84450f05,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-27 20:36:50 +0100, , litex_sim simplify change sdram module enable sdram refresh,,
2926,a7378a721c039c89f6c339b9c0c50609f8769c0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-23 19:47:48 +0100, , .gitmodules use copy tapcfg since http github.com nizox tapcfg longer exists,,
2927,2deffd8c8a9f2a80a1ec7e153aeffa725638a03a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-21 09:57:52 +0100, , build sim verilator compile sim running building,,
2928,291843ee76b43f8308cfdba21aa8a99c07327855,im Ansell <me@mith.ro>, 2018-12-20 11:35:42 -0800,144, merge pull request 144 mithro nextpnr migen update integrate latest migen change lattice icestorm,,
2929,53731b792b43766655a3d3361754c22dd8c68284,im 'mithro' Ansell <me@mith.ro>, 2018-12-20 11:31:07 -0800, , integrate latest migen change lattice icestorm integrated,,
2930,180912a7a30cd9253b5f28672aad315f253f35d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-20 10:33:32 +0100, , build sim handle verilog finish coverage enabled write report end simulation,,
2931,b6c98cab0d54491f2ddf4660f944351078b174b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-19 11:33:32 +0100, , platform kcu105 change internal vref 0.84v recommended value ddr4,,
2932,ebe0d567f8a5d16f2fac4bac0391e2ae59139d99,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-19 11:19:47 +0100, , bios sdram show read delay valid,,
2933,67a2590235337cfac329f4a7e18c4c802c95e4c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-19 11:18:19 +0100, , bios sdram reduce write leveling scan range,,
2934,fe5cef4294557575a7bb2e47bb2543a09c9ea747,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-19 09:14:26 +0100, , soc core clock remove return,,
2935,eda1a83ea991958ae98ea0e28f93d6be34271b5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-18 21:38:23 +0100, , platform kcu105 set internal vref ddr4 bank,,
2936,a27b5a3be10d02d783fc7a7b83ae98e8f8c5941a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-18 11:25:21 +0100, , update ultrascale ddrphy,,
2937,1c1c1bd122224dcd9ae22288c2660b0e70a283a8,im Ansell <me@mith.ro>, 2018-12-17 21:24:15 -0800,141, merge pull request 141 mithro xst fix fix vlgincdir xst,,
2938,8b2abc7e892590f3998c28005ec4ba90c19760f1,im 'mithro' Ansell <me@mith.ro>, 2018-12-17 21:11:14 -0800, , fix vlgincdir xst command line form  vlgincdir path1 path2  fix following error  warning xst 3164 option vlgincdir found multiple time command line first occurence considered ,,
2939,f8f3683aaa55773d0c5786e8452bf719fa664452,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-17 16:00:44 +0100, , bios sdram reduce scan verbosity ultrascale,,
2940,efce434aa96ea6e435c4ba5f72ddc85bac488be9,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-17 11:43:21 +0100, , bios sdram use kusddrphy,,
2941,0ade06c0f0b3ba747ceee5e35ea0abc7bc20df77,im Ansell <me@mith.ro>, 2018-12-16 14:42:36 -0800,138, merge pull request 138 mithro mainram hack hack fix 136,,
2942,22d454efcd94a321e557f3bc76463a8057d7d196,im 'mithro' Ansell <me@mith.ro>, 2018-12-16 14:40:10 -0800, , hack fix 136,,
2943,fa6fef1e15615e183a863cb6869636677fa2dbe4,im Ansell <me@mith.ro>, 2018-12-16 14:04:19 -0800,135, merge pull request 135 mithro icestorm ice40up5k add uwg30 package up3k part,,
2944,9481781d1c6aa8f4e5cf5886b3711176311e752f,im 'mithro' Ansell <me@mith.ro>, 2018-12-15 15:47:47 -0800, , add uwg30 package up3k part,,
2945,e9f10492007fab2a9b26cbb3539fc09f4e587f3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-12 10:01:49 +0100, , soc core cpu vexriscv add add_debug method debug variant,,
2946,35155e517284895a34dfa77cf8ad4c1f8c71938a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-12 09:39:30 +0100, , soc core cpu vexriscv add support new variant,,
2947,2ace45e6f8916c7475d9e47e3e50331b2a7be09f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-12 09:38:53 +0100, , soc core cpu vexriscv update submodule,,
2948,6d6c2b4c4562ebc68dc0ded11759be39116a454c,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-12 09:38:10 +0100, , soc core cpu lm32 add submodule rtl include path needed lm32_include.v,,
2949,584fd51c01f5ce9f8b5aa79db6472dec72527aa6,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-12 09:37:24 +0100, , build sim verilator add support plaform.sources cleanup,,
2950,c9915f89cedb8690ac6279a0bb9769287e3ab9a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-12 09:34:43 +0100, , build microsemi libero_soc fix typo,,
2951,99578bc68cacfa962d49764ed6a7fa29499d5250,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-09 09:46:10 +0100, , gen sim core add args support display,,
2952,fa260f5b425b83afa08264fc8dee0feba2a32921,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-09 09:45:17 +0100, , gen fhdl add simulation display finish support simulation case easier add debug trace directly code verilog migen testbench add support verilog display migen code able terminate simulation code also useful also add support verilog finish,,
2953,92a6169d2a793fdea47add1d667ab5a43eb1bbe2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-09 08:10:50 +0100, , build sim add coverage parameter enable code coverage,,
2954,0c687bc29e8e38450ec71eda677bf9f59291f38b,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-08 01:24:08 +0100, , soc interconnect stream add support buffered async fifo,,
2955,bf3b4eec34836f8d64e2fd0d95dff14dab257a62,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-12-04 21:06:51 +0100, , gen integrate migen change,,
2956,96527b5a3afcad7c48655755a04baa081ed4e789,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-30 23:12:30 +0100, , soc interconnect stream gearbox remove bit reversing changing word order,,
2957,1c8c2426b9c61fd6f24c9ea9307841ea70603e1b,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-27 17:45:07 +0100, , merge branch master http github.com enjoy digital litex,,
2958,8887fc24c448362e9e2465b0f662d8dd669dfbff,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-27 17:42:39 +0100, , build xilinx vivado disable xpm default enabled passing enable_xpm true build old version vivado xpm support enable break build enabling xpm useful case manually,,
2959,cc4ba656593d1bda0250bf1fd120d052713cf1a1,njoy-digital <florent@enjoy-digital.fr>, 2018-11-27 17:35:03 +0100,130, merge pull request 130 jfng master litex_sim add trace argument,,
2960,ec46beeb476977fdbb4a938d9b3e9067838da064,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-27 17:31:53 +0100, , target ulx3s versa_ecp5 use ecp5pll,,
2961,71398e0155d3d9f7830bb3a4d7e6ea1bb13238a5,ean-FranÃ§ois Nguyen <jf@lambdaconcept.com>, 2018-11-27 17:26:32 +0100, , litex_sim add trace argument,,
2962,18048eb454de18cff86b157da390ddbaf2beb4a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-27 17:24:22 +0100, , core clock test fix ecp5pll phase still implemented,,
2963,20dd95c541cddcf456d08581f014c440f1cf2242,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-27 14:15:35 +0100, , board platform ulx3s add gpios,,
2964,909cff1940a839737e438e043b582df8fe9ebf98,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-26 18:37:45 +0100, , bios sdram flush cache present,,
2965,2ad83778bf1be44106da0224e9b27e8021e2eb8d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-26 15:21:00 +0100, , bios allow testing main_ram init using external controller,,
2966,cdfe0454bbd8afc0a252229ccfe1c37c4e9f1ce0,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-26 11:35:06 +0100, , build microsemi libero_soc small cleanup,,
2967,4592e3235bca5b9356a831bd26c9cd0e765c3eed,njoy-digital <florent@enjoy-digital.fr>, 2018-11-26 09:48:10 +0100,128, merge pull request 128 mithro small fix two small fix,,
2968,4f565c51796aae7a63419c2f203b1d32dc20af74,im 'mithro' Ansell <me@mith.ro>, 2018-11-25 12:57:11 -0800, , stream.endpoint pas extra argument superclass,,
2969,3b9e4c4df69b2178cdb3ce631cef8f990a1818ae,im 'mithro' Ansell <me@mith.ro>, 2018-11-25 12:56:37 -0800, , wishbone.sram support non 32bit wishbone width,,
2970,515c06219acbfa46582c69de27acce5044710c63,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-24 00:47:38 +0100, , core clock add ecp5pll,,
2971,7623b5dd965a702b6b0ad27c58ab02eddff26060,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 18:34:24 +0100, , soc interconnect stream gearbox inverse bit order,,
2972,d32e393033e2682b678bef225fc91be389544a13,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 18:33:53 +0100, , soc core spi_flash add missing endianness parameter,,
2973,c954943e02e6887c38e2b112a03f299ee12a3224,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 12:47:45 +0100, , platform avalanche add iostandard ddram pin,,
2974,09a1cda943440107ddab7ea10814ffdd5ba3a0cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 09:30:13 +0100, , build microsemi libero_soc associate timing constraint synthesis place route timing verification,,
2975,a98e1ad68979eb1974e01f217c5c97c3a11dbe73,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 09:04:42 +0100, , build microsemi libero_soc add,,
2976,b166882308406de653b80e0a3b01dcb3c3e67391,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 08:26:31 +0100, , build microsemi libero_soc use die package speed platform.device add tcl_name helper,,
2977,9df75d7d637573369516f2c5f0f77f2dc62855b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 08:24:29 +0100, , platform avalanche add package speed platform.device,,
2978,953b1f70df6439ff67e987148e62439d5495d2bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 08:11:57 +0100, , build microsemi libero_soc remove previous impl directory exists,,
2979,18d513a146419a52e2275ad69eb8dbc715b2dfb9,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-23 08:03:55 +0100, , build microsemi libero_soc give better name pdc file,,
2980,4f092dbe35736b060eb3c0893be8f80a3ed39327,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-22 18:40:19 +0100, , build microsemi libero_soc add,,
2981,206c9a4697ddb74ada809a314b7e71414b78a83f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-22 18:13:33 +0100, , platform avalanche fix ddram dq7,,
2982,f003407776c1f79e6dd6384f626c1c6cb64d7203,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-22 17:37:03 +0100, , build microsemi libero_soc add around port name,,
2983,beeca856e538f71f1e1211d5a327a528d1e8143d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-22 17:33:46 +0100, , utils fix generated indent instance,,
2984,1fe7d09fb5c61bc750555ed3a385603d16a40cbf,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-21 08:39:52 +0100, , soc integration soc_core add csr_map_update function,,
2985,ab799f7bd7e0ad2063747dc6636de61225e648c4,im Ansell <me@mith.ro>, 2018-11-20 21:15:50 -0800,127, merge pull request 127 cr1901 picorv32 data libbase crt0 picorv32 add support .data section,,
2986,89c702187a3010a76e374e295ff0022e97bb4b51,illiam D. Jones <thor0505@comcast.net>, 2018-11-21 00:13:13 -0500, , libbase crt0 picorv32 add support .data section,,
2987,80bdae0e55cfbf90b82641561eadd52212b429eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-20 18:49:01 +0100, , build sim verilator add trace parameter enable tracer,,
2988,7359a99bf94a550cc62736f0a8d92307702f94ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-20 17:45:11 +0100, , soc_core convert cpu_type none string none,,
2989,5805d630137e6fa4ae39739f7524a6af6db82260,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-19 15:54:33 +0100, , build microsemi libero_soc associate timing constraint timing check otherwise loose constraint ... use default setting place route,,
2990,85f76662077603fd811b037d38ebf3bc37fe217f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-19 13:15:34 +0100, , build microsemi common add async reset synchronizer using dfn1p0,,
2991,e3c6bd58466c4d9f8bb3684383bb72673d4c3783,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-19 12:50:07 +0100, , build microsemi libero_soc pas timing constraint synthesis place route timing verification tool,,
2992,4c966114f87dda4af485f6b6adac4fbd2d3d6fe3,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-19 09:40:16 +0100, , build microsemi libero_soc add timing constraint support,,
2993,60faae490a0e872b0cb98a45a2ce7915d8230f3e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-19 08:45:55 +0100, , board platform avalanche fix swapped serial pin,,
2994,52396add5d2f2ca46319fa87437c2b58635349c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-19 08:11:29 +0100, , board platform avalanche rename rst rst_n active low reset,,
2995,8e07e1a099e086acfeadfbabbd6ccfdbcb4aee3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-19 08:06:29 +0100, , build microsemi libero_soc associate .pdc place route tool constraint applied also associate tool use,,
2996,5137c2bf884b2c24e0deafdd120823b1817a24f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-17 17:36:57 +0100, , test test_targets update,,
2997,a5ed42ec6860f662f63c201e2c646618461497e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-17 17:29:45 +0100, , soc interconnect stream add gearbox,,
2998,11d536dc4d93e03d72a15545b93e5daeafb29011,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-17 17:28:58 +0100, , test remove test_bitslip integrated migen,,
2999,a25645afa62e0537f4baf18a66a317bb1ce8a81f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-16 16:03:23 +0100, , utils add utility generate migen module verilog file,,
3000,a538d36268126963fc529bcbb61d294ee1ffd7fa,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-16 14:35:56 +0100, , create utils directory move litex utils,,
3001,45ec78e93aae53e796799dcdd3229c2a25a3544e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-16 12:19:03 +0100, , build microsemi libero_soc able generate design script tcl design constraint pdc libero soc avalanche board,,
3002,4cb6583b4ec92e600815fa1bbed27b71320699b2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-15 18:21:41 +0100, , build add microsemi template polarfire fpgas support,,
3003,bc173380f21f82a82fc41e9face61b0c33e7f8e4,im Ansell <me@mith.ro>, 2018-11-13 16:20:57 -0800,126, merge pull request 126 mithro toolchain fix lattice icestorm add toolchain_path end kwargs,,
3004,b1425ba85f2917872746cedf809b16d4eeb28df5,im 'mithro' Ansell <me@mith.ro>, 2018-11-13 16:18:08 -0800, , lattice icestorm add toolchain_path end kwargs fix following error  make leaving directory home travis build mithro litex buildenv build software stub traceback recent call last file make.py line 164 module main file make.py line 148 main vns builder.build dict file home travis build mithro litex buildenv third_party litex litex soc integration builder.py line 171 build toolchain_path toolchain_path kwargs file home travis build mithro litex buildenv third_party litex litex soc integration soc_core.py line 389 build return self args kwargs file home travis build mithro litex buildenv third_party litex litex build lattice platform.py line build return self args kwargs file home travis build mithro litex buildenv third_party litex litex build lattice icestorm.py line 139 build v_output fragment name build_name kwargs file home travis build mithro litex buildenv third_party litex litex build lattice platform.py line get_verilog kwargs file home travis build mithro litex buildenv third_party litex litex build line 368 get_verilog false kwargs typeerror convert got unexpected keyword argument toolchain_path ,,
3005,af25bf2bc01679f473bf563e6dc1a9f86ff2b43f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-13 16:17:49 +0100, , soc_core check cpu checking interrupt,,
3006,b4bdf2a0233b1641316fe08ba30bb7d6fb12db01,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-13 14:46:20 +0100, , core clock reset generated clock pll mmcm,,
3007,86fd945bc3c30850f316d7a50705a2e04970fceb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-13 11:16:06 +0100, , bios main fix typo mor1kx,,
3008,af950285745d1745fce3f26a861e69edab391e5c,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-13 11:09:39 +0100, , cpu mor1kx use clang linux variant,,
3009,04523bc28abb210e55e0f3d77a18ac4f20de014a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 16:31:51 +0100, , xilinx vivado fix migen merge,,
3010,f3343c46fcea146612a03f4b77364081e30f5b38,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 12:45:33 +0100, , platform remove,,
3011,58414b1819411bde04489330a649e594ef92319d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 12:00:30 +0100, , build xilinx vivado merge migen change,,
3012,a7f17f9915cf8773689a645a4e65f813ebb583b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 11:48:30 +0100, , build use default toolchain_path backend passed value none,,
3013,eed1d5cb2e4b0f9bb8d7fb7de1e553ec204fadc4,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 11:47:39 +0100, , use set source,,
3014,665fff8390e87b9314a88729bf1800669dee3954,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 11:26:35 +0100, , build merge migen change,,
3015,70f48775de6d89b970ddd70ccd02b3dbac0a2829,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 10:52:28 +0100, , platform versa_ecp5 import migen change,,
3016,4ff241b981495262ad4ebebd655cd748f5ebc59e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 10:47:33 +0100, , target ulx3s versa_ecp5 prjtrellis toolchain renamed trellis,,
3017,cb86728ad14bae38e60f8d195c00afa4690a5913,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 10:23:10 +0100, , build lattice import change migen,,
3018,8574c62f75b5f38be3eb9537a2fec7502c4923fa,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 10:12:10 +0100, , target versa_ecp5 increase sys_clk_freq 50mhz,,
3019,a752dafb1400c797e0cc6521d5867e6a37fc5373,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 09:45:59 +0100, , target add versa_ecp5 sdram ecp5 soc hat 25mhz pll,,
3020,87c7d23d16f35499b62f7d7dc2c3cb6fe75d8cd1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 09:44:32 +0100, , target ulx3s revert 25mhz clock pll,,
3021,d1baae36a69b6e99a09e9c76eae863927616008e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 09:43:31 +0100, , platform versa_ecp5 add ecp5 soc hat,,
3022,b3bf1c951784e0d35c618543336fd1ddab45988d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 08:12:07 +0100, , merge branch master http github.com enjoy digital litex,,
3023,1be6762dfe9a144094a647f6b7e8b0473f977604,njoy-digital <florent@enjoy-digital.fr>, 2018-11-12 08:11:57 +0100,125, merge pull request 125 daveshah1 trellis_sdram ecp5 soc hat wip,,
3024,425ad755ecfe713310b668fc4f26d110bb0b49bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-12 08:06:22 +0100, , plarforms rename versa versaecp55g versa_ecp3 versa_ecp5,,
3025,c57aa545ca271fddc7d94f912ea64d3f769a0d31,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-09 18:27:01 +0100, , target ulx3s get memtest working disabling sdram refresh need fixed ...,,
3026,9a6447172aaf824daff47345fe665461f3110bd1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-09 15:42:34 +0100, , soc integration soc_sdram allow using axi interface litedram,,
3027,416bdb64831f32225ecf8780d59a4d69be21667e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-08 18:24:12 +0100, , board platform add avalanche polarfire board definition,,
3028,f08f80bed11f15c0acaf7393c54f24de41f5f126,avid Shah <dave@ds0.me>, 2018-11-06 14:39:25 +0000, , working versa dram signed david shah dave ds0.me,,
3029,fc0d5c3963146f67ad03ba0c6bdf06a6b4a0cde6,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-05 18:44:28 +0100, , bios sdram iterate multiple time write leveling add vote eliminate transcients,,
3030,09f962fdc4b1d593e476bd72b5f7956fcdf45e5a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-05 18:41:49 +0100, , target kcu105 add reset button,,
3031,169f8d8cb5ea823bb9f8bc39fcd360a167df5a81,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-05 17:01:42 +0100, , board platform kcu105 fix sdram pin swap,,
3032,d78d5d3e7f1a4f70267bc999133f0ad8f708170a,avid Shah <dave@ds0.me>, 2018-11-05 11:54:22 +0000, , debugging ulx3s sdram signed david shah dave ds0.me,,
3033,2624ba48c2ee4997e6f9fd98ffbdff93215ec77e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-05 10:47:25 +0100, , bios sdram replace ddr3_mr1 constant ddrx_mr1,,
3034,6be74aa17f4ed882742493d94cc86a6cab1a47e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-05 10:44:50 +0100, , board target add kcu105,,
3035,93c623251b78f0ad46deffeb12e9e441134274c2,njoy-digital <florent@enjoy-digital.fr>, 2018-11-02 19:59:23 +0100,122, merge pull request 122 daveshah1 trellis_ulx3s switch trellis build use lpf constraint working ulx3s,,
3036,00ef8240ef2aa97bbcd6acff54c62139f95a08d6,njoy-digital <florent@enjoy-digital.fr>, 2018-11-02 17:46:04 +0100,124, merge pull request 124 jfng master build sim verilator use thread thread unset,,
3037,dcbe759b6434872b0e91ff825579623e96f3defc,ean-FranÃ§ois Nguyen <jf@lambdaconcept.com>, 2018-11-02 14:22:44 +0100, , build sim verilator use thread thread unset,,
3038,6f38213acc363a3b39626ab5d396f032bcc0fbe1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-11-01 10:52:01 +0100, , board platform kc705 add,,
3039,4cdd67990891b91b551c813c1f9bf56b987f8a03,njoy-digital <florent@enjoy-digital.fr>, 2018-11-01 10:45:32 +0100,123, merge pull request 123 cr1901 prv32 min picorv32 enhancement,,
3040,e56f71824d3943134182414b6c71428cada8d731,illiam D. Jones <thor0505@comcast.net>, 2018-11-01 05:02:04 -0400, , libbase crt0 picorv32 emulate support relocatable irq vector hardcoded synthesis time,,
3041,f32121e0e1634c2a960cbcf72e3cc2684fc5d9cf,illiam D. Jones <thor0505@comcast.net>, 2018-11-01 02:23:01 -0400, , cpu picorv32 irq vector need moved byte reset vector,,
3042,77389d27b53933dc5a85cfe86fbb2a0d1727cdec,illiam D. Jones <thor0505@comcast.net>, 2018-11-01 02:18:03 -0400, , libbase crt0 picorv32 ensure cleared boot,,
3043,f7969b660aca558342fe1471419922a106001f1d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-31 16:23:23 +0100, , core clock add with_reset parameter default true case want generate reset externally,,
3044,0729b3a059b1991405de8b345b3130499c874ef5,avid Shah <dave@ds0.me>, 2018-10-31 13:29:35 +0000, , ulx3s connect sdram clock signed david shah dave ds0.me,,
3045,8404434956c4987d4730b7ba48c843a937194808,avid Shah <dave@ds0.me>, 2018-10-31 12:27:05 +0000, , fix trellis build ulx3s demo boot bios signed david shah dave ds0.me,,
3046,0c1d8d59935c2ddca8f44e961c975640736b8096,avid Shah <dave@ds0.me>, 2018-10-31 11:43:39 +0000, , trellis switch using lpf constraint signed david shah dave ds0.me,,
3047,445c49400f1a5f398c51fb4e647066bfba01e231,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-31 10:48:48 +0100, , board platform kcu105 add sfp_tx definition,,
3048,f69bd877b9bab95429a4074060fbf0d32c1e63cf,illiam D. Jones <thor0505@comcast.net>, 2018-10-29 01:41:02 -0400, , cpu picorv32 create minimal variant disable mul div insns speed optimization,,
3049,d05fe673a0ea979a24773600616d31895ba0ef56,illiam D. Jones <thor0505@comcast.net>, 2018-10-29 00:59:13 -0400, , cpu picorv32 extract picorv32 parameter instance constructor facilitate creating variant cpu,,
3050,e9d4c882bac98d9d157371d8db4d94b4903d043e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 10:28:12 +0100, , build lattice prjtrellis fix default toolchain_path,,
3051,468780c045da1222290bde69496852d5d3ee6e43,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 10:19:21 +0100, , soc core spi_flash add endianness parameter,,
3052,6f3131e2590a361d184a662af75a39846d5a4f32,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 10:16:55 +0100, , soc interconnect stream_packet use reverse_bytes litex.gen,,
3053,b7968538939bb5ec0ddc12d527c1c1e2eab49a2e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 10:15:29 +0100, , gen add common reverse_bits reverse_bytes function,,
3054,71fc34d7b62e864e9c9d7e2b7a74865e704b5ca9,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 10:14:48 +0100, , board target ulx3s reduce l2_size,,
3055,75d073f394b2a5d1ac6c4d75398dffaf511c6aec,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 10:14:30 +0100, , build lattice prjtrellis fix typo,,
3056,6048a5291cb0ec3cffa2a6c137acd913f6f41276,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 08:51:23 +0100, , build lattice prjtrellis modify generated verilog instead creating wrapper handle inouts nextpnr expects trellis_io possible ensure wrapper modify generated verilog insert constraint trellis_ios,,
3057,2243f628f7846bc40f786b570213071784c52dfa,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-30 08:32:24 +0100, , build lattice common fix,,
3058,3a8bb94ab4547523edb4019aacf0a2901c5dc291,im Ansell <me@mith.ro>, 2018-10-29 20:54:23 -0700,121, merge pull request 121 cr1901 patch update vivado.py,,
3059,f3111e11426e541497ce841206f527e9599e2ba0,illiam D. Jones <thor0505@comcast.net>, 2018-10-29 23:43:32 -0400, , update vivado.py fix regression caused vivado run,,
3060,98fa899692677008ed7b1f8188f7fdeb40ae1f35,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 19:24:28 +0100, , board target add ulx3s,,
3061,7d779473f1de06fe965a7fc71fba799964a0be17,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 19:23:59 +0100, , board platform add ulx3s,,
3062,d9dcad33a42da36b6c74d5f81f0d6b80ce56f3a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 19:23:21 +0100, , build lattice prjtrellis add inout support,,
3063,091ad799b01c3efa6f1c36f707b215b61ec7b7b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 19:22:04 +0100, , build lattice common add tristate support,,
3064,23acefb14efe20c8fd9421793a555fa6bf40c75e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 16:02:25 +0100, , board target simple.py example working specific target longer needed simple.py configuration tested python3 simple.py cpu type lm32 gateware toolchain prjtrellis python3 simple.py cpu type vexriscv gateware toolchain prjtrellis,,
3065,1097f82283b55e6635fc36c014e151e0d4048bf5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 15:58:54 +0100, , build lattice prjtrellis set default toolchain_path opt prjtrellis,,
3066,52917a710ee63a19cf46c25853c3dfd3859e7662,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 15:56:46 +0100, , board target simple add gateware toolchain parameter,,
3067,d84083f64233c4edeea8d4852bbd1b2205f9b3ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 15:39:51 +0100, , board platform versaecp55g use ftdi serial pin,,
3068,c05b9ef2adf024dd94045ab0b0c7fd42011573a0,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 13:26:29 +0100, , build lattice prjtrellis test fix iowrapper multi bit signal support,,
3069,a8f819fec2d467c8f373946d6855b8562523f59b,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 11:48:10 +0100, , merge branch master http github.com enjoy digital litex,,
3070,4eb314a25212e02ad13ed35f0a44c420648f1fff,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 11:46:03 +0100, , board target versaecp55g use new iowrapper support basic led blink working,,
3071,27ec2a59e248045a34bf571c61e1716f06db733b,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 11:44:31 +0100, , build lattice prjtrellis generate iowrapper set constraint trellis_io prjtrellis doe yet constraint file support constraint set signal attribute specific trellis_io instance requested iowrapper doe work automatically remove code replace constraint file generation code prjtrellis constraint file support,,
3072,c506c9752cc575936c5cfadcabd5729459d8f3da,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 11:41:04 +0100, , gen fhdl verilog set direction signal,,
3073,9815920946d348bb81fe013413c6f8b6cd472a93,im Ansell <me@mith.ro>, 2018-10-29 02:08:20 -0700,120, merge pull request 120 mithro master litex build always run vivado,,
3074,1cac079efa6d45e3d873a0d01eab6156cd5e8f74,im 'mithro' Ansell <me@mith.ro>, 2018-10-29 02:04:44 -0700, , litex build always run vivado using yosys synthesis still need vivado place route,,
3075,49dab3b448b7f20398774a199272b7b4708f544e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 08:49:32 +0100, , build lattice prjtrellis simplify code remove workarounds,,
3076,a73d9d96b173b01849c3ca6ade66fb9813645800,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-29 08:26:13 +0100, , build xilinx vivado fix merge issue,,
3077,3e189379f9272ba184fcdcfe077eb139f1f0fc7f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-28 17:55:40 +0100, , board target add versa ecp55g prjtrellis target experimental,,
3078,a69197d2dbaedebc7caedd0e525ecd4af2b00a47,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-28 17:51:16 +0100, , build lattice add initial prjtrellis support,,
3079,397e3c76826ed9f4859e140410b6cd6221ec41c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-28 15:40:52 +0100, , build lattice diamond use bash linux,,
3080,d029cd243d7d5830eab90d6871bd5e31da135dbd,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-28 15:40:10 +0100, , build lattice improve name vendor_family,,
3081,60665358d45e07da5b7a0f50f759cebafc208962,njoy-digital <florent@enjoy-digital.fr>, 2018-10-28 15:00:06 +0100,114, merge pull request 114 mithro xilinx yosys wip allow yosys used synthesis vivado,,
3082,b200ce9983c6efafcb992b9f93961bce5f5a6c39,njoy-digital <florent@enjoy-digital.fr>, 2018-10-28 14:59:03 +0100, , merge branch master xilinx yosys,,
3083,8c0982a1d5870f755959f2b3b1fce64f7c5d3217,njoy-digital <florent@enjoy-digital.fr>, 2018-10-28 08:02:22 +0100,118, merge pull request 118 mithro uart sync uart enable buffering fifo,,
3084,ba0dd5728e04d4c24e67354304c70d29f96dfd20,im 'mithro' Ansell <me@mith.ro>, 2018-10-27 16:02:53 -0700, , uart enable buffering fifo ice40 fpga adding buffering allows syncfifo placed block ram rather consuming large amount resource,,
3085,f916705313f6b556f66d931a0c2b0d5d18825f09,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-27 11:06:53 +0200, , readme improve instruction litex_sim,,
3086,e3935b481e9de6b1189408869867a6a099d1dae1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-27 11:06:34 +0200, , build sim verilator use theads parameter thread allow using old non multi threaded version verilator,,
3087,a44181e7166da1d15d68ffe00d6ed36db0dda72a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-19 18:37:55 +0200, , soc_sdram update litedram,,
3088,ab6a530a2403e30c1e142a583a7b3b555ee1e246,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-18 13:42:51 +0200, , bios sdram s7ddrphy bitslip fabric show scan module bitslip remove silent mode,,
3089,b8be9545cc9df790c1038b0b030f0058e0466095,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-18 09:25:34 +0200, , build xilinx vivado enable xpm library,,
3090,ab8cf3e345f02127f38135837f460d0e341993b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-16 14:57:37 +0200, , soc core clock add margin parameter create_clkout default,,
3091,915c2f417ad87389c4ac531603e1d7763397e214,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-10 10:42:56 +0200, , bios sdram improve write read leveling write_leveling select last transition read_leveling module select best bitslip module,,
3092,deffa60324666429d0ef6b607230b77682db310f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-09 15:39:03 +0200, , platform kc705 add ddram_dual_rank,,
3093,10624c26da9577b7228e1af28ee26389bce7f905,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-09 10:06:32 +0200, , bios main handle type carriage return,,
3094,9f083e9bd3e44e012ff28d786f47eecd0078ead1,njoy-digital <florent@enjoy-digital.fr>, 2018-10-09 07:32:31 +0200,116, merge pull request 116 stffrdhrn sim uart sim serial send instead,,
3095,8877dba7e96115ffbc406461919fca0d5aee8b0b,tafford Horne <shorne@gmail.com>, 2018-10-09 11:16:05 +0900, , sim serial send instead fix issue running hdmi2usb firmware expects come uart since verilator adapter sending command executed also one minor whitespace cleanup could remove needed,,
3096,d187921500541ad89f389b06c71f5a3f717337b7,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-08 17:01:04 +0200, , cpu_interface fix select_triple one specified,,
3097,3b27d2ae895aa3045759a3716aee07f97597dd0e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-06 21:32:38 +0200, , soc integration cpu_interface generate error unable find cross compilation toolchains,,
3098,168b07b9a2a9501c436cbc43919dd48110159084,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-06 20:55:16 +0200, , soc_core add csr range check,,
3099,ace976242e7a9da21fbcf59e2bd5999c8b610789,im 'mithro' Ansell <me@mith.ro>, 2018-10-05 12:48:30 -0700, , build.xilinx convert attribute something yosys understands convert keep dont_touch async_reg something yosys understands write edif file attribute vivado use requires yosys commit http github.com yosyshq yosys commit,,
3100,6febb6826c37fcfd29c4d6be16ffa8e921590a34,njoy-digital <florent@enjoy-digital.fr>, 2018-10-04 21:12:33 +0200,112, merge pull request 112 cr1901 evn build platform add migen,,
3101,9cf4ffb3f4a2766748d4f93d5127f24e11e00b40,njoy-digital <florent@enjoy-digital.fr>, 2018-10-04 16:25:11 +0200,113, merge pull request 113 stffrdhrn litex trivial litex trivial,,
3102,ff6de429f0225430e64a6a983f224be312bffbe3,tafford Horne <shorne@gmail.com>, 2018-10-04 23:09:49 +0900, , fix help or1k build help said cpu type could mor1kx correct must pas or1k get mor1kx fix message properly represent need passed commandline,,
3103,dafdb8df7269a9e083a04245e1e65ccf12c6ea4f,tafford Horne <shorne@gmail.com>, 2018-10-04 23:07:48 +0900, , fix compiler warning gcc 8.1 fix warning litex build sim core libdylib.c warning strncpy specified bound 2048 equal destination size wstringop truncation strncpy last_err err_max_size  function set_last_error litex soc software libbase exception.c warning function declaration prototype wstrict prototype static char emerg_getc,,
3104,2be520546318335e5caabf58537c6c928d4e4ac1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-04 08:17:44 +0200, , build xilinx common update migen,,
3105,78414c05888ebc8198fc059567eb5e7db3a8f38f,im 'mithro' Ansell <me@mith.ro>, 2018-10-03 21:58:03 -0700, , xilinx viviado allow yosys synthesis,,
3106,d13ac3b3d504224aa2449612ad181c27b8ab0ba4,im 'mithro' Ansell <me@mith.ro>, 2018-10-03 21:57:24 -0700, , cpu mor1kx adding verilog include directory,,
3107,9a44f08a3edcebd9d6c243486ca4d7f7961f4c63,illiam D. Jones <thor0505@comcast.net>, 2018-10-03 18:21:45 -0400, , build platform add migen,,
3108,dc7cd757577feab946721b949f178357a4d104af,im 'mithro' Ansell <me@mith.ro>, 2018-10-03 16:02:43 -0700, , build.xilinx run phys_opt_design generate timing report make flow similar migen,,
3109,948527b0fe8e4bfee8b5010dd8dc119655db2758,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-02 12:20:32 +0200, , core cpu revert vexriscv seems regression last version,,
3110,15bca4535f61e9dc2bf97d120bb310089efa8f3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-02 11:31:08 +0200, , target sim fix with_sdram,,
3111,6e327cda2697d37b23f607a5a7712363dc60857a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-01 15:38:19 +0200, , bios sdram rewrite write_leveling simplify improve robustness,,
3112,975be6686fc06ca3364d8ce32edd14eada56aa14,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-10-01 15:37:34 +0200, , platform genesys2 add eth clock timing constraint,,
3113,934a5da559a591f92f592dcd3d1bb676218f9796,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-28 13:02:10 +0200, , soc core clock add expose_drp s7pll s7mmcm,,
3114,9097573e71863d5538fb1662216d52f4fbdb7675,njoy-digital <florent@enjoy-digital.fr>, 2018-09-25 15:32:04 +0200,109, merge pull request 109 cr1901 xip improve improve xip support,,
3115,082b03016c616a5233ee00e7dd3f88de18b8acd7,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-25 09:31:30 +0200, , target use new clock abstraction series target,,
3116,74e74dc0e7c6a258ad4a1104c3d1a11a78159601,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-25 09:09:47 +0200, , soc core clock different pll mmcm,,
3117,91d8cc2d6ad8e29c7efccf3832d92865f827eef0,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-25 09:04:38 +0200, , soc core clock different vco_freq_range pll mmcm,,
3118,6cd954940cd91d67a5d314efb413dfd05c440515,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-25 08:35:50 +0200, , soc core clock allow selecting buffer type none bufg bufr default bufg,,
3119,912ca3236b9b69c811f849d535abd87edc733d45,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 23:22:59 +0200, , soc core clock create specific s7idelayctrl module,,
3120,baec87f530ada84b6d670ca78300e06bda3155a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 23:20:12 +0200, , soc core clock add s7mmcm support,,
3121,ef405249245d60a5e8c8e8e738e4b39a54c77f81,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 22:58:23 +0200, , soc core clock s7pll add speedgrade support default slowest,,
3122,5415b521befa5782cc41a733e313a707ee3b251f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 22:49:30 +0200, , target arty use new clock abstraction module compile untested board,,
3123,63fc395006af11a5f1166537411c50bf13e1155c,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 20:25:57 +0200, , soc core init clock abstraction module,,
3124,0ff6d586057623daaa96d7cb312063d093bcf5f8,illiam D. Jones <thor0505@comcast.net>, 2018-09-24 14:48:54 -0400, , distinguish crt0 variant clearly update bios use ctr variant .data section,,
3125,8106008184c84ce9ff5715500b495856b756bb3c,illiam D. Jones <thor0505@comcast.net>, 2018-09-24 12:28:45 -0400, , integration builder create makefile variable complement,,
3126,db90619067cac88165e78d5630a4dad6232195bc,illiam D. Jones <thor0505@comcast.net>, 2018-09-24 11:04:57 -0400, , integration builder add litex define generated variable distinguish misoc litex,,
3127,70a32ed86f0ad95bad9fa218793a17dcaa7e6ac4,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 12:43:29 +0200, , sim verilator add multithread support default,,
3128,7f0d116d8876dde1f602927a0a2c4885f339524e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 10:59:32 +0200, , soc_core use cpu instead cpu_or_bridge internally keep retro compat,,
3129,22febe9582c903078c0c1d0fd25f277d1632dc41,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 10:58:10 +0200, , board target uniformize thing target,,
3130,01b025aafdb8731013d593ef2a6b0795dbcac590,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 08:01:32 +0200, , soc_core get_mem_data add endianness support use builder initialize_rom avoid duplication,,
3131,b528a005a04b187f54d0c3783736382e2caa6ab9,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 02:45:05 +0200, , core cpu add software information cpu simplify cpu_interface,,
3132,2d785cb0ac535dbaa27e2d8c641c5e73fac39b24,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 02:03:30 +0200, , board plarforms fix issue found testing simple design platform,,
3133,0b0e3ac1dd5b604a06cb88fabf1ac77cdfe73106,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 02:01:47 +0200, , test test_targets test simple design platform,,
3134,c88029d330ad658ef3dfdbb64d9a367afe67607a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 02:01:15 +0200, , soc_core add uart stub argument,,
3135,0d2d3959f1b27d94775e0dd0f50a0582f035668a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 01:24:51 +0200, , setup.py add litex_simple exec ease building simple design,,
3136,e04530e0c42fe9e1322a9877cb68860669a5f3f3,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-24 01:15:33 +0200, , test test_targets update reorganize target,,
3137,e9ed737037b2f4223ac8c68b66e37eb2fa8dab98,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-23 10:23:00 +0200, , ease remoteclient import,,
3138,346dcf94dc37302f28b98b53817ae9b467c10cf4,njoy-digital <florent@enjoy-digital.fr>, 2018-09-23 09:59:37 +0200,108, merge pull request 108 xobs use csr accessors use csr accessors generating csr.h,,
3139,6f25a0d8a1dced95c87bbe38e014f85ec56a1528,ean Cross <sean@xobs.io>, 2018-09-22 16:33:15 +0200, , csr use external csr_readl csr_writel present variable set use external csr_readl csr_writel instead locally generated inline function patch csr.h used etherbone.h litex_server prototype driver remotely signed sean cross sean xobs.io,,
3140,9a252e367c18db23388d02814b3b4d7a3f0370e4,ean Cross <sean@xobs.io>, 2018-09-22 16:30:05 +0200, , csr use readl writel accessors accessing mmio instead directly dereferencing pointer use variant readl writel way replace function others remote access writing driver code outside litex environment signed sean cross sean xobs.io,,
3141,1c1d87f845a451d595970225ee5e76437e0fba45,im Ansell <me@mith.ro>, 2018-09-22 15:21:35 +0100,106, merge pull request 106 cr1901 data crt0 libbase crt0 lm32.s add provision loading .data flash,,
3142,9d4da737ffd282b01c8c0ea9bf33f8b497aa619b,illiam D. Jones <thor0505@comcast.net>, 2018-09-21 10:14:50 -0400, , libbase crt0 lm32.s add provision loading .data flash 100644 100644 e0cd7153 34428845 litex soc software libbase crt0 lm32.s,,
3143,01ae7d4235d141f4965ccaff02d61c76c5ff662a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-21 07:37:31 +0200, , readme add migen litex clarification,,
3144,15e584d8805c02ced84102515ba9512a438f1745,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-20 12:20:48 +0200, , target sim generate analyzer.csv,,
3145,cde72603a1e676f2a6a0bbd53a8334ece5348136,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-20 11:17:18 +0200, , target sim generate csr.csv,,
3146,f62df5023fdd876fcd59473617732bf470f88487,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-20 01:14:00 +0200, , target sim add rom init,,
3147,1dbf591e785d18427597f8c4ca2c61e51ed5ef6e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-20 00:49:38 +0200, , target sim add ram init param allow initializing ram file faster tftp,,
3148,9893c2460a7250782c438082fa150218b74c5ce1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-20 00:46:06 +0200, , integration soc_core add get_mem_data function read memory content file,,
3149,a3eb2e403bd0ddf55df6027626387707cc6576e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-19 23:59:42 +0200, , soc intergration builder fix sdram,,
3150,934b08ede8fa1a44c3bc8443934fe647608a7161,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-19 22:19:51 +0200, , target sim merge single class ease configuration,,
3151,bd42b18856b1cba27fbdf56342fa6b0a6724863e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-19 19:21:14 +0200, , merge branch master http github.com enjoy digital litex,,
3152,3e77ae788fcfd028bd6e827b3e7e4ab84b82dcf2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-19 19:19:50 +0200, , target replace minisoc ethernetsoc,,
3153,badd99246934610fb20b8b5b7f7da64007030f0f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-19 19:17:32 +0200, , target sim add etherbonesoc target allow accessing wishbone simulation litex_server,,
3154,537b0e9058e6a5b77f434f46f3a56849c82064bd,njoy-digital <florent@enjoy-digital.fr>, 2018-09-18 08:19:09 +0200,101, merge pull request 101 cr1901 icestorm migen pull icestorm improvement,,
3155,5c83c881285d5961dfc6fe3fda945dd9575005ed,illiam D. Jones <thor0505@comcast.net>, 2018-09-17 21:17:24 -0400, , pull b2740d9 migen nextpnr default write build script dry run,,
3156,9c6f76f18c17cf1d20bb2622fa17daefbb42d5ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-13 06:33:54 +0200, , bios sdram mode sdhw,,
3157,a44bedd5579c6b4f5c157bd7c3236b8d990ca3af,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-13 06:30:37 +0200, , bios sdram add missing ifdef,,
3158,0e68daebf3210bded0754bc30ec42b4935992b95,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-13 05:31:35 +0200, , target self.pll_sys pll_sys,,
3159,1468b9f3ba68fd4ed509296cd2f2b49c047648d9,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-13 05:26:51 +0200, , bios sdram show read scan failing,,
3160,07e4c183cd0752df5bf98662c07394365eef4c81,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-12 06:02:23 +0200, , cpu lm32 enable multiplier divider minimal variant doe seem work correctly hardware otherwise,,
3161,df3f003ecd4710ee971b625cc9226a463adfa7db,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-09 02:10:50 +0200, , soc_sdram update litedram,,
3162,bebc667da61f6e74f9452ed3418c291ef00f2ab1,njoy-digital <florent@enjoy-digital.fr>, 2018-09-08 03:55:23 +0200,99, merge pull request cr1901 copy main ram add generated makefile variable distinguish system without main_ram region,,
3163,bd70ba278bd33b9ecfa5dafbcd21943775de2754,illiam D. Jones <thor0505@comcast.net>, 2018-09-07 21:49:24 -0400, , add generated makefile variable distinguish system without main_ram region,,
3164,69716852f1b61851a7c78368669ce191c0ea406e,njoy-digital <florent@enjoy-digital.fr>, 2018-09-08 03:48:04 +0200,100, merge pull request 100 cr1901 tinyprog fix lattice programmer use program image option tinyprog addreâ,,
3165,12a89447111076913ce98ed08b52375211188fb3,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-07 11:51:17 +0200, , soc_sdram revert vivado cache workaround still seems cause issue case ...,,
3166,2b786065b1bd0c97303ba13bc1591bfbe2949465,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-07 10:37:15 +0200, , target pas endianness liteethmac tftp working risc still need fix txlen,,
3167,c812321a937c95abed5b233619d8043fcae7c1a5,illiam D. Jones <thor0505@comcast.net>, 2018-09-07 04:05:49 -0400, , lattice programmer use program image option tinyprog address given,,
3168,26963d62fa8b0f096caef37172081490c5a4b55f,ean-FranÃ§ois Nguyen <jf@lse.epita.fr>, 2018-09-03 20:31:16 +0200, , libnet microudp wip fix endianness issue,,
3169,d9d0320d7cc18bbba152d67c38d3f6fae65eefc8,njoy-digital <florent@enjoy-digital.fr>, 2018-09-06 18:23:29 +0200,98, merge pull request jfng fix_typo fix typo unused include,,
3170,22c013132476f669bda7b2c786b1b7ab17f58403,ean-FranÃ§ois Nguyen <jf@lambdaconcept.com>, 2018-09-06 17:07:14 +0200, , fix typo unused include,,
3171,fb24ac0ecc158bd1f7b69649bfafc356a709e5a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-06 16:40:30 +0200, , cpu minerva add workaround import code released,,
3172,9cfae4dfdea79ca56c95fc501792c114bc01f8df,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-06 08:48:14 +0200, , setup.py create litex_sim exec ease simulation,,
3173,8f377307d8b257dbd1e74805c8519abdc04e884d,ean-FranÃ§ois Nguyen <jf@lambdaconcept.fr>, 2018-09-05 20:36:17 +0200, , add minerva support,,
3174,1944289e646edd0c8b269700931a796310be6bbb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-09-05 13:01:51 +0200, , litex_server update pcie remove bar_size parameter,,
3175,c5a2d6f3ec2b0dbb6efbbd2343e2278634a9704a,im Ansell <me@mith.ro>, 2018-09-03 20:49:33 -0700,96, merge pull request cr1901 tinyfpga_bx build platform add tinyfpga board programmer,,
3176,2949262449dcdf1c25adec2b6d0179bd5d00dd69,illiam D. Jones <thor0505@comcast.net>, 2018-08-28 17:08:45 -0400, , build platform add tinyfpga board programmer,,
3177,3cb754da74cf2b0c95a9eabfa253ceda246a0a69,im Ansell <me@mith.ro>, 2018-09-03 20:13:45 -0700,95, merge pull request cr1901 lm32 lite add lm32 lite variant remove mult div minimal update compiler flag accordingly,,
3178,ed507d618df8f876d138bb77c51d5ebcc86a9f82,illiam D. Jones <thor0505@comcast.net>, 2018-09-03 19:48:19 -0400, , add lm32 lite variant remove mult div minimal update compiler flag accordingly,,
3179,28cd2da24e58b245e92c6fd3728d2d40e9c20e21,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-31 08:44:22 +0200, , readme update,,
3180,05c7b9daf465d0d988cead487c6727dbdadfe29f,njoy-digital <florent@enjoy-digital.fr>, 2018-08-28 11:46:35 +0200,94, merge pull request cr1901 nextpnr lattice icestorm add nextpnr pnr alternate pnr tool,,
3181,7af89efc70cad0e491b17dae003933b59adabdc6,illiam D. Jones <thor0505@comcast.net>, 2018-08-28 05:17:32 -0400, , lattice icestorm add nextpnr pnr alternate pnr tool,,
3182,7a14b75cd676e9328063abc1fcdc6fcd4fc6c5ef,im Ansell <me@mith.ro>, 2018-08-24 14:08:28 +1000,93, merge pull request phlipped master fix url liteusb,,
3183,8b51c4450603c8cab3eafb65e7ba081521ee5c43,hlipped <phlipped@gmail.com>, 2018-08-24 14:03:16 +1000, , fix url liteusb,,
3184,0074bb888c0e3ed20e4b1641d26fbb9bf2d05f81,im Ansell <me@mith.ro>, 2018-08-23 13:17:40 +1000,91, merge pull request cr1901 ignore fix .gitignore litex build contains valid source exclude .gitigâ,,
3185,ff908e404fffc6370d82350ec1d3023c26261904,im Ansell <me@mith.ro>, 2018-08-23 13:15:49 +1000,92, merge pull request cr1901 gate software bios gate flush_l2_cache cache present,,
3186,dd480eb72c791797c5b467412f0112e49069b4dc,illiam D. Jones <thor0505@comcast.net>, 2018-08-22 23:04:20 -0400, , .gitignore litex build contains valid source exclude .gitignore,,
3187,3146109af3aebcbe51386abea2e194c813e59750,illiam D. Jones <thor0505@comcast.net>, 2018-08-22 23:03:08 -0400, , software bios gate flush_l2_cache cache present,,
3188,759e7d4dc3ba499b66da0820c1a7fa34fc220a48,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-22 23:15:32 +0200, , bios sdram improve simplify read window selection compute score window select best,,
3189,09776b77e649ebc7138baa9a355fb42931fe915a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-22 15:20:28 +0200, , sim run root needed ethernet module present,,
3190,06e835a3f88f3e93dd747320f15ccc4d0d215882,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-22 14:28:37 +0200, , builder change call also pas timing_settings,,
3191,ee26f8c5ae317e5b0df3de199ca957588bde4c63,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-22 13:40:22 +0200, , soc_sdram cosmetic,,
3192,2db5424ae62c8e36e4defe5643e039c641b9a69a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-22 13:28:23 +0200, , soc_sdram vivado able implement l2_cache correctly tested vivado 2017.2,,
3193,45e9a42c7ea5a260fdbf29e0933410d5ee4776fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-21 19:10:22 +0200, , soc_core add cpu_endianness,,
3194,3877d0f1113903eda2cf3c93e683e8ab26ec5517,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-21 18:15:57 +0200, , builder renamed,,
3195,c64e44ef3fc3c05da236e23adb3ea4cf3c84426f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-21 14:52:28 +0200, , soc_sdram use new port.data_width,,
3196,2eeccc50543f271f67cd1759ffdf551a8a726c73,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-21 11:04:15 +0200, , vexriscv update,,
3197,eecc6f68ed9664917b895ff5bff2dcd6df351b2d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-20 15:36:51 +0200, , soc integration move sdram_init litedram,,
3198,077f939169c711376d9cb85634dcc6a852607623,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-18 14:15:43 +0200, , vexriscv update csr defs.h,,
3199,4225c3b87c4dacad95f9644e744e4ba73dd254e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-18 14:14:00 +0200, , update vexriscv,,
3200,9547938527c01f623893fea0f0704b75580cbc6e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-18 13:45:22 +0200, , bios sdram change ease manual read window selection,,
3201,a760322fbdbdcb0e4e38b0c78f88e126b2f76737,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-17 16:08:32 +0200, , litex_server allow multiple client connect server,,
3202,8a69a47e7b502eea6f95c11e316836aec125ea82,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-17 08:32:32 +0200, , cpu lm32 add minimal variant cache pipelined barrel shifter multiplier useful build soc small fpgas like ice40,,
3203,cb5b4ac468ff5ddd1d1206d0bb9e721bde98ae94,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-16 19:47:43 +0200, , bios boot flush cache running ram,,
3204,650ac1868516a5a606ea6e988be6dea5eb302fb1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-16 15:13:27 +0200, , sim verilator catch ctrl exit revert default termios setting,,
3205,0831ad54923a3947d43cd8e85bde217a21e57dc4,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-16 10:03:43 +0200, , cpu_interace use riscv64 unknown elf available else riscv32 unknown elf,,
3206,1610a7f3fb24954d3829f9cc4a4fe9369b34cd10,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-14 18:33:28 +0200, , bios sdram fix read_level_scan result,,
3207,e07ca05749a36c55516f730a6195d9046edd289c,njoy-digital <florent@enjoy-digital.fr>, 2018-08-12 19:34:52 +0200,86, merge pull request pgielda patch fix generating csr.csv file,,
3208,3c7890cdd42f435c8d3a7dc9d9a31c12c27bd8bd,eter Gielda <pgielda@antmicro.com>, 2018-08-12 13:37:39 +0200, , fix generating csr.csv file fix generating csr.csv file absolute path given,,
3209,9fa234da5063e3866e5df9aa0a5e329fb6902aeb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-08 08:53:54 +0200, , soc intergration cpu_interface typo,,
3210,22f645adc10a1c64e68dd81dfc8e77338d7b2b95,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-07 09:02:09 +0200, , bios main use edata instead erodata,,
3211,580efecc8c6c2890ea1f3dfe147ac60646f3db53,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-07 08:59:34 +0200, , picorv32 add reset signal,,
3212,0429ee9f8fd75dd99b4085c4dde802de166bbe93,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-06 12:23:50 +0200, , soc software bios add reboot command,,
3213,da75159814ad2918243307191a50573c4df54cf7,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-06 12:23:16 +0200, , soc integration soc_core add controller reset scratch bus_errors register,,
3214,8ba5625227f87882795c62dadc15d42f4807769e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-06 12:21:18 +0200, , soc interconnect wishbone add timeout avoid stalling bus responding generate error,,
3215,c0989f65dda9e9fc6f1992d9b42876d094fb4472,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-08-06 12:19:23 +0200, , soc core cpu add reset signal,,
3216,380f8b96dd6dc7808dbf3720cb6bd565659d3b0a,njoy-digital <florent@enjoy-digital.fr>, 2018-07-27 11:59:28 +0200,81, merge pull request xobs vexriscv wishbone push vexriscv debug directly wishbone bus,,
3217,fb145dacedbd76235792b056140a4f9885eba534,ean Cross <sean@xobs.io>, 2018-07-27 15:21:19 +0800, , tool remove vexriscv_debug program longer needed package natively support etherbone vexriscv debug module available wishbone instead csr module longer work change simplifies tooling one fewer program run integration need modify csrs anymore register_mem signed sean cross sean xobs.io,,
3218,f17b8324d4838807eb00a358de210a62db5fc087,ean Cross <sean@xobs.io>, 2018-07-27 15:02:31 +0800, , vexriscv reset wishbone bus cpu reset cpu resetting wishbone transfer assert err line resetout line likely multiple cycle long give wishbone enough time finish transfer cause d.stb i.stb return d_err i_err signed sean cross sean xobs.io,,
3219,c87ca4f1c313895f49bee6afb6a7f60df959832a,ean Cross <sean@xobs.io>, 2018-07-19 17:47:28 +0800, , vexriscv put debug bus directly wishbone bus placing vexriscv debug bus wishbone bus etherbone core access bit value directly core additionally reading writing supported without need sync register additionally address wishbone bus move around anymore fixed signed sean cross sean xobs.io,,
3220,20d6fcac61f16ab8b794e8cf556bafd5ab374321,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-20 10:11:41 +0200, , add litex_setup script clone install migen litex litex core,,
3221,8a311bf4a60327bcad31f1ba9c2257556ff94f85,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-20 10:01:33 +0200, , build use list source instead set ideally want use ordered set able keep compilation order avoid using external package use list,,
3222,df7e5dbcf66f98271eb6c3e12744ec794fb1778e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-19 12:52:00 +0200, , bios sdram add constant cleanup,,
3223,1564b440eb1a993664defbdccddc0a71816fb0c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-19 12:51:16 +0200, , soc integration soc_sdram add assertion csr_data_width since bios support sdram initialization csr_data_width,,
3224,ae62fe076ca62864eac148d860e61df8b1484af2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-19 11:35:50 +0200, , setup.pu fix exclude,,
3225,c314193cc9de483142a65d81ee1517a703bd1851,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-18 12:48:44 +0200, , board plarforms genesys2 replace user_dip_sw user_sw,,
3226,10dd55fd887dd2a4d6d3a7165a86f7bf7c8673b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-18 11:51:58 +0200, , board platform genesys2 add minimum hpc connector able test sata add programmer parameter,,
3227,b19844d1964432b3e8b768e3698edab84aa3a2f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-18 09:37:38 +0200, , setup.py exclude test sim doc directory,,
3228,85308672d396111a07c70e0704c5c4191826d4ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-18 09:30:14 +0200, , software bios linker revert data section since required risc compiler,,
3229,55dd58b0230696442f777a5feb5fd50ccde32f39,njoy-digital <florent@enjoy-digital.fr>, 2018-07-17 17:31:48 +0200,80, merge pull request xobs fix vexriscv csr read vexriscv_debug use csr read write accessors,,
3230,41a9e7d9aebbfcece57b7e375a39ba8e1ff3107a,ean Cross <sean@xobs.io>, 2018-07-17 18:03:58 +0800, , vexriscv_debug use csr read write accessors csr access width different register width bit register common runtime generated read write function handle mapping correctly direct register access handled mapping lost use accessor function rather directly accessing memory address work platform bit wide signed sean cross sean xobs.io,,
3231,7ecdcaca4b87378e0bda3c3092072df7cbdf9fd6,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-16 18:40:36 +0200, , soc integration sdram_init use fixed burst_length memtype even use bl8 ddr3 since bl4 efficient,,
3232,a4caa8964a59379c80ce1678022d14ce12204bc2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-16 09:44:15 +0200, , target nexys_video remove read leveling constant automatic,,
3233,d825004173aad95c93b7ce820ad2add0eaa11deb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-16 09:43:09 +0200, , target nexys4ddr s7ddrphy support ddr2 working,,
3234,4f1274e6a6a9abda73f7f4d17d63b9c6c20e9908,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-16 09:42:09 +0200, , bios sdram improve bitslip selection window optimal enough tap full window,,
3235,7dbd85a842e57aee4d92bce2917979ec7fdaaaf3,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-10 22:32:51 +0200, , soc core uart rename uartmultiplexer uartmultiplexer act serial signal,,
3236,ef1c7784462fc5333693f25f7ea5393a311e7788,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-10 13:29:32 +0200, , soc_core add csr_expose parameter able expose csr bus useful design integrated another,,
3237,f9104b201a17ec22586a39950f4de5a5904e9fcb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-06 19:21:17 +0200, , bios sdram improve read leveling artix7 read leveling done automatically startup,,
3238,c84e189d6a742267f37dc1154d1f65e412db7fc8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-06 16:22:49 +0200, , bios sdram fix compilation write leveling,,
3239,b062d4dddc942d5daee3eac5ab2c673383fa7c12,njoy-digital <florent@enjoy-digital.fr>, 2018-07-06 13:23:08 +0200,79, merge pull request xobs fix vexriscv data read vexriscv debug fix reading data register,,
3240,be8eb5ff84168bdb5d91e50d258864be5c447d97,ean Cross <sean@xobs.io>, 2018-07-06 18:22:32 +0800, , vexriscv debug fix reading data register refresh register accepts bit address determines register refresh since two address currently use register either 0x00 0x04 refactor replaced compare one checked bit since 0x00 0x04 bit check always evaluated true causing logic always refresh core register replace check explicit check 0x00 signed sean cross sean xobs.io,,
3241,e35be26ebf34879776b114d2384f5e4dd5ee4208,njoy-digital <florent@enjoy-digital.fr>, 2018-07-06 11:12:22 +0200,78, merge pull request xobs add vexriscv debug bridge,,
3242,6bc9265c2bf38143a9ce3ddee2fd786a914a79a2,ean Cross <sean@xobs.io>, 2018-07-06 16:09:38 +0800, , setup add vexriscv_debug list entrypoints add vexriscv_debug program list script created installing module program simple bridge allows openocd talk vexriscv core debugged signed sean cross sean xobs.io,,
3243,45a649be9ba76b280939c415f77b5e0bf8c0a4d9,ean Cross <sean@xobs.io>, 2018-07-06 16:08:06 +0800, , tool vexriscv_debug add debug bridge add bridge litex_server openocd wishbone signed sean cross sean xobs.io,,
3244,c821a0feab5035c7dd70821ecc222cc24f547afa,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-05 17:31:23 +0200, , core cpu vexriscv create variant none debug cleanup,,
3245,59fa71593d4b1966850c9313e4017bdabf010302,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-05 16:51:40 +0200, , core cpu vexriscv core improve indentation,,
3246,6068f6ce9ce1b97bbb99fb14fffce2004285e1b5,njoy-digital <florent@enjoy-digital.fr>, 2018-07-05 16:46:24 +0200,77, merge pull request xobs debug vexriscv enjoy enable support vexriscv debugging,,
3247,11e84915475a00dd180cbb6b357ec4a9cf43f9dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-05 12:02:14 +0200, , platform arty_s7 keep date migen,,
3248,32d5a751db2395b2d26ac4334b63212d7154c24b,ean Cross <sean@xobs.io>, 2018-07-05 16:56:13 +0800, , soc_core uart add reset line uart enable resetting uart adding resetinserter uart uart must reset resetting softcore signed sean cross sean xobs.io,,
3249,1ef127e06db03fa30ed9ab6612d7e2e93b893fb5,ean Cross <sean@xobs.io>, 2018-06-28 09:18:42 +0800, , soc integration use new cpu_debugging flag vexriscv allow new cpu_debugging flag passed constructor enable circuit live debugging softcore gdb signed sean cross sean xobs.io,,
3250,e7c762c8c38879571ef7585d5c494dc808a858d3,ean Cross <sean@xobs.io>, 2018-06-28 09:17:48 +0800, , soc vexriscv add cpu debug support add support debugging cpu gate behind new cpu_debug parameter enabled simple wishbone interface provided debug version core add two bit register cpu register address indicates status used halt reset core debug register address used inject opcodes core read back result patched version openocd used attach bus via litex ethernet uart bridge signed sean cross sean xobs.io,,
3251,2024542a3c8d14c9daeb53c912cd0bda43f73abc,ean Cross <sean@xobs.io>, 2018-06-28 09:24:34 +0800, , vexriscv verilog pull debug enabled verilog upstream vexriscv repo generates current vexriscv.v softcore well vexriscv debug.v debug varient expose specialized debug bus allows attaching modified version openocd sync litex repo upstream version take advantage debug support signed sean cross sean xobs.io,,
3252,d35dc5cdeae97c51b066e54d9cfbc0a3bc204cc8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-05 11:18:49 +0200, , platform arty merge migen,,
3253,fa0215660bc34b7becdea416531ae6e30396ce4a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-05 10:43:26 +0200, , platform kc705 keep date migen,,
3254,b9f3b49c6372c2cb9f3f41166902923981da5a3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-05 10:42:45 +0200, , platform de0nano keep date migen,,
3255,1628c36abae4dc77bbc0f3274bf04e2936276a21,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-05 10:09:22 +0200, , readme board add precision migen platform,,
3256,df99cc66e8273b0ea9cf5860d46dd4922f99c88a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-02 14:12:27 +0200, , bios sdram also check last read scan choose optimal window,,
3257,8ce7fcb2378ddcf673ef15cba864dbaa39153b30,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-02 13:47:18 +0200, , bios main add cpu frequency banner,,
3258,477d224921f70ca774891a11fd42ea46fa112110,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-07-02 13:46:48 +0200, , bios sdram check optimal read window read leveling increment bitslip optimal,,
3259,9e737d3c57f5f3d0072a5f85b38f8f0106069be2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-29 14:24:44 +0200, , soc core code_8b10b update misoc,,
3260,d58eb4ecb71def38a08f282586cd487af027cea1,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-28 18:43:48 +0200, , bios sdram use new phy improve scan allow disabling high skew,,
3261,692cb14245ec83b147e5e28e1879943889161951,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-28 11:42:43 +0200, , software bios fix picorv32 boot_helper,,
3262,b5ee110e63cdf45c379b76750a48d61e63269e2a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-27 15:31:54 +0200, , bios sdram add write read leveling scan,,
3263,34b2bd0c283e28a2d7cabf3227a2725e3bf530ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-27 11:27:05 +0200, , board add genesys2 platform clk serial dram ethernet target,,
3264,8edc659d7d23c7be6b1ff35e96871b524188f1b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-19 11:15:29 +0200, , soc_core remove assert interrupt added catch design issue restrictive usecases,,
3265,2c13b701f56298db9ce4c8d41316e03b4567e12b,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-18 18:01:47 +0200, , soc integration cpu_interface add shadow_base parameter,,
3266,78639fa952bad15822dd402872af3a6bd2ec1855,njoy-digital <florent@enjoy-digital.fr>, 2018-06-18 11:21:06 +0200,75, merge pull request xobs bios window build soc bios fix window build,,
3267,7444992999dc98e6ae6109eefae5bb91c5c70691,ean Cross <sean@xobs.io>, 2018-06-18 17:13:54 +0800, , soc bios fix window build bios build fine window afterwards try run chmod command doe exist window unnecessary add conditional guard prevent command running window signed sean cross sean xobs.io,,
3268,18f86881d9fb241417537f3fe175fa58efa31c51,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-12 15:39:22 +0200, , target change k7ddrphy import s7ddrphy,,
3269,3e723d152a34a2f550a47a4f280b4da67e7596be,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-06-12 10:54:20 +0200, , soc core cpu add add_sources static method creating soc multiple sub soc already generated need easy way add cpu source,,
3270,c534250c43791612da2a03c1c93f992115d11f8c,njoy-digital <florent@enjoy-digital.fr>, 2018-05-30 19:35:04 +0200,72, merge pull request bunnie fix vexriscv boot helper,,
3271,7353197e212444114fb8f42ca86069d20dfa7e7b,unnie <bunnie@kosagi.com>, 2018-05-31 01:24:22 +0800, , fix vexriscv boot helper,,
3272,5ab4282e575fd06928d5e8990738b78f04cec6be,njoy-digital <florent@enjoy-digital.fr>, 2018-05-29 00:13:59 +0200,71, merge pull request deanoc master fix missing connector arty board,,
3273,34a93034485003a0df69e05375e4e95563db18e6,eano Calver <me@deanoc.com>, 2018-05-24 21:55:52 +0300, , fix missing connector arty board,,
3274,e7d1683e34a56167be9e48614657ae69d1d7895e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-24 08:10:05 +0200, , litex_term cleanup getkey revert default setting,,
3275,06162b61cb704176fea1837b804715fc7c603f48,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-09 16:28:28 +0200, , readme add list supported cpu core add link tutorial,,
3276,6854c7f5fc20f66f39447507f94ab2162b577be9,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-09 15:39:25 +0200, , soc integration cpu_interface use riscv64 toolchain instead riscv32 prebuild toolchain window found http,,
3277,66229c8c05b0c61d9aa9a92c69d94c98c6df1c39,olu1990 <charles.papon.90@gmail.com>, 2018-05-09 14:31:05 +0200, , add vexriscv support imported adapted misoc,,
3278,f60da4a5dcb00366f45e8423ab42d4bfa38051eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-09 14:39:31 +0200, , add vexriscv submodule,,
3279,d149f386c9ab44f39333faa53d83386819d8bd9f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-09 13:25:38 +0200, , allow multiple riscv32 softcores use picorv32 cpu_type instead riscv32,,
3280,c3652935d9f0560ac32d55335b56a11199c45878,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-01 12:02:54 +0200, , build use fhdl verilog code needed avoid combinatorial loop simulation,,
3281,121eaba722e0b0b732003473630362dba4d48182,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-01 00:46:26 +0200, , soc intergration soc_core delete uart timer0 interrupt,,
3282,39ffa532b0cebb0bd6bd98393b53e23eb6257cb2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-05-01 00:44:13 +0200, , xilinx programmer fix programmer,,
3283,c001b8eaf656c6dd208b2b6da0d57cb3e08c7f47,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-04-12 17:55:46 +0200, , build xilinx vivado add vivado support,,
3284,43f8c230a7971b87e9f0a3a2a4acd434a986db63,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-04-12 17:23:46 +0200, , soc_core uncomment uart interrupt deletion,,
3285,d7c7474670b533df18dbdf1c080c98da2d6fad00,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-04-04 15:40:53 +0200, , gen sim fix import use litex simulator instead migen simulator,,
3286,b7f7c8d159a53be0dbb713b86c658c3b79e023cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-03-12 09:33:05 +0100, , build xilinx common ddr_alignment requires srtype async,,
3287,4324c6f666a48bd631443bb28958895f015223b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-03-08 12:58:54 +0100, , bios sdram update kuddrphy initialization procedure,,
3288,90dcd45f0be9f637cb39d04e5fa9c70eb8855ae8,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-03-07 21:39:10 +0100, , soc software main new line startup,,
3289,6706b2416799adbb850f1f42c0ee1ee8a7af69e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-03-07 15:24:39 +0100, , software bios main add missing space,,
3290,2a50a8021ab95a685dbebd0567c08dd3713e6934,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-03-05 09:59:06 +0100, , soc integration soc_core improve error message missing csrs,,
3291,c02b127ef9e19902f889d69ad3410001ccf38818,njoy-digital <florent@enjoy-digital.fr>, 2018-03-05 08:38:25 +0100,68, merge pull request mithro improve csr missing error message improving error message csr name found,,
3292,3e7cc2554b7dcc578ca86fd881d3523625b888f8,njoy-digital <florent@enjoy-digital.fr>, 2018-03-04 19:50:39 +0100,69, merge pull request mithro conda support adding conda environment simple travis build,,
3293,3bf50479542dd3de7d4933c8e610663ed242ce33,im 'mithro' Ansell <me@mith.ro>, 2018-03-03 18:09:05 -0800, , travis adding color,,
3294,083c261364cbece280c676be52fff09b8522283c,im 'mithro' Ansell <me@mith.ro>, 2018-03-03 17:37:43 -0800, , travis move conda install script folded,,
3295,da3189c8b5c7bdbf4e47dbf2e511ba121f450e10,im 'mithro' Ansell <me@mith.ro>, 2018-03-03 16:46:38 -0800, , travis making output readable,,
3296,12bb3ebf7c3a56b3868ae4d31c1655f7a087827a,im 'mithro' Ansell <me@mith.ro>, 2018-03-03 16:41:53 -0800, , travis build socs without gateware todo build simulator soc,,
3297,e65c121adf1870a56cc083e87347884a6b7e4f2b,im 'mithro' Ansell <me@mith.ro>, 2018-03-03 16:20:27 -0800, , adding travis config test conda environment still work,,
3298,795e82858f45ab2f53d250e62814d9d0c907cd11,im 'mithro' Ansell <me@mith.ro>, 2018-03-03 16:19:47 -0800, , adding conda environment example light weight way something similar litex buildenv,,
3299,5ef34500f7b0c49369505c88eaf5c6a116f51efd,im 'mithro' Ansell <me@mith.ro>, 2018-03-03 16:02:44 -0800, , improving error message csr name found   usr local lib python3.5 dist package litex 0.1 py3.5.egg litex soc integration soc_core.py line 258 return self.csr_map name keyerror core    traceback recent call last file xxxx github enjoy digital litex litex soc integration soc_core.py line 259 return self.csr_map name keyerror ddrphy exception direct cause following exception traceback recent call last ... file xxxx github enjoy digital litex litex soc interconnect csr_bus.py line 199 scan mapaddr name none file xxxx github enjoy digital litex litex soc integration soc_core.py line 269  runtimeerror unable find ddrphy soc csr address map check basesoc.csr_map xxxx github enjoy digital litex litex board target arty.py found l2_cache timer0 ddrphy2 button sdram identifier_mem uart uart_phy led crg csr_map ,,
3300,ab2a3277c3da18d2d46f85f8a76045f739312f77,njoy-digital <florent@enjoy-digital.fr>, 2018-03-03 08:29:18 +0100,67, merge pull request cr1901 vivado path xilinx vivado provide fallback mechanism using root,,
3301,db20df49f48c25436f1b3dade3e6df67c3b05e04,njoy-digital <florent@enjoy-digital.fr>, 2018-03-03 08:28:57 +0100,65, merge pull request cr1901 tinyfpga serial platform tinyfpga_b move serial peripheral default make,,
3302,2b00b7eba4204f22eccaedf59b257609ab99f6b3,illiam D. Jones <thor0505@comcast.net>, 2018-03-02 21:48:49 -0500, , xilinx vivado provide fallback mechanism using root vivado ise toolchains,,
3303,fa6b25619830b84d19f5a6f66deb751362901536,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-03-03 00:07:50 +0100, , build xilinx platform fix merge,,
3304,87d4af0bc0bbc6ffe2f8da9ffdb43c9081da59ce,im Ansell <me@mith.ro>, 2018-03-02 12:11:35 -0800,66, merge pull request cr1901 arty_s7 board arty_s7 fix iostandard system clock,,
3305,d40c57739cc93915f0366fda023ba1720e1f4650,illiam D. Jones <thor0505@comcast.net>, 2018-03-02 13:31:24 -0500, , board arty_s7 fix iostandard system clock,,
3306,7bd718eb55332f9604c91369ec00b5c65a11a836,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-03-01 10:15:43 +0100, , readme add migen installation quick start guide,,
3307,0332f73a7bf8f8674c823fc3962813f577b8465e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-28 23:45:26 +0100, , build xilinx vivado revert toolchain_path,,
3308,2ff50a8882a82e0c2f159db7f1ba2f8a499e604f,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-28 23:10:24 +0100, , build fix merge,,
3309,64e4e1ce84daad98d6120f075e27f4a8a5060271,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-28 16:45:34 +0100, , build merge migen.build 27beffe7,,
3310,0edfd9b9011daee232a28925171dbe0aaeea313c,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-28 14:11:58 +0100, , board kcu105 regroup sfp,,
3311,e71593d67e7207e1f2ff892ecd49cbbcf955725e,illiam D. Jones <thor0505@comcast.net>, 2017-12-27 15:11:36 -0500, , platform tinyfpga_b move serial peripheral default make optional via add_extension,,
3312,c5be6e26bef75aca53beb46a6719da2fef2119b4,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-23 14:37:10 +0100, , readme add section newcomer,,
3313,f372e8c88054400a9c44d4fcf4d84fb072707f8a,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-23 14:15:41 +0100, , readme cleanup,,
3314,fb088b79dd7d8b5b5e79adc2748cc70fcf642ffb,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-23 14:08:13 +0100, , readme update migen longer forked,,
3315,1925ba176fa7c37050c5b8e17b7fd2bd26462a18,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-23 13:38:19 +0100, , replace litex.gen import migen import,,
3316,43164b9a2c1e49842a1b4b94dad5c7df66bd4c8d,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-23 13:37:26 +0100, , remove migen fork litex,,
3317,212e1a7076116a8322d1b2edf51200cfc5c116e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-23 13:36:32 +0100, , bump 0.2.dev,,
3318,64aa4ae4c02e73d57e918da711a88d0a7fdbd4d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-22 11:52:10 +0100, , uniformize litex core make thing clear litex migen misoc,,
3319,aaf097056aa00a97a6c6a944610f404b6f970cea,njoy-digital <florent@enjoy-digital.fr>, 2018-02-21 09:47:29 +0100,64, merge pull request q3k q3k axi4lite preliminary axi4lite support csr bridge,,
3320,688f26cc323700e0c82ff637bf7aa0c28e048ec1,ergiusz Bazanski <q3k@q3k.org>, 2018-02-21 00:00:58 +0000, , change axi interface tidy code inspired part http github.com peteut migen misc,,
3321,512ed2b3d60694998a4d905a9d7c130e257e9981,ergiusz Bazanski <q3k@q3k.org>, 2018-02-20 21:27:51 +0000, , preliminary axi4lite csr bridge support change introduces axi4lite csr bridge hopefully become extended future full axi support structure wishbone bridge interconnect ... bridge simulated includes fhdl testbench tested hardware zynq 7020,,
3322,55fc9d2d6bdc343f569ded3ab3415f260f2a96ab,njoy-digital <florent@enjoy-digital.fr>, 2018-02-19 12:27:25 +0100,60, merge pull request q3k upstream top level module selection top module selection verilator diamond,,
3323,7b5bd4041a13720f4074bf284ef6735c76dacd4c,njoy-digital <florent@enjoy-digital.fr>, 2018-02-10 21:37:38 +0100,57, merge pull request rohitk singh master wip bios flashboot without main ram,,
3324,c14502807e4d4cf62fabf73f678d5ee328717909,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-06 19:17:54 +0100, , board target nexys4ddr use mt47h64m16,,
3325,95ebba428cfe6926ef0048f27fca0df8583168a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-06 19:08:46 +0100, , board platform nexys4ddr add user_sw user_btn fix ddr3,,
3326,ee4fa597b4a1cdde833bd58853a7b4cf758d5a64,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-02-06 14:43:20 +0100, , board add nexys4ddr,,
3327,2ecd1b06668ff4d896e9462f2e967de783fb9792,njoy-digital <florent@enjoy-digital.fr>, 2018-01-26 01:58:37 +0100,61, merge pull request paulschulz master platform arty.py move pmod definition connector section,,
3328,c83ae98be3a18208dcfe0ba6f7a8cfa808734202,njoy-digital <florent@enjoy-digital.fr>, 2018-01-26 01:57:50 +0100,63, merge pull request cr1901 arty_s7 board platform add arty board,,
3329,4607e5323f96dce0f534bd3553bfb5c7e9428c7f,illiam D. Jones <thor0505@comcast.net>, 2018-01-25 18:36:32 -0500, , board platform add arty board,,
3330,0ac35300c44c9b6c8cd47d7ad79cdf757bd6bd70,aul Schulz <paul@mawsonlakes.org>, 2018-01-24 13:32:42 +1030, , merge branch master http github.com enjoy digital litex upstream,,
3331,4f2725809e0b9b6cee94cb569c1878f48ab52a15,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-23 10:39:13 +0100, , software common revert python python3 since breaking thing,,
3332,4e168221d8c856dad994253794fd2d081b81cebe,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-23 10:33:05 +0100, , bios fix riscv processor print,,
3333,d4488748799613738de99f5948bf700678c9897c,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-23 10:28:16 +0100, , sim rename top module dut use top module parameter needed picorv32 simulation,,
3334,3ac28ed6f7d4a980ca6f5803f61c0bfd6cc48402,aul Schulz <paul@mawsonlakes.org>, 2018-01-23 16:11:25 +1030, , platform arty.py move pmod definition connector section,,
3335,ef511e7edcddf7b13c56a5e41c08042801bee9ff,ergiusz Bazanski <q3k@q3k.org>, 2018-01-23 01:17:04 +0000, , specify top level module lattice diemond build script building multi source file toolchain get confused module top level ensures build_name design selected,,
3336,ef6c517daddf5700b9e35db5664134e39733e615,ergiusz Bazanski <q3k@q3k.org>, 2018-01-23 01:15:28 +0000, , build top module dut verilator set top level building design picorv32 end multiple top level module verilator becomes confused right one change ensures dut.v generated sim build process top level name set dut verilator invoked name,,
3337,a385143779d355ee856c570bdc5fdd72c088db45,njoy-digital <florent@enjoy-digital.fr>, 2018-01-23 01:43:23 +0100,59, merge pull request q3k upstream multiple synthesis directive allow multiple synthesis directive special,,
3338,21bd26dcdd68285bfbf9d78618002c674c56f734,ergiusz Bazanski <q3k@q3k.org>, 2018-01-23 00:23:20 +0000, , allow multiple synthesis directive special needed specify timing constraint lattice diamond library special like ehxplll keep backwards compatibility allow directive still single string assume iterable,,
3339,67f8718b26b0efdbabb57e1e76cd4fae4fe08268,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-23 00:35:20 +0100, , minor cleanup,,
3340,d07ddd11d9db6e0a1ec794a7c9a96aa2cdf755af,njoy-digital <florent@enjoy-digital.fr>, 2018-01-22 22:09:46 +0100,58, merge pull request q3k upstream picorv32 support implement irq picorv32 litex,,
3341,6daf3eabc5e3596857fb789b3b82c7c8d663b241,ergiusz Bazanski <q3k@q3k.org>, 2018-01-22 18:31:18 +0000, , implement irq software support risc well least picorv32 specific turn risc specification simple microcontroller like interrupt picorv32 implement based custom opcodes somewhat esoteric example offer global interrupt enable disable implement thin wrapper assembly expose via helper irq.h,,
3342,2108c97b9bc95d781227211bf8e5e5583ec7e82c,ergiusz Bazanski <q3k@q3k.org>, 2018-01-22 18:35:47 +0000, , import picorv32 specific instruction macro come picorv32 repo released public domain http github.com cliffordwolf picorv32 blob firmware custom_ops.s,,
3343,cf74c781f433e4f7da81dc0f8be0ca7f4dd84ad0,ergiusz Bazanski <q3k@q3k.org>, 2018-01-22 18:19:40 +0000, , write init file respect cpu endianness required picorv32 support also drive enable explicit specification run builder.build caller,,
3344,7176492231158d562b6fc1fde7d942dd6bb25fa9,ergiusz Bazanski <q3k@q3k.org>, 2018-01-22 18:20:42 +0000, , set mabi march riscv target tunable synchronized core setting,,
3345,7ea5a26734771ab9f292085163dfaa489bb8fb66,ergiusz Bazanski <q3k@q3k.org>, 2018-01-22 18:15:53 +0000, , enable hardware multiplier divider picorv32 become tunable later configure whether link soft mul library,,
3346,75e230aae78390927f9b6f63e161103569d0fc95,ergiusz Bazanski <q3k@q3k.org>, 2018-01-21 21:46:25 +0000, , replace __riscv__ macro __riscv __riscv__ form deprecated http github.com riscv riscv toolchain convention preprocessor definition,,
3347,20ed23443b16f51f65b70b8c2a5b79fc3d273b5a,ergiusz Bazanski <q3k@q3k.org>, 2018-01-21 21:46:01 +0000, , export trap signal picorv32 useful handling crash hardware,,
3348,b0be5630121f9d211538deadc7e3352b0fc9aa7f,ergiusz Bazanski <q3k@q3k.org>, 2018-01-22 18:35:24 +0000, , bump picorv32 version,,
3349,75e7f9505a3d887b3ba23fcd4522b4d558fe4bd2,wen McNeill <ewen@naos.co.nz>, 2018-01-19 12:37:53 +1100, , bios flashboot without main ram modified flashboot skip copy main ram main ram instead execute place spi flash work linker .ld also need redirect reference inside spi flash mapping,,
3350,3a5f93db5db20087ce0b91a5ffa23ddd1d32ad4e,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-19 18:41:13 +0100, , software bios add litex logo,,
3351,d6877300c28e0a7e89d46a5fc64937ae574f5144,njoy-digital <florent@enjoy-digital.fr>, 2018-01-19 17:59:47 +0100,56, merge pull request cr1901 mimasv2 add mimasv2 platform pulled litex buildenv,,
3352,c553fe2bf3b19d14f8e4a1189a825fc021c457a2,illiam D. Jones <thor0505@comcast.net>, 2018-01-19 06:16:04 -0500, , add mimasv2 platform pulled litex buildenv,,
3353,d6f2f63794438336df7b9169b21c281f8ec376f9,im Ansell <me@mith.ro>, 2018-01-18 16:33:02 +1100,53, merge pull request mithro allow forcing colorama support forcing colorama color,,
3354,ead88ed66d15cbf92c165092dff86fbef071ff9b,im 'mithro' Ansell <me@mith.ro>, 2018-01-18 14:41:45 +1100, , support forcing colorama color needed want color using pipe similar,,
3355,fcc22350fb6f9fa38ee07bb77ae0a3dca90a9e04,im Ansell <me@mith.ro>, 2018-01-18 13:40:28 +1100,52, merge pull request ewen naos tftp alt port bios support alternate tftp server port,,
3356,5ce8ca8e9b2a20bb40240cf61becb193a1c969c9,wen McNeill <ewen@naos.co.nz>, 2018-01-18 13:10:28 +1100, , bios tftp try udp specified port fails,,
3357,cb31266500b8693cd3b4124e775edb23172eea96,wen McNeill <ewen@naos.co.nz>, 2018-01-18 13:09:34 +1100, , bios set enviroment,,
3358,97f381baa68fca43c77812c69344d70f5d35a906,wen McNeill <ewen@naos.co.nz>, 2018-01-18 12:03:35 +1100, , bios allow bios specify tftp server port swap hard coded port_out tftp.c parameter tftp_get tftp_put function allow used bios set compile time compiler defines,,
3359,e06bb3724b5a6775dd70b0c8d1bf022634ee740a,njoy-digital <florent@enjoy-digital.fr>, 2018-01-16 21:37:24 +0100,51, merge pull request felixheld liteeth untangling include ethernet related header file conditionally,,
3360,21ad435defb51ffa3654b08b4fc47c0b87b80853,elix Held <felix-github@felixheld.de>, 2018-01-16 14:33:49 +1100, , include ethernet related header file conditionally including header file litex firmware first step move firmware part liteeth liteeth tree,,
3361,ab1146e1b01132b07aceaff65f96a3e6956dd86d,im Ansell <me@mith.ro>, 2018-01-13 19:12:50 +1100,49, merge pull request mithro fix uart override soc_core fail name,,
3362,3d40ad0a82d0e5d7360f641b98e6bf74dc56a026,im 'mithro' Ansell <me@mith.ro>, 2018-01-13 19:10:57 +1100, , soc_core fail name otherwise override uart another uart get error like  file home tansell github timvideos hdmi2usb litex firmware third_party litex litex soc integration soc_core.py line 176 __init__ interrupt mod_name interrupt_rmap interrupt assertionerror interrupt vector conflict irq user defined uart conflict soc inbuilt uart ,,
3363,bebaef1e255417ca5008101f16aad181b84b70e7,im Ansell <me@mith.ro>, 2018-01-13 19:07:04 +1100,48, merge pull request mithro fix constant cpu_interface fix indenting constant generation,,
3364,f6f73cf13ca5b30a91d8a775aaa6daeb234cb66b,im 'mithro' Ansell <me@mith.ro>, 2018-01-13 19:05:26 +1100, , cpu_interface fix indenting constant generation preventing constant getting added csr.h header file,,
3365,d37cf226d67bd46ce0cb3036228c903b4c5c5116,im Ansell <me@mith.ro>, 2018-01-13 13:29:29 +1100,47, merge pull request felixheld indentation fix fix remaining indentation issue python code,,
3366,6318a2b29af663a5d21ed37f940802cfcd9c94ce,elix Held <felix-github@felixheld.de>, 2018-01-13 13:19:36 +1100, , fix remaining indentation issue python code ran script missed tab python source file,,
3367,782711e5a9d5d6c8f9988ec8fe8a38f1b5bf4176,hris Ballance <chris.ballance@physics.ox.ac.uk>, 2018-01-12 19:23:08 +0100, , bios sdram make read leveling robust kus sdram increase initial delay step valid read window original delay getting noisy transition window evidenced seeing read delay window lsb time leading failing memory test,,
3368,5c95c8ead0fe30ada6b5adb132b5099c4c8ef9fb,im Ansell <me@mith.ro>, 2018-01-12 14:08:03 +1100,44, merge pull request felixheld nexys_video dram fix fix ddr3 nexys_video,,
3369,c2c622691ccfec64c360a72edcb9a6fd8aed4dab,im Ansell <me@mith.ro>, 2018-01-12 14:07:32 +1100,45, merge pull request felixheld arty ddr3 fix fix ddr3 arty,,
3370,9eb1beea041498af7bf99ed2142d72283ce1fd48,elix Held <felix-github@felixheld.de>, 2018-01-12 13:54:10 +1100, , fix ddr3 arty,,
3371,4a3454107ac13bdd07348fab06fb6ade3908917f,elix Held <felix-github@felixheld.de>, 2018-01-12 13:33:13 +1100, , fix ddr3 nexys_video,,
3372,7b6ba372c8457f6a9fdc1a94182ea8c2012259d3,njoy-digital <florent@enjoy-digital.fr>, 2018-01-11 08:21:46 +0100,43, merge pull request felixheld programmer error fix fix unsupported programmer case kc705 minispartan6,,
3373,23585385c0e9e2d4be604d15e4309dd1f21129c3,elix Held <felix-github@felixheld.de>, 2018-01-11 18:00:59 +1100, , fix unsupported programmer case kc705 minispartan6,,
3374,b2beec267b30760b091ce023ab2cc7395bf24e40,im Ansell <me@mith.ro>, 2018-01-11 17:46:21 +1100,42, merge pull request felixheld requirement fix add pyserial package requirement,,
3375,99cf4d9f265be3524215a1471371bfa87c30395f,elix Held <felix-github@felixheld.de>, 2018-01-11 17:43:16 +1100, , add pyserial package requirement litex_term requires pyserial,,
3376,10000eb607c3a44214a387a1c9b3af51d9f59f40,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-08 17:03:19 +0100, , build xilinx vivado generate constraint empty,,
3377,5681a3c1a9a842460db8ba4a13e44d692d3aa89b,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-08 12:04:33 +0100, , bios sdram revert capability manual read leveling since still needed target,,
3378,03eb137449b913047a500c69a9048d8aec012799,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-08 11:43:49 +0100, , bios sdram fix data error reporting,,
3379,22ff745027f7c34cc4ebce68c4cba52c468eedf5,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-08 11:43:13 +0100, , bump year,,
3380,ee6b33e9d3bcfbbdea9709de4bb6670ae6721211,lorent Kermarrec <florent@enjoy-digital.fr>, 2018-01-06 01:33:02 +0100, , build add inverted property ease inverting signal propagate property core,,
3381,621aaf6988f4c7b047b165f27935c160eda319e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-30 18:41:49 +0100, , soc integration soc_core avoid removing uart interrupt break design,,
3382,377af99678fb46f01cc6c8bf37be49831630e3a2,njoy-digital <florent@enjoy-digital.fr>, 2017-12-30 11:19:12 +0100,40, merge pull request mithro or1k linux cpu adding variant support,,
3383,f8a07c5d3c84187725a3acdea4b1f930f85b7479,njoy-digital <florent@enjoy-digital.fr>, 2017-12-30 11:17:41 +0100,41, merge pull request cr1901 python 3.6 fhdl tracer import python 3.5 3.6 version guard migen,,
3384,ff0ad9a622643b15d96552ce0a8eef3c7e2a1381,illiam D. Jones <thor0505@comcast.net>, 2017-12-29 19:56:52 -0500, , fhdl tracer import python 3.5 3.6 version guard migen,,
3385,44650dffd8f82018840922ddbbb6570c8c1e6b08,im 'mithro' Ansell <mithro@mithis.com>, 2017-09-26 10:01:36 +1000, , cpu adding variant support useful support slightly different variant cpu configuration add cpu_variant option mor1k default mor1k configuration linux variant enables feature needed linux support mor1k currently variant lm32 likely add tiny variant usage ice40,,
3386,2cc6a3036ca31ed8631693ae84ef62ff59aa1124,im Ansell <me@mith.ro>, 2017-12-29 23:57:42 +0100,39, merge pull request mithro master wait longer giving 2nd tftp block,,
3387,bbd15ca567f831a6f9bc327698257edb68bdf295,reg Darke <greg@tsukasa.net.au>, 2017-11-05 16:55:26 -0800, , wait longer giving 2nd tftp block previously would wait number iteration took receive first data block sending request using build tftp server qemu first wait loop succeeds thus break still since counter never reset first second data block qemu tftp_get call would fail ever checking received second block data initialise 12m ensure wait amount time second data block previously third subsequent block,,
3388,0a2d38ecd2e07fbb7e087631f3db552d178add77,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-29 17:13:58 +0100, , bios sdram use initialization procedure artix7 kintex7 excepting write leveling done,,
3389,b78a4760bbdc7a1a9c6bc7fa8de4b3384771c505,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-28 22:42:58 +0100, , soc integration builder build bios user providing rom data,,
3390,5d98a60e6e87593b5c62ea518f4d335a2fb9ffa0,njoy-digital <florent@enjoy-digital.fr>, 2017-12-27 17:52:37 +0100,38, merge pull request cr1901 mercury add mercury baseboard support migen import fix,,
3391,9adcc3a8b99862cccf6ee6d07190b6a7f3c735de,im Ansell <me@mith.ro>, 2017-12-27 15:44:41 +0100,37, merge pull request bunnie add_tracelength add tracelength report generation default help board layout,,
3392,282f22f09ee4796d5600787d55faea4cc9e16815,unnie <bunnie@kosagi.com>, 2017-12-27 22:40:39 +0800, , add tracelength report generation default help board layout,,
3393,b463b2169b33bd5861bfa94dcb2c8c896dd36cf7,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-27 00:26:30 +0100, , board platform tinyfpga_b add defaut serial pin,,
3394,fe2564e921dc0e499b91a624024e0c7a3a9c34e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-27 00:26:07 +0100, , build lattice icestorm fix missing toolchain_path,,
3395,5a2c92ba804caa8be27947ea5755df08c4d442da,illiam D. Jones <thor0505@comcast.net>, 2017-12-18 20:36:59 -0500, , add tinyfpga platform based migen,,
3396,f096030fc8d1b46ace231f4ccb9844a6cce5a749,illiam D. Jones <thor0505@comcast.net>, 2017-12-18 20:36:21 -0500, , import icestorm backend improvement migen,,
3397,e7015e41918d51fb7f104d2b6461c742accb9966,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-26 18:11:47 +0100, , soc integration soc_core add uart_name parameter allow selecting uart without modification platform file,,
3398,a3390bb40314d31e9ef8e94fc69919fcc4dc0d61,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-19 10:29:29 +0100, , build xilinx programmer fix setting run_vivado update,,
3399,dd6ca875610a62b168448bdda11639f182007d49,illiam D. Jones <thor0505@comcast.net>, 2017-12-18 19:30:25 -0500, , add mercury baseboard support migen import fix,,
3400,4c82eb549f1f635cd12a130f40c1a7b700cf766c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-16 13:20:45 +0100, , build xilinx add support edif ngc file,,
3401,b31d0f37db5923fe2d516062c7e8cf9576c6680d,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-10 03:01:53 +0100, , cpu picorv32 adapt current version cleanup,,
3402,4239aff68a397a3289fbbeee52a280cd426befba,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-10 02:52:01 +0100, , cpu cleanup wrapper,,
3403,43429560d44e7f90358390db28ae67b780142e53,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-07 17:57:23 +0100, , soc integration soc_core add allow initializing rom custom code,,
3404,27d37fa95d201e90b130825aeaebcecc607806fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-06 22:22:05 +0100, , target sim fix,,
3405,284b16e2c10ad631ec0f8692e628a1c3ec1b4a78,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-12-03 23:06:22 +0100, , soc integration soc_core make nmi interrupt optional,,
3406,c1eba9a6ccc0316159a5dfbefca5040afef59bcf,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-11-24 13:16:58 +0100, , soc integration add parameter allow using main_ram pre initialized firmware,,
3407,831b489fd3a545a4a2a3eb57b058b54249eda5cf,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-11-23 17:41:35 +0100, , soc interconnect stream fix specific case last first signal upconverter,,
3408,06edd9c45cb8e4e43c3556b7bf58bb2c5cb47d36,im Ansell <mithro@mithis.com>, 2017-11-08 18:51:49 -0800,36, merge pull request mattkelly fix readme typo fix typo readme experimental,,
3409,0dfeeb58f674959433eb12e54c96bbfd5b63404c,att Kelly <Matthew.Joseph.Kelly@gmail.com>, 2017-11-08 21:38:32 -0500, , fix typo readme experimental,,
3410,c3d902ef42484831a4703df8bbe87789d02e37cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-11-08 12:59:38 +0100, , soc software bios sdram add kintex ultrascale support,,
3411,dcae61b6de3b79272be5cfb9028f75192a1e4ff7,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-11-01 21:12:42 +0100, , readme update copyright,,
3412,2665a83288b695592b1e4c14b0af75eea8c6f91c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-10-30 22:56:09 +0100, , soc interconnect stream expose depth syncfifo,,
3413,876f3d2c8ffd4f2560f82bbfd0b14b56c0fc5181,im Ansell <mithro@mithis.com>, 2017-10-30 13:54:19 -0700,34, merge pull request mithro uart irq change change default irqs,,
3414,56ef22902926e5edfdb524a064804823fe449502,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-29 11:11:53 -0700, , make interrupt dicts read,,
3415,295e78ee9ea2e9ccf12655cac697457dfd7185cc,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-29 10:52:46 -0700, , make harder conflicting interrupt,,
3416,ff72757b870d6ac810cba7fcf8c5400a163e8340,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-29 10:39:01 -0700, , bump irq liteeth based target,,
3417,73e0036b9926d69cdff974e8adef707af42f1611,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-29 08:13:11 -0700, , change default irqs reserve irq used non maskable interrupt nmi future use irq litex match standard mor1k config connects uart irq change needed linux running litex get grumpy using irq anything nmi,,
3418,e07bd71b16932a504b7435a96901a3b0eb5a99cd,im 'mithro' Ansell <mithro@mithis.com>, 2017-10-16 02:24:29 +1100, , build xilinx fixing setting finding better error message search correct directory xxx vivado version xxx version ise_ds,,
3419,a6958065cf01f96ac80e1c7531bd3ec47fc372c0,im Ansell <mithro@mithis.com>, 2017-10-16 15:07:49 +1100,32, merge pull request felixheld fix readme remove migen requirement litex quick start guide,,
3420,8d87dfba4264a7af01989623af7ebc901a700ce9,elix Held <felix-github@felixheld.de>, 2017-10-15 22:27:09 +0200, , remove migen requirement litex quick start guide migen currently dependency litex,,
3421,db6c88bbef0bdd64890e38aacf069f1f29d675ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-10-12 11:30:56 +0200, , soc interconnect stream use reset last first signal reseting signal cause trouble specific case,,
3422,eecd6a156edc3021b393b7714fa00b438c380cbc,njoy-digital <florent@enjoy-digital.fr>, 2017-10-07 08:46:38 +0200,31, merge pull request mithro bios fix couple small fix,,
3423,2c013948b12e7958cb330be37804e4065ff5baa4,im 'mithro' Ansell <mithro@mithis.com>, 2017-04-15 21:31:31 +1000, , output better error message flash_proxy,,
3424,279ec488e3608da644f3e080ca10153d3a96f5ab,im 'mithro' Ansell <mithro@mithis.com>, 2017-09-26 14:54:16 +1000, , bios print location jumping make easier understand happening bios jumping right place,,
3425,8152673d18bcc068b22356d3ff19ea3ed7f9ad10,im 'mithro' Ansell <mithro@mithis.com>, 2017-09-26 05:33:58 +1000, , common compile debugging symbol debugging symbol useful using gdb,,
3426,b1b6a741702a7ca1bf5b021f7f8504784a26aa19,im 'mithro' Ansell <mithro@mithis.com>, 2017-09-26 05:28:27 +1000, , or1k use 256bytes or1k defines 128 byte red zone stack touched exception handler also need 128 byte store register,,
3427,07a9df35863605c5f6a0beadcfc0998667c95ec7,im 'mithro' Ansell <mithro@mithis.com>, 2017-09-25 19:32:55 +1000, , bios declare dependency linked file,,
3428,d95d5617378e8de277a09be779b752d205a37f4d,njoy-digital <florent@enjoy-digital.fr>, 2017-10-04 09:47:32 +0200,30, merge pull request cr1901 icestorm add icestorm backend icestick,,
3429,e5584731190ef5b3b91e5b1bca5eb6c9d09f3be3,illiam D. Jones <thor0505@comcast.net>, 2017-10-04 01:59:53 -0400, , add icestick board tested litescope,,
3430,c3383f47ba8f11505a3cc114bb2eab16fba21d14,illiam D. Jones <thor0505@comcast.net>, 2017-10-03 22:46:40 -0400, , port icestorm backend migen,,
3431,ba1bf20f371638f13932a0cd721ae0f0d40c70cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-09-29 12:07:43 +0200, , soc core add cordic,,
3432,878380abbafa217c11c82df358e2896a07a9756e,njoy-digital <florent@enjoy-digital.fr>, 2017-09-26 12:33:57 +0200,28, merge pull request enjoy digital doc doc etherbone packet field,,
3433,e42ab27f30b18529673d002bc1698651d09620bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-09-13 13:46:55 +0200, , gen fhdl verilog revert needed icarus simulation add finish command,,
3434,2a8f6edded967beab3cb7c7f13d9c675ee14354f,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-09-06 15:36:29 +0200, , soc integration soc_core add ident_version parameter allow adding soc version identifier,,
3435,3a656c61d9b1fd01cc1f7ddaa355f6daa54faa61,im Ansell <mithro@mithis.com>, 2017-09-01 23:57:34 +1000, , doc etherbone packet field info come http www.ohwr.org attachment 1669 spec.pdf dated july 2012,,
3436,797a91270ff604f53ea45c46a549ce896aa4ca1a,njoy-digital <florent@enjoy-digital.fr>, 2017-09-01 15:54:38 +0200,27, merge pull request enjoy digital etherbone doc adding little doc field description,,
3437,c125ea64409bf348480326c1de24defbe2c000a8,im Ansell <mithro@mithis.com>, 2017-09-01 23:27:58 +1000, , adding little doc field description,,
3438,8f3dcf90ab3b89a3efb73e03c61446ec935be541,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-08-18 09:42:27 +0200, , soc software bios sdram add optional memtest debug trace,,
3439,c02de1632b9cbe269aeb76ef248f2a1869bcb7f9,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-27 18:22:01 +0200, , soc core fix vivado issue spiregister least vivado 2017.x mosi generated correctly create cs_n signal pad doe exists,,
3440,04646b24ed7d2661b077ca1e53c0fd9b3ccb407b,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-24 18:18:35 +0200, , soc interconnect stream fix make_m2s reset_less,,
3441,9509d9e361dc85ac709130788e022240ce7d2182,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-24 13:38:12 +0200, , gen genlib cdc gearbox fix possible pointer overlap removing read write clock frequency using cause differents delay releasing reset cause pointer overlap,,
3442,f25e46c428f8f74e9ae4beba5ed839c7042d94c8,njoy-digital <florent@enjoy-digital.fr>, 2017-07-20 14:41:05 +0200,26, merge pull request q3k diamond linux support add diamond toolchain support linux,,
3443,503df5e93e3fe3fc3c115e4f8933e976ed4b23bd,ergiusz Bazanski <q3k@q3k.org>, 2017-07-20 13:21:10 +0100, , add diamond toolchain support linux try replicate setup window buildsystem also remove jedecgen step seem supported necessary newer version diamond,,
3444,756554371a513b072e00c6b5d0dc5fad29b4ced8,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-19 21:18:12 +0200, , soc tool remote litex_server allow multiple instance server,,
3445,0b6d38abe98008f8747dc653f12977a95e0ec68d,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-19 14:54:19 +0200, , build xilinx programmer add multi jtag device support,,
3446,d05d170b75e31b97517a5c0dc7c8aaccc152f9a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-19 12:18:35 +0200, , soc integration cpu_interface generate constant access function set false,,
3447,20c859d45c7c18b0a41b924c80e6e867e1e2ccd5,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-17 00:25:58 +0200, , soc tool remote etherbone speed optimization,,
3448,bdea4152e3ffee02336078732144000e93ddd16b,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-06 18:32:08 +0200, , soc core uart add uartstub enable fast simulation cpu,,
3449,734ecead36100dd05bfc903827edfc5c44f04653,njoy-digital <florent@enjoy-digital.fr>, 2017-07-05 16:22:50 +0200,25, merge pull request q3k master add versa ecp5 platform,,
3450,1885e50d54453f917fcffc178260b96f3946c4a0,ergiusz Bazanski <q3k@q3k.org>, 2017-07-05 15:01:07 +0100, , add versa ecp5 platform,,
3451,0894f9e6f7a1de52cb2d6e07eb930d1fcc195444,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-04 09:01:14 +0200, , target cleanup arty nexys_video kc705 use better ddr3 timing arty nexys_video found using new bitslip delay finder tool,,
3452,fe535db5ab9b638cc412e4cdfc631a3c9b066acd,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-07-04 08:15:40 +0200, , merge migen ee0e709 change,,
3453,c6f6d7b491f0c8227e28e171eea84d72bcb744e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-30 19:41:14 +0200, , soc interconnect wishbonebridge reset_less optimization,,
3454,7fcdd94cd410c5b2cd55c5548d3d44b0f0ca28a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-30 19:40:54 +0200, , soc interconnect stream_packet reset_less optimization,,
3455,227b14c3f302f2a79abd59aea196577b3112ac2e,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-30 19:40:17 +0200, , soc interconnect stream improve reset_less support stream,,
3456,f5a971a8d8b479418faba36c82d0b318be1e6895,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 23:10:45 +0200, , soc interconnect stream use reset_less attr signal payload param,,
3457,bd876d4cd6315ff7121bde7098532eb26697df4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 22:47:13 +0200, , merge migen 9a6fdea3 change,,
3458,4d664730feec7007b79334b566c8ef1d7d4f5b8d,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 18:10:56 +0200, , soc software libbase fix get_ident,,
3459,e61d9eabc6acf093430306a557df286c84a6a12a,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 18:08:37 +0200, , board target sim add identifier,,
3460,4433e2449af06d668ff12c273c616394b9893b73,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 18:01:04 +0200, , litex build sim cleanup module,,
3461,c3710ec139bd6740fabc675bff381834bf080b64,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 17:38:09 +0200, , build sim cleanup serial2console fix terminal mode,,
3462,ebded4a1b905cfc93bcbe9e0b5a198460bbc3ad1,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 16:56:05 +0200, , readme add required package litex sim,,
3463,5ece895fd30d5503eeaf2eff1ef6ac15ce2c4f48,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 16:55:32 +0200, , litex build sim add readme,,
3464,4a0a43111933fef230be4353c482329623144c1e,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 16:28:45 +0200, , litex build sim rename function lambdasim litex_sim since integrated litex,,
3465,ab6f4de52146d9b7eaae03a9c269e17f806bd350,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 16:25:56 +0200, , litex build sim small cleanup,,
3466,1d8298af9494836ffb226bcf78ea807b0885d461,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-28 16:18:15 +0200, , litex build sim add tapcfg submodule ethernet,,
3467,8510b12e93b7fb242827907146cfd508c8f8da06,ierre-Olivier Vauboin <po@lambdaconcept>, 2017-06-28 16:10:34 +0200, , litex build sim introduce new simulator module support thanks lambdaconcept,,
3468,6631aa5385c413bc3ade43dc235a7badf2d8a3a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-23 10:50:37 +0200, , board platform arty add pmods,,
3469,1364ac3657619bccd1b2adc398d592c493da5d5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-22 17:53:19 +0200, , soc core identifier append content indicate end string,,
3470,bdc61106d1d633816b40e66e533dd2406ec2c325,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-22 17:01:13 +0200, , readme consistency project,,
3471,f720ef56310ee675107957d8e5e8682e9f2dee21,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-22 11:30:33 +0200, , soc tool simplify litex_server usage integrage udp pcie,,
3472,41a91829eb23efd7ecbe5158afcf160d08516dbb,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-22 11:29:57 +0200, , soc tool syntax fix comm_pcie import __init__.py,,
3473,c82c1d103f9f633ddc6c29887c7fbe096a60068b,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-22 10:33:08 +0200, , soc tool fix debug print comm_pcie,,
3474,684ae45dbe25962bc8bd0546cb465bf172e27c38,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-22 10:32:39 +0200, , soc tool remove csr builder comm_udp use litex_server,,
3475,4ea7026747e357d8e07e10a0c25754b9fb774f89,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-10 21:53:53 +0200, , gen fhdl special revert migen commit d98502c6 special memory homogenize read port syntax since causing regression litepcie,,
3476,c44a4b051f52fe0bde0b3e07f22b36c3efb4ffea,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-09 19:35:48 +0200, , soc interconnect stream add first signal stream avoid complicated code case,,
3477,c19c4b711b720781ab7c4eb2806d6519a1641721,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-08 14:15:27 +0200, , soc core identifier remove additionnal first character,,
3478,77732fca951f8918f6768ea5920fbd64d54d0418,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-05 15:48:00 +0200, , soc core uart add uart multiplexer,,
3479,157c2b17bcd35705b2df62a4708f6f7e52b948d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-05 15:13:21 +0200, , board platform nexys_video rename hpa hdp_en nexy_video hdmi_in port,,
3480,a36986a501978084491148a8f2b860b2e374d452,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-05 14:33:46 +0200, , gen fhdl verilog list available clock domain keyerror,,
3481,931ea5ac75a6a386bc2c94943ee5271de08eb27c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-05-31 23:47:45 +0200, , gen genlib cdc gearbox remove todo since code already good compromise latency reduced much reducing ressource usage already low would introduce unneeded complexity,,
3482,85aea62d74e0950b30bdeca8a0738cf7e380e2c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-06-01 00:39:19 +0200, , soc core add frequency meter,,
3483,ff2a9c2176c1d8ed0e3bcd24f635af7627bf12d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-05-31 12:10:06 +0200, , gen genlib cdc gearbox add margin pointer case clock perfectly aligned,,
3484,4bc6cf616568f0af0b0349de4dca7579404a19dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-05-16 21:18:32 +0200, , soc core dna xadc add missing copyright,,
3485,9350a7b5e6dd44e5612f3ebeb862fff586561b29,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-05-16 21:02:33 +0200, , soc core add dna xadc series add support others fpgas,,
3486,6a7604cbb06454813541bc308791e90e051555af,njoy-digital <florent@enjoy-digital.fr>, 2017-05-04 15:09:00 +0200,24, merge pull request mithro vivado mor1k fix vivado fix segfault or1k,,
3487,5f9ff09c08d27384dffee9402fd2ee634a35a1a5,im 'mithro' Ansell <mithro@mithis.com>, 2017-04-29 16:00:25 +1000, , vivado fix segfault or1k or1k verilog include path added mean code use generate tcl synth_design top top part xc7a50t csg325 include_dirs  cause vivado segfault following error  command synth_design top top part xc7a50t csg325 include_dirs starting synth_design attempting get license feature synthesis device xc7a50t info common 349 got license feature synthesis device xc7a50t abnormal program termination please check build netv2_base_or1k gateware detail traceback recent call last file make.py line module ,,
3488,bedd428d9d190f61ef075cfdabc62b8ec8428ba1,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-26 13:45:00 +0200, , soc integration builder remove error false integrated rom using false user know,,
3489,bb582619eb0d64187c1f470d7e656eaa5c14e92d,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-25 15:13:47 +0200, , gen genlib cdc cleanup lcm computation fix timeout bussynchronizer,,
3490,e0ce485a17e6f4265c1c2709cebde45b84a9f57d,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-25 10:57:34 +0200, , test test_gearbox continue hitting simulator bug related clock domain declared module,,
3491,0daeff86896c1951c8737caa25e870eeca8713e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-25 10:56:19 +0200, , gen sim core use reset_less clock_domains one created logic may need access reset signal,,
3492,456cce3ec667c57a94f8add4f75209ec7c669d56,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-25 10:55:13 +0200, , gen genlib cdc import gcd math fraction deprecated,,
3493,3ca0cb0ceaa5be0d8886d6f1d95fcbcedd13ba3e,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-24 21:41:46 +0200, , test add test_gearbox skeleton,,
3494,b4ebfb40315737f484554c01a68fc1c13acbbff5,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-24 19:25:58 +0200, , test test_targets check top.v generation,,
3495,4c7d4604754ca03c617f483d78dd4ff3d501ea6c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-24 19:25:24 +0200, , litex gen util misc import gcd math fraction deprecated,,
3496,35e3d93d9b6fa229ee26e64d02c151a34fdb3aa1,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-24 19:13:17 +0200, , test add basic test_targets.py,,
3497,c0800d25a69948549390a8168a939b066cca85a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-24 19:12:30 +0200, , soc integration builder.py take care rom forced false,,
3498,dc66dfcb55dccd356316f3cae0002575279a72b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-24 18:50:06 +0200, , test add test_bitslip initially litedram,,
3499,96898f1b3906b336a3e3306fc5ba93bf8b9d41b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-24 18:45:02 +0200, , add test directory misoc,,
3500,b34f74397aa097d256dd5571a1587a41a17469ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-19 11:04:37 +0200, , soc core add code_8b10b misoc,,
3501,9cfc5942801728774de441d9d2b869b02ba5b6a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-19 10:55:58 +0200, , soc core move flash core core directory,,
3502,e1319924aa95cd55869a22e122b4c2344c7d3feb,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-19 10:37:59 +0200, , soc move uart single file,,
3503,1acca39397e4afe77597d67677dcee84d05483b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-19 10:16:10 +0200, , soc core add new spi master remove obsolete one,,
3504,f73eb5fe71f61bbd5ce9501b4612caaa87d3bce2,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-19 09:55:19 +0200, , gen genlib misc add bitslip,,
3505,b708b9cfba5a4a3a34fe71d0601a0acda1a15982,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-19 09:54:28 +0200, , gen genlib cdc add gearbox,,
3506,e27bc936eff8da60548836245f6b0381f228937c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-04-03 17:36:45 +0200, , board platform add vadj change user_sw user_btn iostandard lvcmos25,,
3507,5efd6a8412595c297c87c70e088b0c934b3f0695,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-03-28 12:21:54 +0200, , soc interconnect make error payload optional packetizer,,
3508,d173d946b76c3cc138a2d4d1e7aa464d7b55ad9b,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-03-27 10:40:29 +0200, , board platform papilio_pro fix import,,
3509,b6bc040142bd108e188424bfa9c415272571429b,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-03-20 14:28:40 +0100, , board platform arty add spi pin,,
3510,ab075f3d80881bc118c438f6e2684a1525a26d2f,njoy-digital <florent@enjoy-digital.fr>, 2017-03-12 13:53:27 +0100,22, merge pull request mithro master soc_core add cpu_reset_addr constant,,
3511,4ee70198528bbd5b0a075a7537fd0774b9dd0327,im 'mithro' Ansell <mithro@mithis.com>, 2017-03-12 20:01:02 +1100, , soc_core add cpu_reset_addr constant soft reset jumping address,,
3512,c69012d713b22de8aaaedfbc16a4eb8731935ed6,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-03-08 16:50:53 +0100, , board platform kcu105 add user_sma_gpio,,
3513,3f8327bbeaea9a3d50ffcc6cb995f2c28bc229e0,njoy-digital <florent@enjoy-digital.fr>, 2017-03-05 11:13:05 +0100,21, merge pull request mithro master allow using gcc or1k,,
3514,36bb0f4f3a18f162761d8824e408965a551ae405,im 'mithro' Ansell <mithro@mithis.com>, 2016-04-19 13:29:07 +1000, , allow using gcc or1k using clang set using clang clang environment or1k continues default clang environment net,,
3515,382b3fb4ca7bae75aee3f72e244fb492b9fdc7d7,njoy-digital <florent@enjoy-digital.fr>, 2017-02-21 14:02:19 +0100,20, merge pull request cr1901 platform add mercury development board port misoc,,
3516,4dea714ec7a20d334598733ef159dab93726c3a4,illiam D. Jones <thor0505@comcast.net>, 2017-02-21 05:05:48 -0500, , add mercury development board port misoc,,
3517,187d9577ab224cdb805c55b72fb741468333fa3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-20 18:34:49 +0100, , board platform fix iostandard pin,,
3518,1cda83f11b1a975cba203971be61684e6770b281,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-20 17:37:03 +0100, , build xilinx programmer add target parameter load_bitstream select jtag programmer,,
3519,d8c7702be81ed8c8e9522ec92873956daa3c20ca,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-20 12:22:50 +0100, , board platform kcu105 add sma sfp,,
3520,9774cbd20e8acff5cfcdf1b85e0e7e998c46caef,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-20 11:07:25 +0100, , board platform kc705 add sma sfp xadc,,
3521,60f7e9c14f197c00d865803d647acd1d0f180a94,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-18 17:32:01 +0100, , build lattice diamond add jedec file generation,,
3522,384f4f428e1e2e7416387d8e38383ec9911378ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-17 11:42:55 +0100, , build xilinx vivado set_property library supported vhdl,,
3523,ac70083453dcc0247d50cb9aad52b59d70a4e6c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-16 19:16:07 +0100, , board plaforms add fmc lpc connector nexys_video,,
3524,afd0a0c7f34180b14a0dddeec8538b87553ce721,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-16 18:46:14 +0100, , board target add dram arty nexys_video,,
3525,5fde6d6d3d4462c9c4fd292239d30454d3e45ce9,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-16 11:48:22 +0100, , build lattice diamond remove use,,
3526,3711ae06158796a5ec729f002c523fac86534d28,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-10 12:32:33 +0100, , board target remove build load parameter arty nexys_video consistency others target,,
3527,c98a90520e7065c5f40a8e3a085fa1d17b90eccf,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-10 09:29:50 +0100, , board kc705 store bios flash done others litex target could use flash custom design,,
3528,a3ef0fd53de88756728b1cb940f7b3765e47ae24,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-09 15:11:29 +0100, , board platform kcu105 add ddr4 dram pinout,,
3529,892f01987102ae020137504c7f2a75f8e04f2d0c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-06 18:18:36 +0100, , board platform nexys_video fix iostandards hdmi_in,,
3530,be4fbdcaeb49a3729ccc30421b39a1c3298715eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-02 18:44:12 +0100, , board platform kcu105 add dp4 dp7 hpc connector,,
3531,4177023a200f19f97cc84a0e64d66667364d5f89,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-01 14:33:26 +0100, , build xilinx programmer remove open_hw_target parameter work ultrascale,,
3532,790020de9f2d4e2956a329b6603dd4d6d08452cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-01 12:21:56 +0100, , soc core flash spi_flash remove bitbanging comment longer supported,,
3533,7b6f06cc07785df90d9d84ab23523725fab7e6fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-01 11:58:41 +0100, , board platform kcu105 fix gbtclk0_m2c gbtclk1_m2c pin,,
3534,0b86295c6ddf575c7ac8d57bf635da8280fd2a1e,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-02-01 10:36:57 +0100, , board platform kcu105 add,,
3535,df464aeaf35eb9b94ea8fd890f6a9f85ec62df7c,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-31 09:57:36 +0100, , board platform kcu105 add user_btns user_dip_btns clk300 i2c spi_flash rotary hdmi pcie,,
3536,194cf6c9599c0f2889b74d103ea1516e5cb30253,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-31 09:28:22 +0100, , board platform kcu105 add lpc connector,,
3537,c2dd7b1235fef6142b63a1f4bc3e773a7c58bb3e,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-30 18:47:22 +0100, , board platform kcu105 add user sma clock hpc connector,,
3538,f0020a64904050a4836184f62ed3aed7d9b97bf8,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-30 17:20:55 +0100, , board platform add minimal kcu105 platform,,
3539,de336a86e537693b4116aef1204f33bc932a7806,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-30 14:10:57 +0100, , soc integration soc_core use self.mem_map rom using integrated_rom,,
3540,67645ce7dde469aa66746c1001e96187fb984583,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-26 13:27:15 +0100, , board platform arty add spiflash_4x spiflash_1x test spiflashsingle,,
3541,4b77b850cefd2c9cdf427464fb33b4066ea74652,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-26 12:31:26 +0100, , add spiflashsingle rename spiflash,,
3542,f043a4f5ab943b14ba5a5df896e98a22830317db,njoy-digital <florent@enjoy-digital.fr>, 2017-01-20 01:29:12 +0100,19, merge pull request mithro master adding path vivado,,
3543,2444c090ab594bc26008ae31a5b5f5d8a323161f,im 'mithro' Ansell <mithro@mithis.com>, 2017-01-20 10:08:16 +1100, , adding path vivado,,
3544,6d0096a18eaa9385141475444620410cc8cde217,njoy-digital <florent@enjoy-digital.fr>, 2017-01-17 04:41:05 +0100,14, merge pull request mithro spiflash2 spi_flash fix bitbang spi_width,,
3545,455cb3ebe35a1e291eef25e2026372b205cf3550,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-17 04:36:15 +0100, , soc software main fix double serialboot merge issue,,
3546,cf9c308db562d24c04dae5a17ca679401c8c30e9,njoy-digital <florent@enjoy-digital.fr>, 2017-01-14 09:45:43 +0100,17, merge pull request mithro master fixing missing csr_constant config support,,
3547,bd0eb48357078927f2b2fb7a7363f6cf4f25b925,im 'mithro' Ansell <mithro@mithis.com>, 2017-01-14 19:05:55 +1100, , fixing missing csr_constant config support missed part misoc merge,,
3548,00fdb9f0614adf3d2352da96c32a2419a636c5c2,njoy-digital <florent@enjoy-digital.fr>, 2017-01-13 14:57:56 +0100,16, merge pull request mithro master fixing accidental revert merge commit,,
3549,9c0e978556a568631975d6f417aad1cdb8b17dfc,im 'mithro' Ansell <mithro@mithis.com>, 2017-01-14 00:12:02 +1100, , fixing accidental revert merge commit,,
3550,ff31959aea1e3815d95798996c3999f122314ae6,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-13 01:33:48 +0100, , merge misoc 54e1ef82 migen e93d0601 change,,
3551,2507eff890e8d4ebbdb0e88c9b0f85923054b175,njoy-digital <florent@enjoy-digital.fr>, 2017-01-12 04:24:28 +0100,15, merge pull request joeladdison master add strcasecmp function lib,,
3552,f0202db90f3cf66f2c9c7934fd27083916a41bc7,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-12 04:15:33 +0100, , gen genlib cdc add graydecoder misoc,,
3553,31dbd35c2ea602475ec0fcb6d5151779dec0a475,oel Addison <joel@addison.net.au>, 2017-01-12 14:00:05 +1100, , add strcasecmp function lib,,
3554,ab5b9389b757367bd7fd08c47ef0fad5ed3f50bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-11 01:56:10 +0100, , soc tool litex_term.py fix reader case,,
3555,30f7dd69bdd6bb61f05492490abad8e2306ae88b,lorent Kermarrec <florent@enjoy-digital.fr>, 2017-01-10 02:12:30 +0100, , soc interconnect stream add busy signal pipelinedactor,,
3556,e39c470bbc627212f394f528a0b1943b83cc7809,ebastien Bourdeauducq <sb@m-labs.hk>, 2016-12-21 10:57:29 +0100, , spi_flash fix bitbang spi_width,,
3557,5eef1053283a9e1680d0ef2464831178089669b1,njoy-digital <florent@enjoy-digital.fr>, 2016-12-23 11:38:49 +0100,13, merge pull request mithro master raise attributeerror,,
3558,b81839bf1af0901522cc6a706e54a04b1b3c7235,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-23 11:14:18 +0100, , raise attributeerror make hasattr work correctly,,
3559,688c66dda19a109f9bb84d997a259707bb96b1cf,njoy-digital <florent@enjoy-digital.fr>, 2016-12-19 14:41:39 +0100,12, merge pull request mithro makefile fix fix makefile dependency inclusion software,,
3560,284c94f1d38f174f92812168fb09c20cd9846640,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-19 14:29:13 +0100, , fix makefile dependency inclusion software,,
3561,ffc342f49c994ef8f9cc9d9c0e38657f7b021454,njoy-digital <florent@enjoy-digital.fr>, 2016-12-17 14:43:34 +0100,11, merge pull request mithro file dont change require rebuild actual change,,
3562,58b1eff819336387ff1c895826aff4f97795a283,njoy-digital <florent@enjoy-digital.fr>, 2016-12-17 14:43:10 +0100,10, merge pull request mithro etherbone patch make easier work etherbone,,
3563,1f6dc446d298979ac156c3261f95c8aec6d8c200,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-16 15:59:26 +0100, , allow csrelement object autocompleted,,
3564,722edfe9e86098ffb87a3809d60e3e702a4cc97e,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-16 15:41:15 +0100, , provide csr_data_width via constant,,
3565,8bccd2d988ba0f70bb6f50408f59cc777060d750,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-16 18:02:28 +0100, , bios include dependency rebuild info,,
3566,46bbec549409b5af087789290d26fe44c60e82e2,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-15 19:56:58 +0100, , main.o phony target,,
3567,4522157ddd7ddf04978dda52a580f1faabb2cb71,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-15 19:51:36 +0100, , use write_to_file helper,,
3568,8179a9ea2e1a0233c5b9f9caca68a5463f68eb61,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-15 19:14:12 +0100, , modify file content changed,,
3569,9d716def9d23954262c7c87a77ddfb64f47d35c5,im 'mithro' Ansell <mithro@mithis.com>, 2016-12-15 16:33:08 +0100, , make csv directory exist,,
3570,8b5166f294b79ca2867ef33625abd55e50ce76b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-12-02 17:24:13 +0100, , litex board add machxo3 starter kit platform,,
3571,873e50430e873630fca26fbc59fd20cb0ae1d590,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-12-02 17:23:40 +0100, , litex build move xcf_template platform xcf specific platform,,
3572,daa94738097b93ba51776892351a48351b625575,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-11-30 15:45:06 +0100, , soc software bios main revision command becomes ident,,
3573,0f57451f30a83129e061ac91fbed455c00513feb,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-11-30 15:44:30 +0100, , soc software bios remove dataflow,,
3574,460185fa8ec0fd3cd4ae63d1fe1d17341d4e827a,hitequark <whitequark@whitequark.org>, 2016-11-10 20:15:56 +0100, , litex_term nicer progress bar,,
3575,4f3ce6db2b1d2a5b4a15560b713fee34e56e9bf9,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-11-30 15:28:38 +0100, , build xilinx vivado fix setting source linux,,
3576,7bb2be41e8242111de89a2e565aebf1339987529,njoy-digital <florent@enjoy-digital.fr>, 2016-10-30 09:43:43 +0100,9, merge pull request mithro vprintf fix libbase adding missing vprintf function,,
3577,29112c67e9cb50157310c3f6978ba0ec1fd4cfa2,njoy-digital <florent@enjoy-digital.fr>, 2016-10-30 09:43:27 +0100,7, merge pull request mithro master soc software makefile fix makefile depend generation,,
3578,548fd33d20c89c245f9853876b8e64f00cf18c71,im 'mithro' Ansell <mithro@mithis.com>, 2016-10-30 16:14:59 +1100, , libbase adding missing vprintf function fix  int vprintf const char format va_list function vprintf vfprintf vsprintf vsnprintf equivalent function printf fprintf sprintf snprintf respectively except called va_list instead variable number argument ,,
3579,35ba9cf735376b74d949032cdb2c726b216c25d8,im 'mithro' Ansell <mithro@mithis.com>, 2016-10-27 23:54:42 +1100, , soc software makefile fix makefile depend generation previously flag actually set file never actually generated,,
3580,7a9cf57cfe5555c3bb2f54d2907465d7b0537c1e,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-10-14 17:49:04 +0200, , board target sim fix,,
3581,677243bd8c132113bdb59e4c7531134c5a469ee8,obert Jordens <jordens@gmail.com>, 2016-10-14 09:43:09 +0200, , elasticbuffer infer reset,,
3582,4362e5c528fecc2ff49cd7fda4384e36696bbcc0,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-10-13 17:04:39 +0200, , gen genlib cdc add elasticbuffer,,
3583,b74132f56342bd2d456c8a1804ad766db0af93ca,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-09-01 16:27:49 +0200, , board platform add papilio_pro,,
3584,99f2e31b2e673f8a5a977e5a62ebb4ae1c9f19c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-07-18 17:04:58 +0200, , soc tool remote allow direct use comm_udp fix,,
3585,d59757eb4a879314b0980f45e6e0a0aa4adf7adb,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-06-29 23:32:43 +0200, , build xilinx ise remove debug print,,
3586,8efd57f766e7a9475d735973ef6a2e9c8a51d0e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-06-29 23:29:45 +0200, , setup.py remove litex_client console_scripts need import remoteclient test script,,
3587,9499147bd44d26086d4a831bbf77a03ca9aa6c4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-06-29 23:22:57 +0200, , build xilinx ise fix top name,,
3588,3bb2bc35e2c0f82e3b3af260ce7b437c5bfba7f7,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-06-20 16:00:19 +0200, , board target sim desactivate refresh simulation,,
3589,f193873bb8cfdc52e073c5a64568d1beaf8487f3,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-30 16:16:05 +0200, , soc tool remove comm_uart limit write burst 32bits word,,
3590,6a35337a095eb023190f99cf82510b43634102c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-28 10:25:48 +0200, , gen sim vcd allow continous update vcd file dynamic signal continous update vcd header need writen beginning simulation new signal created rewrite header content,,
3591,fa7ac6c9a2ac61841e19002212ee4b5a7ab20e6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-23 10:20:05 +0200, , build sim dut_tb add bottom line surface show frame count,,
3592,65f74959b3ca817616d7b77cc4995b190e12fbc8,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-18 15:47:10 +0200, , gen sim core add display support,,
3593,6fe3e1237d821066d3c1e4dc0341a94d80da9164,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-18 12:41:29 +0200, , gen fhdl structure fix display,,
3594,36fd466324bb9e1d9ba580b84c0c91d5288d5cac,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-12 15:39:51 +0200, , build sim dut_tb rename need wait,,
3595,e890a566a9f52cf746b3feb52861092fa0e012ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-04 20:17:02 +0200, , buid sim add vga framebuffer sdl,,
3596,55c9c653e0a50b0dff0ff18095173829b9fa3a4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-04 00:59:02 +0200, , adapt litedram change,,
3597,7a7b9420e62ea639a5e3647478828839c96bacaf,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-03 19:44:33 +0200, , soc integration soc_dram sync litedram,,
3598,dca8b3c92e09910fdcebbd83749f40d77a37b3f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-05-01 10:26:21 +0200, , board target sim update litedram,,
3599,69f003531531900f78e0c19dd9d933d0903ed38f,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 23:03:43 +0200, , gen fhdl add display debug simulation,,
3600,e79b2e3fefd9cf6ed5d3e671fbb50c989266afa4,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 19:05:23 +0200, , board target sdram module,,
3601,3d71ba6e66378ae2246e84527e0f3dca4d7fc449,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 17:51:16 +0200, , target remove parameter minicon removed,,
3602,8c7332e75e01318eb3ffa94af12198fb12c41a13,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 17:40:55 +0200, , soc integration soc_sdram use new litedram name,,
3603,dc52d33fbaa266a975bab986577f5c8ccc157ca4,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 16:24:24 +0200, , soc_sdram remove minicon support make lasmicon configurable reduce ressource usage,,
3604,44d766c09f93f52a9d8e62476e21f0ab31358cf8,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 15:55:10 +0200, , software sdram cleanup artix7 init,,
3605,5fb0fe925eaf0d34cbe99f5319c77c9ea86f002b,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 14:39:14 +0200, , setup.py fix version 0.1,,
3606,66362b128019fb2703a9a3af1a8d58b6d7f6639b,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-29 07:21:42 +0200, , move sdram code litedram http github.com enjoy digital litedram,,
3607,42767286ca011521ae11ae85bb421d0e56c2f712,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-26 17:13:41 +0200, , gen fhdl verilog add,,
3608,80d673e5020c48b55b0be6dc70dd2325cc99f3ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-27 12:34:18 +0200, , soc integration soc_sdram always generate l2_size constant,,
3609,4e451a78d69c26f6b4024700f1a09fd3d4d4bd05,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-27 12:33:44 +0200, , soc software bios sdram add sdrlevel_artix7 bitslip delay found manually,,
3610,ab8569916b7285e4f3e1b35f325900e60bd085fd,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-26 23:29:35 +0200, , board platform arty use 1.5v 16bits instead 8bits,,
3611,e6681bbb9c647157905585b7889b4339f5545634,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-25 19:14:20 +0200, , soc interconnect wishbone add flipflop removed,,
3612,b6d8999471a68100e4af9385f34c9b4f6e6312a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-25 16:56:23 +0200, , platform arty add missing address pin going work,,
3613,f6e1c45d57a45cf478645ca23d1d2f33128d1edf,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-21 19:05:01 +0200, , gen genlib record fix connect,,
3614,e80cfedd7fb8a004b0661212f9223000c24bc0c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-21 12:16:26 +0200, , gen genlib record fix connect,,
3615,9ae16c2f40b96ed58ea0e48447805eabd436942b,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-21 11:13:29 +0200, , board platform nexys_video use tdms_33 hdmi,,
3616,3d98be0997f07a8f11cfa234d785d79adea02d92,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-21 09:39:21 +0200, , use new record.connect omit parameter replace leave_out,,
3617,c330e7be4927ae1b6c96b0d9d3e59596654160a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-21 08:08:47 +0200, , gen genlib record rename leave_out omit add keep parameter record.connect,,
3618,ee378b2557a48014e702a0da865c4bb0bde7b4f3,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-19 18:41:16 +0200, , board plaforms nexys_video fix hdmi_out pinout,,
3619,849434c1bd8cdeed8c163385dff99186a7f45ad8,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-19 09:19:37 +0200, , soc software bios show cpu first banner line,,
3620,76bb0ef4564a468e0769f119b71ada70735b7517,njoy-digital <florent@enjoy-digital.fr>, 2016-04-19 09:07:23 +0200,2, merge pull request mithro master fix,,
3621,1b9ab2f1fc69f92d2b7d434bd90712e556e2272b,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-19 08:06:56 +0200, , soc integration cpu_interface fix clang detection,,
3622,d9b598368ff594404fc4e4b033358d792895bc07,im 'mithro' Ansell <mithro@mithis.com>, 2016-04-19 15:57:56 +1000, , make verilator build output error message,,
3623,8998ae5c929a2e1793acec59c26399916322b35f,im 'mithro' Ansell <mithro@mithis.com>, 2016-04-19 15:13:42 +1000, , bios print cpu architecture boot,,
3624,e0e56e3655a0c39b94403739a6f716c11bb7e99d,njoy-digital <florent@enjoy-digital.fr>, 2016-04-19 07:49:24 +0200,1, merge pull request mithro master bunch small fix,,
3625,514496d74456d6f8f5a3a95d034b1e5b693336b8,im 'mithro' Ansell <mithro@mithis.com>, 2016-04-19 14:55:01 +1000, , libcompiler_rt fixing makefile cpu endianness,,
3626,5ba03160edb62b0e46ebbe9f9afd9aad45bfb66c,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-19 06:49:23 +0200, , soc core fix spi,,
3627,7b7f1dd68c452b435edae2d10845827f2ba404b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-19 06:05:22 +0200, , merge branch master http github.com enjoy digital litex,,
3628,e7f3c585b71e3829f64e2478e0cf9ed7c2e9219f,im 'mithro' Ansell <mithro@mithis.com>, 2016-04-19 13:29:07 +1000, , allow using gcc or1k using clang set using clang clang environment or1k continues default clang environment net,,
3629,2f834d0aa2bb677eccf5b90e98f4a9eb54e37d2f,im 'mithro' Ansell <mithro@mithis.com>, 2016-04-14 17:00:59 +1000, , bios use single character boot mode function key never really worked properly also add command rom flash etc,,
3630,429f533bd0c88d682bd19423ad9071dc03a2728d,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-18 18:22:53 +0200, , soc core sdram setting simplify module fix timing margin computation,,
3631,41f6408d56ca3fa341d35c1f8816fac7c40ebd66,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-15 08:09:42 +0200, , merge branch master http github.com enjoy digital litex,,
3632,7b3699839ece05913b474c80179ebdd630e3404b,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-14 21:48:52 +0200, , build xilinx ise use tim fix,,
3633,3d222d9e6306c80e1d0c5ea7c1de09047d7da661,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-13 18:28:52 +0200, , soc interconnect dma_lasmi change endpoint name,,
3634,fcd8d792a100f01b9d67061916376fe2b5b59c56,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-13 01:19:21 +0200, , merge branch master http github.com enjoy digital litex,,
3635,6e0045e6becdff26c4267f329932a5bb7a2792c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-12 20:16:47 +0200, , soc integration soc_sdram allow passing controller setting register_sdram,,
3636,40eb779e67f77921b0f36314833258659b7ac384,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-10 17:21:54 +0200, , software include base fix system.h or1k,,
3637,238d69f186d0d5fffb8bb13740cf145d3f9526e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-10 17:21:17 +0200, , software common use std gnu99 gcc,,
3638,b2eaf412c10ea33727bfb48f4833b375f519ffdd,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-07 12:10:32 +0200, , soc interconnect stream pipelinedactor add latency attribute,,
3639,9fa9bdcf6850ddc0c3bd39fae593ed3f33207111,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-07 08:56:53 +0200, , build sim adapt verilator simulation new stream signal,,
3640,8ced064160170b9de6335d79eb9119fad70bb402,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-07 08:26:21 +0200, , soc software libcompiler_rt fix mulsi3 compilation,,
3641,80d78698e3e8e52c4d9af4e7ec6e576dbc511ba0,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-03 22:54:06 +0200, , soc software libnet microudp fix debug flag,,
3642,454d5d13e24d049a0e8a006aa26cefec52a04501,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-04 08:36:23 +0200, , soc software fix libcompiler_rt mulsi3.c compile,,
3643,17f6cb1f1740c39039a602e8a95798c50db4c2f6,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-04-01 00:09:17 +0200, , initial risc support picorv32 still software manage irq cache flush,,
3644,7e62cdf6011fd47849a0a4b89ce0d17551b653be,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-30 15:26:44 +0200, , soc software bios update default address local 192.168.1.50 remote 192.168.1.100,,
3645,1d4f44e7db7b728c3aec2f1d0aa8f2f5b558f17a,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-30 23:39:26 +0200, , soc interconnect stream_sim add genericity packetstreamer packetlogger use core,,
3646,b8d89535fd72d9c10a15ae7a423a0c63a79bc326,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-29 14:59:30 +0200, , soc core sdram phy fix,,
3647,7cd83c420f5dce5bf8868986ab520f03c4d19ae8,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-28 23:05:16 +0200, , readme update,,
3648,f512971d9e84ea56b39a87bf0621e5a347048c21,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-25 13:08:39 +0100, , gen sim hack update vcd output file simulation allow visualizing progress directly vcd file even simulation fails stop,,
3649,0ef1d44c4481bc559c4edcb147b829974d8eb6f3,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-23 09:46:54 +0100, , gen sim fhdl remove limitation simulation find way eliminate replaced memory port special use workaround remove remaining _memports simulating possible proper way would remove replaced port special another solution remove port longer associated memory,,
3650,9517b9b87052005f5b7133ff741541e58528d030,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-23 01:04:33 +0100, , soc interconnect stream_sim use passive generator cleanup,,
3651,5e16516706fa6a9717be0ec39705c9ebd936440a,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-21 23:52:52 +0100, , gen add missing sim file,,
3652,dd2397b57c15d83f7480ecac680005646fb2c781,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-21 20:07:03 +0100, , gen remove vpi longer used,,
3653,cf29ee0b91c5e6afb15b29165e12eaf10d6ab66e,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-21 19:56:43 +0100, , soc interconnect stream_sim adapt new simulator,,
3654,703b30e0786f827bde827b2c0e0ea9d04c8da0a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-21 18:06:51 +0100,34, gen build merge migen reintegrate migen simulator fhdl visit determinism structure case makedefault fix corner case fhdl tool apply lowerer special deterministic order fhdl verilog fix variable name conflict fhdl verilog simpler name close fhdl namer deterministic naming signal name_override use http url labs.hk pipistrello make pmod extension header vivado find clock net get_nets get_ports build support platform independent false path designation sim add signal vcd build xilinx fix error message xilinx toolchain directory exists doe contain ise version directory close kc705 make xadc extension header kc705 add xadc gpios merge branch master github.com lab migen conda fix conda build 1.19 platform kc705 enable die termination user_sma_clock readme update revert conda use buildnumber environment reverts commit conda use buildnumber environment typo exception helpful string readme remove outdated build badge sim run memorytoarray lowering special fhdl simplify memorytoarray remove spurious memory port special sim make unlowered special error sim lower special close sim support evaluating replicate revert readme.md rst prevent backslashes window path escaped openocd tcl implementation revert conda run test part package build revert setuptools include example migen.examples revert test also look example ... dist package migen example conda use source current checkout travis disable superseded buildbot test also look example ... dist package migen example setuptools include example migen.examples conda run test part package build build return current working directory building sim vcd support signal appearing fhdl sim deterministic clock iteration sim add support passive generator fhdl structure fix last test _value.__bool__ instead,,
3655,71a719be44639e43b26c9225479ed739795c642c,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-16 20:06:05 +0100, , soc interconnect stream use valid ready last signal instead stb ack eop similar axi,,
3656,90326657507777b2aa0b49d6b9e3b686262c7799,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-16 19:34:50 +0100, , soc interconnect wishbonebridge fix import,,
3657,d7112efdba4609c3fe56687f68af55461eaa5930,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-16 19:33:29 +0100, , soc interconnect stream_packet remove buffer use simple fifo,,
3658,39aacf2df472f6bca0096bdef382addc547eff86,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-16 19:33:00 +0100, , soc interconnect stream remove busy signal refactoring,,
3659,e0e2427795f1757feb1a9de1874acad13257bfc0,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-16 17:44:33 +0100, , soc replace sink source stream.endpoint,,
3660,c860581b8609a017b57f734086c4fbe22e86ee12,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-16 17:00:58 +0100, , soc interconnect stream use new converter strideconverter,,
3661,8c272c1f6f2bd8cc42751d4103665138207a57da,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-16 16:21:32 +0100, , soc interconnect stream fix missing param,,
3662,cb4737338358d7177f655cebef02c3a05956d2be,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-15 22:58:48 +0100, , soc interconnect stream remove packetized parameter use sop,,
3663,44a5b95281252c167e8c0ef2a189d988c0cf696e,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-15 15:52:57 +0100, , soc interconnect stream set packetized true default going remove parameter,,
3664,a016ededa03fd2091191bdb073f7772217bdf800,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-03-04 20:56:05 +0100, , soc integration builder remove use symlinks simply use make dst_dir src_dir makefile thanks robert,,
3665,042c36ee1be844be1a77fc882dffba60a6095520,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-19 17:44:25 +0100, , soc tool litex_term continue cleanup,,
3666,2fa848c15fde4918198010fa0c801d58f3141c75,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-19 14:35:18 +0100, , soc tool litex_term continue cleanup,,
3667,247ecc5d8a989d48f229c6680e6b097a45b35a2f,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-19 13:04:47 +0100, , soc tool litex_term continue cleanup,,
3668,ed2e623994da69a94773f27ceea16baebc59be4a,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-19 00:20:10 +0100, , soc tool litex_term remove write_exact use byte,,
3669,4bdefbdfba7ad7acd87c7a303bd71fbf21b793c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-19 00:02:38 +0100, , soc tool litex_term remove character function,,
3670,5b8566d20ff3144015b4904ae4e2ad20dd5db53d,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-18 23:55:41 +0100, , soc tool litex_term replace get_file_data f.read,,
3671,68c2d3b7a0022247d4091d8854ce2733d69918dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-18 12:55:18 +0100, , soc tool remove fix import,,
3672,fd2997bf4a1fd199b87f7d23dc3a98360e038bd2,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-18 00:25:55 +0100, , build xilinx cleanup vivado ise,,
3673,8ee387408850e08a2ddc8b81dbe238532400fa31,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-10 10:23:42 +0100, , soc integration soc_core instanciate wishbone csr interrupt least wishbone master,,
3674,34b45e36184340e67f419eaa00c61d68c64de1fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-11 22:54:26 +0100, , gen build use verilog 2001 style synthesis attribute vivado need rework,,
3675,2218ece98a5344a024a3b7d42fcd040e3775903a,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-02-01 00:08:27 +0100, , soc interconnect stream fix merge issue missing params connect,,
3676,6c7181113842aaa5cbf0d241b36a84daed030d23,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-16 21:26:33 +0100, , soc tool litex_term also rename inside file,,
3677,601c91a3e2b74512e93cef6bbe9023500b2a42d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-16 21:22:21 +0100, , soc tool rename litex_term litex_server litex_client,,
3678,162900144ac99e780d4151ecafe26987f367e81f,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-16 21:12:19 +0100, , soc tool remove_server cleanup,,
3679,b856b54720bb6749b5d3f895b65be2ecc8f5d965,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-16 21:05:03 +0100, , soc tool flterm get rid import fix echo linux,,
3680,002508a69ad1b7641a031aae5679c0b67e2bba30,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-14 17:15:39 +0100, , soc integration return vns soc builder,,
3681,2c32791a2852705cb699388123d2ac377ce1b82d,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-14 16:53:04 +0100, , soc software bios main add capability configure,,
3682,492f276247adcb2b0c2a893e9b82db9de9fbb680,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-14 16:46:42 +0100, , soc software bios main give priority romboot serialboot netboot,,
3683,9913da5ac91fec0b2e5b2f53094508c46bb89009,lorent Kermarrec <florent@enjoy-digital.fr>, 2016-01-01 18:37:20 +0100, , board target change mode add,,
3684,7b879b36c6d8ec16424e3c918657b3a5c2042288,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-27 22:33:08 +0100, , soc tool remove server avoid closing server client close connection,,
3685,0498a318182198bb2908dd183f32984dd8fdf684,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-27 12:01:29 +0100, , cleanup remove sink source connect specialization remove use record.connect use sink source buffer,,
3686,219fbef26c2d045ccc963e7756603242e3bf614c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-27 11:26:58 +0100, , soc tool remove client set socket timeout,,
3687,6ea65f957c94cbba2ccab176ae317e3b81643bd6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-19 21:49:45 +0100, , soc interconnect stream expose endpoint,,
3688,6a4e3bb5c06ff82be33116c25a48f68f69eed19d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-09 11:40:27 +0100, , build xilinx vivado use build_name top synth_design,,
3689,319153388977463d0b1922f3534df0f90b8904c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-07 12:03:36 +0100, , soc software libnet add debug defines microudp,,
3690,4fed1cc7a7872713f51b5cb4ebb06deb779ee3ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-03 15:16:22 +0100, , soc integration builder move csr_csv generation outside generate include mostly use csr_csv design without cpu,,
3691,90f03133ef386246b46c9c5be0f5cae106cfca55,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-02 15:35:55 +0100, , build sim verilator add toolchain_path parameter,,
3692,e8262ed44792eb46fb1164e62446f289a9613159,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-02 14:18:09 +0100, , build pas build_name get_verilog name top module top level file,,
3693,b7a1888a36d4b6457268cb6d5a4cb4edb8859b86,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-02 12:37:53 +0100, , gen fhdl verilog add regular comb parameter allow implementation simulation code icarus remove using new migen simulator,,
3694,646d3b19b4c092986d58a3016c7a5df2af278455,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-01 11:50:05 +0100, , board nexys_video use ethernet constraint similar kc705,,
3695,ca6b9aa6e3b14929fe84ea9adbe59b45947b63d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-01 10:20:16 +0100, , board target add default rom ram configuration arty,,
3696,e5d35ccb6db12a554a151dc36c7ba070d70a3cf6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-12-01 10:19:30 +0100, , board target add nexys_video,,
3697,4bfd1fdce6774e1e6fc53e4e4b6cb1aa1cc26bfd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-30 22:27:40 +0100, , board plaforms fix iostandard eth_rst_n,,
3698,b6a6b5d540f209961cd13f518c9352829d758bb9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-30 21:16:21 +0100, , board platform add cpu_reset nexys_video fix around ddr3,,
3699,5694dca0fc26bc6ff3b271f1ec919787e3221579,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-30 20:46:57 +0100, , board platform add hdmi_in hdmi_out ethernet dram nexys_video,,
3700,7e1df951ba0fce50cc725ade10dc05130fdd3ab7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-30 20:25:00 +0100, , board platform add nexys_video basic,,
3701,a716c562f07611c4a0eb9ff7afd3b29f17d70bf5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-30 18:15:48 +0100, , gen build use name_override defined platform file avoid random naming,,
3702,53c86e34f4f8c3c45d2dccd5e8eb7fa953de8cdd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-30 13:33:39 +0100, , build ensure return working directory building,,
3703,f6aeb6e41a9f6737aa2980ddc96d7b10c9cf29e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-28 18:31:47 +0100, , soc interconnect stream improve pipeline allow passing endpoint,,
3704,d85d2b7b9bad25eae8f26195ee123b6c2b61bd61,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-27 19:36:23 +0100, , soc interconnect stream_packet add check field width signal width,,
3705,c0539fff3e4ffd34b4b17409c9d0c26ea9e95bb7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-26 18:27:25 +0100, , board add new digilent arty,,
3706,c24727ab4ce676f695f67275eb24784fafed948a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-26 17:27:55 +0100, , soc integration allow using builder soc.cpu_type none,,
3707,7298fff1e6b3e525c6dd8654303dd3ffcea63c20,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-24 20:30:53 +0100, , soc interconnect stream_packet fix counter removing,,
3708,8ebffc563a9522899b6b2c3da41f2b8d68754763,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-23 19:13:37 +0100, , soc tool remote csr_builder manage memory region fix csrregister,,
3709,254504e73f16f90bef19978e4cbf643da2575865,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-23 19:12:58 +0100, , soc integration builder export constant memory_regions csr_csv,,
3710,f6a2d5847a910a678f54d921f11d57fdb9c5cee9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-23 18:39:28 +0100, , soc tool remote client make csr_csv parameter optional default value none,,
3711,6f4dd14ffa79acadf65875ae4a9c23ef6be9ffaf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-23 11:08:04 +0100, , soc software boot add ifndef localip remoteip allow definition soc add_constant,,
3712,cb22a207f1948105f7fcc9b4d6ff93d4f2bbda5f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-19 14:57:09 +0100, , build add support int parameter pin useful core generation,,
3713,8056653004916b4cea4a7f22b9d814a45d0ee2fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-17 15:43:10 +0100, , soc tool remote server add debug parameter,,
3714,68707076208e8ac2ed44d580959ba36b9bc25d01,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-17 15:31:23 +0100, , soc tool remoter server fix exit,,
3715,8ff31557c6f3954f51ea7a3bd3d967ccffe577a0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-17 15:18:46 +0100, , soc tool remoter server add printfs,,
3716,1a924895559306fabea5a11548da49e7f2b387a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-17 11:38:19 +0100, , soc tool remote add comm_pcie comm_udp tested,,
3717,d6fdd769301985b155c5b31e34169fe937b502c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-17 11:11:50 +0100, , soc tool remote small cleanup remove csr_data_width server side,,
3718,71483b89356116b7fea56188bed41e1fe3acac15,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-16 17:46:36 +0100, , soc tool initialize wishbone remote control uart,,
3719,1cde84dccffa497d8f53618fdca97d5e38eadde7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-16 17:07:22 +0100, , soc core uart remove software written move soc tool,,
3720,1f80bb9561bd158e56af06372fd981324c6f328a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-16 16:53:23 +0100, , soc interconnect stream_packet remove counter,,
3721,ec35290c45bb0905b1236aa34c230e4d5f657e3f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-16 16:48:37 +0100, , soc interconnect wishbonebridge remove counter,,
3722,6fd0b73817a455d2c648e8bf4dc2908cd422c21e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-16 16:25:09 +0100, , build remove edif support,,
3723,e407a1cddaf424ba902fb97bda8962fe93a421e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-16 16:18:09 +0100, , gen fhdl verilog remove asic_syntax expose dummy_signal blocking_assign,,
3724,2f52d364affc6f5483ff8c3e635f0469abe7525a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-16 16:11:31 +0100, , soc interconnect stream syncfifo expose fifo level,,
3725,7ed2576ce1e09709f75118b5a763bc21c611f6ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 22:04:33 +0100, , soc integration cpu_interface add base constant memory output csv file,,
3726,af909b43d540eae851462bc6a3d9e5bab26c1c2c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 21:00:42 +0100, , soc core uart add software,,
3727,3a2e6117f4c5712578834625ca4550df4bce60c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 11:55:21 +0100, , soc interconnect stream add cast others small fix,,
3728,041483dbe1a7a79c4af97e35d19d61f33d4c4ba0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 03:36:46 +0100, , soc integration builder copy makefiles using symlinks,,
3729,a2aa5726bfb0b7a1fe98459c2ebd49633ca3a90f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 03:22:43 +0100, , soc core remove liteeth_mini use liteeth,,
3730,16ba646b1b3e7c95ec8ae4ff8dabb4c203f28adc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 03:15:10 +0100, , add todos,,
3731,cf4c7da2e72f0ef0d91e8ec5b7086cb10921de12,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 02:44:12 +0100, , fix soc integration soc_core.py,,
3732,032f5a962034fb6c1c1b30e7292263fad49e995f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 00:43:49 +0100, , soc interconnect add stream_sim,,
3733,ba959c832d09a22272c96d68df9078a19258e495,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-14 00:42:58 +0100, , soc interconnect rename packet stream_packet,,
3734,1158b98fddadebdfc3eb3303940a03fa395bf854,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-13 23:40:27 +0100, , doc update logo,,
3735,fc3ffe87acf6ec97784b48ac1b7a61e3b31451ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-13 14:50:50 +0100, , use fork migen able simulate design,,
3736,ae3d54499aac40a08bfa7b2511733d3003391b42,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 20:06:59 +0100, , litex gen reintegrate migen modification able simulate vpi missing feature new simulator implemented,,
3737,7d6cee6751a4349cebe2bda6053417b25b5e59bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 18:54:15 +0100, , soc interconnect stream add,,
3738,83427c87cd7ba79b978f241f6434e94b9bc41206,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 01:41:23 +0100, , soc interconnect stream add pipeline,,
3739,81c6facca29c60ac3219e6c948a6a4b183d9a1cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 01:12:15 +0100, , soc interconnect stream reintroduce params,,
3740,f6b30fcae2d3ffebd8c044c5620e517c09e5b74d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 00:54:40 +0100, , soc interconnect add packet,,
3741,525da89c7d1a95229424b4bfa549f1b6b9143de2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 00:52:36 +0100, , soc interconnect add wishbonebridge uart bridge,,
3742,89b189ce4aa8c17581ad755e740feff89c577574,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 00:51:32 +0100, , soc interconnect stream reintroduce pipelinedactor buffer,,
3743,194e6137ae562e775d3b6c1d44c3c0fdf48d21e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-12 00:50:23 +0100, , soc integration soc_core add support socs without cpu,,
3744,57c0f856561e0a6818904150e8a71fd8ec1b062d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 17:38:12 +0100, , readme update,,
3745,c076c2cbd63dc4dfd6a356a09a5e792a2a8e4e7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 17:37:53 +0100, , board target remove papilio_pro pipistrello,,
3746,352cb9168845e86665f2d4e30ced2c5049cfa682,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 16:55:18 +0100, , soc integration builder add use_symlinks parameter desactivate symlinks default window machine console need run administrator create symlinks bit painful,,
3747,1cec0f80869507a92ee1e637d8eccc1741a114ac,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 14:23:39 +0100, , board target sim add ethernet support,,
3748,1f6983da2ce9ef45c7788f0829b110f6695b67bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 14:22:27 +0100, , soc core liteeth_mini add phy model verilator simulation,,
3749,481163b233b561bec74de51086ab696e9c7bb1cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 13:56:17 +0100, , soc core reintroduce liteeth_mini switch liteeth,,
3750,d0ec57add6b41442bd46c6fec486ca5aca125a36,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 13:36:29 +0100, , doc add logo,,
3751,714a3d88e236c8cf20402979a6aa45d5188fd5c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 13:15:54 +0100, , add license update copyright add migen install instruction,,
3752,bda196fbc8417b84e9668fb4ff6a46853ba07d4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 13:10:03 +0100, , soc software bios sdram split memtest allow external define memtest size,,
3753,619cd8e69548c0c0f4989d27b05196fe711d1742,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-11 12:10:55 +0100, , avoid forking migen add custom module litex gen use upstream migen common module,,
3754,3f43a493820a30459671b023df3d2ce0e79b303e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-10 16:43:38 +0100, , soc merge misoc change software bios remove dataflow core identifier replace user defined string interconnect csrbankarray support read mapping target added numato mimas target libunwind change merged upstream wishbone update todo replace counter converter fix csrbankarray flterm properly exit,,
3755,3297210e48f25b482b63962e40cc9130c912ac80,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-10 12:55:51 +0100, , board target sim get sdram working simulation sdram model,,
3756,4afe4a07e4d3732c2f695cfce9e4a385fc1653d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-10 12:22:08 +0100, , soc software remove memtest written,,
3757,6764c06b62f7fe4dfe7ae5fb784091857ed3ba07,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-10 12:20:29 +0100, , soc sofware remove libdyld,,
3758,f72e172ac322204570209b68fd2385ac955734e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-10 12:11:06 +0100, , soc software remove libunwind,,
3759,85e6716b6b83384bf04ef7e65613d7db0467ded6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-10 12:01:25 +0100, , litex build xilinx programmer remove urjtag adept,,
3760,1b3cad5b0980fb2ece5a3ce38d099785f67417a6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-08 00:11:58 +0100, , readme update,,
3761,a7756723140c653cf46c7213e34a9f770c7b5845,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-07 23:51:37 +0100, , litex get verilator simulation working add sim target example,,
3762,6a0f85dc423f0c98f483d85f2c4cd57b31270a8b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-07 12:26:46 +0100, , litex reorganize thing first work working version,,
3763,637634f312ea40879df86d908549b20360b66683,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-07 12:22:32 +0100, , import migen litex gen,,
3764,8ebc9f57c6cc003676af6284b9486c9b554e2a14,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-07 12:20:50 +0100, , merge remote tracking branch migen master,,
3765,b028569784d27a147b8c4425412b6f1aa648655b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-11-07 12:19:30 +0100, , import misoc litex soc,,
3766,f24e7e5b291aa69533d640e538db81e566be9fbf,hitequark <whitequark@whitequark.org>, 2015-11-07 10:25:51 +0300, , update .gitignore,,
3767,6f5bf0292e2886f00ccf6c09a64a1b198ed33383,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-05 15:06:33 +0800, , fhdl verilog create clock domain deterministic order,,
3768,306235e93da6e5c1c783cc7bfd5a556f8256ac48,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 17:07:10 +0800, , libcompiler_rt add fixunsdfdi,,
3769,180ba95dd417407dd1ec4647af28fdda71ba77f2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 16:47:33 +0800, , setup.py consistent version number,,
3770,1d60882f74bfd0b3d9a78b8fc36b13c364d31ce8,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 16:47:02 +0800, , setup.py fix version number,,
3771,2de8e1de3879ddf4be8aeaf7dba8bb65e6df77cd,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 16:46:46 +0800, , setup.py consistent version number,,
3772,1ea775efb62dc562aada2c76ec1786195e29cc71,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 16:46:28 +0800, , conda use correct branch,,
3773,da171d8d0a1c54f132ca973f9e5f4836874fc411,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 16:37:33 +0800, , merge new branch,,
3774,046b59853f4ce125e1769f0216360fd960833457,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 16:08:09 +0800, , conda use correct branch,,
3775,ae952561aab10a30666e7d0b19ef473db7682318,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 16:07:20 +0800, , merge new branch,,
3776,71fd951df29364146706e47d243467c82b4c4837,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 14:57:48 +0800, , integration builder add gateware toolchain path command line switch,,
3777,56aac31304738766446902aa6a63b72afb53603d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 14:55:12 +0800, , build standardize toolchain path setting,,
3778,5c30962af6d1e290f87cc681d7c1a2cdfeab21c2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 12:55:52 +0800, , build ise make method default args consistent across platform,,
3779,db111a6eb0143205ada89e50d2732ebc3d485c46,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 00:31:53 +0800, , software makefiles remove dependency system make always phony target,,
3780,c5dadf27ffdb33f7398e64d07b1f824160ec987f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-04 00:29:56 +0800, , target pipistrello add argparse function consistent kc705,,
3781,421fe08770b6c19a75605e353ec11611468bcda8,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-03 18:46:34 +0800, , target kc705 export generic argparse code,,
3782,b340d7ec42f6db125547db388fa1cd3b0b6818f0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-03 18:45:58 +0800, , target kc705 make sdram controller type configurable,,
3783,d554a06eba49bfc096d38c8d51fc354c7e21cfa6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-03 18:45:23 +0800, , interconnect wishbone fix csrbank init,,
3784,2520ab480b0b622c52a48d4220e312b8075bf357,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-03 10:37:31 +0800, , wishbone add read write simulation method,,
3785,c9d203ab7f39acf824dbabd67fcf0b22f6ddd648,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-02 12:30:52 +0800, , revert conda try hack conda checking new branch directly reverts commit,,
3786,1b11b7fa862852e95a80c98bae0de9fe9169560b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-02 12:28:43 +0800, , conda try hack conda checking new branch directly,,
3787,0cf4665d3aa748edd52c17bf9f7e7993e9e407ee,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-02 11:52:42 +0800, , travis add dummy script,,
3788,851067be517127d40a5197b4c74bb40082a496a1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-02 11:52:28 +0800, , conda consistent version numbering,,
3789,1e85f1313384b9fee715ee508582f08901edb5f5,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-02 11:20:26 +0800, , add travis.yml,,
3790,08ec92277ea7157793abc6cfac17423a5ee19c06,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-02 00:03:10 +0800, , add conda build script,,
3791,2a818661e17027391770de91e0cc1e319c1053f2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-01 22:38:06 +0800, , core dvi_sampler fix import,,
3792,ca9631f7d3a6017394866e26cce0d9a748ec09c1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-11-01 22:15:28 +0800, , interconnect stream add converter need cleanup,,
3793,4707a254849cb1268674753ea2eb2260f8118833,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-24 22:54:44 +0800, , compiler_rt add comparesf2,,
3794,7459419ab4a48e1721122abf0d0fd1f2e15f2146,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-10-23 20:29:04 +0200, , core liteeth_mini adapt phys new migen,,
3795,0607e926c8e305475b32061d0e82070d2f5aa189,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-10-23 20:23:33 +0200, , com liteethmini phy remove use flipflop mii,,
3796,197e5cf31cf0d5246feea13d742db0a25ec34790,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-10-23 20:09:54 +0200, , core fix liteeth,,
3797,44e5c689c76733c49e7b2d704a1ab6d17e55116a,hitequark <whitequark@whitequark.org>, 2015-10-22 12:31:56 +0300, , conda restrict python 3.5. explicitly,,
3798,380018b43829ded6f61292ae353ce6eb5acf3659,hitequark <whitequark@whitequark.org>, 2015-10-22 12:31:45 +0300, , conda put git hash back build string,,
3799,1890b0cbb04aac5d8d13ed7a61c4b5263454c921,hitequark <whitequark@whitequark.org>, 2015-10-21 21:14:41 +0300, , conda also add build number string,,
3800,a619d372020189d793f727681fefcc3ea5334dbd,hitequark <whitequark@whitequark.org>, 2015-10-22 12:36:03 +0300, , conda fix build old conda build,,
3801,acfbcb28ca5f69921229c1879b5844066300f738,hitequark <whitequark@whitequark.org>, 2015-10-22 12:31:56 +0300, , conda restrict python 3.5. explicitly,,
3802,051350e27754f014a46ab0366481a518de7a4ec9,hitequark <whitequark@whitequark.org>, 2015-10-22 12:31:45 +0300, , conda put git hash back build string,,
3803,380e60af55aa6103d31e7feb84d1505e6586cef3,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-22 17:14:51 +0800, , fhdl namer fix object aliasing bug,,
3804,2b80c9cc3ddfaecf8dd4a3106571d570966c1128,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-22 17:15:26 +0800, , merge branch new github.com lab migen new,,
3805,db62efc9c800f378f0017335fccdff87a46a0309,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-22 17:14:51 +0800, , fhdl namer fix object aliasing bug,,
3806,1eef71ba870828d9b771a16def8abf71b36ee9a2,hitequark <whitequark@whitequark.org>, 2015-10-21 21:14:41 +0300, , conda also add build number string,,
3807,ecd04cf68cc865cd1b0d537d71c17d562ea9b6b5,hitequark <whitequark@whitequark.org>, 2015-10-21 20:08:16 +0300, , travis upload noarch conda package correctly,,
3808,5dc26ea49010e6cd25f49bd582c76d4ee5c61fb5,hitequark <whitequark@whitequark.org>, 2015-10-21 20:01:46 +0300, , travis install package built otherwise conda select newer remote version available even use local,,
3809,d718d1bca3fb935a84791e8fd8f9277a28dec223,hitequark <whitequark@whitequark.org>, 2015-10-21 13:29:49 +0300, , conda build migen noarch,,
3810,11d072bec99aa9c4d9e35bc4e1f0e9a641480a9a,hitequark <whitequark@whitequark.org>, 2015-10-21 13:29:38 +0300, , conda include hash commit,,
3811,a756862190cc3ef46b1035601786aa1e8112c547,hitequark <whitequark@whitequark.org>, 2015-10-21 20:08:16 +0300, , travis upload noarch conda package correctly,,
3812,6e15b182ddd75c87836439ff5b2694527d3f0997,hitequark <whitequark@whitequark.org>, 2015-10-21 20:01:46 +0300, , travis install package built otherwise conda select newer remote version available even use local,,
3813,f4c5197047e77d771d58b3da912c19ed44310e69,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 23:02:37 +0800, , travis workaround conda noarch bug,,
3814,5e65938fde13c1a715b4f798155226d9b4abe7c1,hitequark <whitequark@whitequark.org>, 2015-10-21 13:29:49 +0300, , conda build migen noarch,,
3815,70a86a3282a03c68967b2ce375ca9e17d6b9f2e7,hitequark <whitequark@whitequark.org>, 2015-10-21 13:29:38 +0300, , conda include hash commit,,
3816,2bbcc218f36afe5d598b6e24158557183ac016fa,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-20 17:18:33 +0800, , sim fix case break,,
3817,60ae9dce0dc24b65c213db47b30c378d0374584b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-20 16:37:54 +0800, , sim use py35,,
3818,02e2366015635c68836579d03a24d1ec27b6aeef,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 23:02:37 +0800, , travis workaround conda noarch bug,,
3819,5d75eb5e6a0cfcf045d199ec5907b001d46cc03e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 22:54:30 +0800, , conda noarch,,
3820,ac5271e80e014171e039236e1107b80654ae12b7,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 20:08:46 +0800, , sim truncate case test value,,
3821,ee283575d8be890d71700613ae4da7055cb6e0fb,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 19:41:18 +0800, , test fix divider testbench,,
3822,1f89900b160f9ec35f975a502abd592e6c57043d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 19:21:20 +0800, , sim generator also iterables ...,,
3823,02d804feab865c02c230f18f69ffc2a108e8f90e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 19:18:17 +0800, , sim accept iterables generator list,,
3824,0999a173190c5bbfdb95cc493a0df4cc6a64460e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 19:17:26 +0800, , verilog sim accept iterables fhdl statement,,
3825,4d9b2fff631da725d014c31d419143ba77f75e6b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 19:03:43 +0800, , genlib fsm fix return value,,
3826,766b0bee655ad0dda2bce920c051b3a78012cf13,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 16:30:41 +0800, , manifest.in fix lm32 data directory,,
3827,a824046bbc81c11092f0eaa8b9aef76783296467,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 16:08:42 +0800, , revert sim core fix cat bitshift reverts commit,,
3828,6d6f91a02b6ff4b5459fe91fcae5b97ce915f7dd,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 16:07:45 +0800, , sim core fix cat bitshift,,
3829,28962ff438a4d2f811dcd579581c80b574ae18e1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 15:58:21 +0800, , sim core truncate evaluated value test,,
3830,e6452166c2927ede3dd6a25d72f80301218cf709,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 11:33:21 +0800,22, software build libdyld libunwind lm32 close,,
3831,ec80f0fa7e902fc7d5bfef1e76612564d5781927,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-19 09:40:44 +0800, , build vivado quote path tcl prevents problem window,,
3832,4acb7bc662e13ed6ff611e26b3d070d6ed934b78,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-15 13:53:04 +0800, , sim support execution nested statement list typo,,
3833,3b7f1264f12e8a8563c541db4f148f72e6e5a980,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-15 13:52:24 +0800, , sim support execution nested statement list,,
3834,884faedc00511b0c83e6a33f0386721ad1bc415a,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-14 21:45:36 +0800, , integration builder escape backslash makefile defines,,
3835,48d22a758813735298b0412a0c38facced34e08d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-14 21:36:44 +0800, , genlib fifo width_or_layout width,,
3836,93a615ade41118adb1debcb39c55c11f916ca681,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-14 11:11:06 +0800, , merge branch new github.com lab misoc new,,
3837,ecc4c573eb4cdeae64771565ca86ca8949579be6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-14 11:09:53 +0800, , integration builder fix building socsdram based target sdram disabled reported florent kermarrec,,
3838,f7787c3c1332f946969d6c5eb1f461c47e599186,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-10-13 18:13:00 +0200, , software bios move romboot serialboot netboot design using romboot firmware embedded ram block generally upload new firmware serialboot netboot prototyping moving romboot serialboot netboot avoid manual interrupt boot sequence,,
3839,9041868291be0d55e4cf2295999f3b09f6ea8778,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-10-13 17:49:29 +0200, , software bios move romboot serialboot netboot design using romboot firmware embedded ram block generally upload new firmware serialboot netboot prototyping moving romboot serialboot netboot avoid manual interrupt boot sequence,,
3840,8817716d5ffa323205cb338d641fc0878a53fd65,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-13 18:39:41 +0800, , test divider subtests,,
3841,b8283ec92cdbd8ddcccc0063da45bb3b46d07d99,ann Sionneau <yann@sionneau.net>, 2015-10-12 20:06:29 +0200, , vivado progammer allow specify flash chip,,
3842,e0899c1424ccc04ad161fbe9b7107c7d6373d98f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-05 12:24:32 +0800, , sim make sure replaced memory signal always vcd signal set,,
3843,e96eba44935c4208ff06637a06a5f0f7d4f4d2fc,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-05 12:07:55 +0800, , setup include software verilog file broken python 3.5 error copy misoc software exist regular file,,
3844,c38d8175b740ce9004c92302daca204275cc48c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-10-05 00:10:55 +0200, , interconnect stream add missing part demultiplexer,,
3845,af3723db149e65d0e745b3a26d4e4ed896c63518,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-05 00:45:02 +0800, , setup add entry point,,
3846,5e8c4cc36410e4a17b58a9e29e4ce59aed7c494f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-05 00:44:50 +0800, , setup fix readme,,
3847,70e328057974f96e22ac3c9237be4e747512462f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-05 00:10:04 +0800, , travis conda build python 3.5,,
3848,09bef1a016b864ffce22009fb4cb167efafbc76d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-05 00:10:04 +0800, , travis conda build python 3.5,,
3849,b1f8aa2a6732e23fd4325a1e5dca666f8fb3eed2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-04 23:11:16 +0800, , travis activate py35,,
3850,d983782bede269bdb94c9a9618202a566105ca59,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-04 23:11:16 +0800, , travis activate py35,,
3851,6258257573cf1a4ff5d2561df9f10c0735738e29,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-04 23:08:14 +0800, , travis python 3.5,,
3852,4ccb489036d5c218299f3d173629108f20d02bd1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-04 23:08:14 +0800, , travis python 3.5,,
3853,9c905830dcae7eec9f87536791186486a1912f8f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-10-02 11:17:47 +0800, , sdram cleanup,,
3854,d21358fc26ec5f91f94b16ee6e188165015f14e5,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-30 20:17:37 +0800, , liteeth_mini fix import replace counter flipflop,,
3855,617c6ecb478260a4a9d950363b70492b9adeb8af,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-30 19:43:14 +0800, , interconnect stream add multiplexer demultiplexer,,
3856,6c01f80fc5a632ea294224794e3a53eb8b10cce4,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-30 18:58:46 +0800, , genlib fifo add missing import,,
3857,0c1e1c97690bef682d8ebb9defead37ec5332b14,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-30 17:06:31 +0800, , test fifo use record,,
3858,b3d5d1628c1c699788013506be28cf05b3d8b108,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-30 16:40:34 +0800, , interconnect stream remove param depend fifo record support,,
3859,1b8f313d402b77cb1ffbdfa38ab34d3278ef7a43,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-30 16:40:04 +0800, , lasmicon depend fifo record support,,
3860,4451bb20e59f12973f94e87a595cdc2cf629efb3,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-30 16:39:33 +0800, , genlib fifo remove record support,,
3861,c36029fa61524bbc5b09119cee296140b422e697,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 18:14:54 +0800, , command line option support csr csv target building,,
3862,e1927b7cbbf03d90d6f13a9e2825fc54881d69e0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 18:14:19 +0800, , flterm cleanup,,
3863,48b6733c3301176e888742ae329a8849c4bfb542,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 18:13:59 +0800, , core gpio fix import,,
3864,913558ab197acc692dc4f312994f015a34b5dc43,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 15:53:18 +0800, , build stop first failed quartus command,,
3865,5e45b6ced6fe1732634537143e96aefb5e287485,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 15:44:57 +0800, , build add missing import lattice diamond,,
3866,6d2d70d8796eecd7a8c0fea0c42f64303a74ba7a,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 13:12:27 +0800, , fhdl fullmemorywe fix clocking,,
3867,b4c5ffc1bad1eed03be81bcf3420033c822419a8,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 13:11:40 +0800, , fhdl typecheck clocksignal resetsignal argument,,
3868,dd7dfb0d5eeb9254f380d014fdab7049f3272832,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 10:19:42 +0800, , soc_core simplify setting assume cpu csr present,,
3869,b1a90053f5ef590a1c200a82235f6dec46a5fd4c,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-29 10:19:00 +0800, , minor fix,,
3870,8e860e3aba736619e5c073196372837f3bc597c4,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-28 20:40:37 +0800, , merge branch master github.com lab misoc,,
3871,75d927e080d6d30d747671cedd2125422b9c00b3,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-28 20:40:31 +0800, , revert sort constant csr generation reverts commit,,
3872,7c9a7ee7571190d54ddfad46bb63d2fa56c4585b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-28 20:34:35 +0800, , build cleanup,,
3873,523377efbe4ccb965a1930c2138d6d64ab5cbbc0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-28 20:33:37 +0800, , basic tree build support ppro,,
3874,bd7748299b9559ff7f14572a88d4bb0b63bbe7aa,hitequark <whitequark@whitequark.org>, 2015-09-28 12:37:55 +0300, , fix typo,,
3875,e92d00f7678d9b36e6e6598f5230fa2ede41963f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-28 13:02:13 +0800, , move software misoc,,
3876,27a0e16fea37e6b87a604ab2d66bc7c1c3203fea,im 'mithro' Ansell <mithro@mithis.com>, 2015-09-26 17:57:43 +1000, , sort constant csr generation previously order constant output depended python hashing order change every run caused file change every run change csr.h file always verified following bash csr software include generated csr.h  csr python make.py build header csr csr done md5sum csr ,,
3877,d628c147ecb92c871cc68e2f29511c600861fcb9,im 'mithro' Ansell <mithro@mithis.com>, 2015-09-26 17:57:43 +1000, , sort constant csr generation previously order constant output depended python hashing order change every run caused file change every run change csr.h file always verified following bash csr software include generated csr.h  csr python make.py build header csr csr done md5sum csr ,,
3878,4fe0f6017cfd3bb463db0facc80185bef18fb12a,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 21:55:11 +0800, , revert use shutil rather command reverts commit,,
3879,a186bfe0f38bddb0849aef92ea97626e2f723998,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 21:54:19 +0800, , revert use shutil rather command reverts commit,,
3880,27b23836070e1394fc0f42331237b1f1cc6fe26e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 21:51:22 +0800, , sdram working ppro,,
3881,09003a55e15315ce24493b77a5f54c1f57e5b199,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 21:49:12 +0800, , fhdl special tristate handle none,,
3882,e136352e8fb032c7d530804d2eb82e34ea4f4f32,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 21:47:33 +0800, , fhdl structure relax type requirement array element,,
3883,67133f3542bac151b994bf1161bbbb6eff3aa412,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 18:50:11 +0800, , replace flen len,,
3884,808cf06add64189f59f94362fdb91f14537c3bc7,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 18:45:10 +0800, , fhdl replace flen len,,
3885,fa1e8cd822b02a5e669318c645ae64f5e672624b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 16:45:13 +0800, , wrap expression special,,
3886,da425d1bcb62bd2b5abcbb7ef32df9b9621d2280,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 16:44:06 +0800, , add stream fix cpu import simple target boot ppro,,
3887,8f42b6f352dcc77f6d7e0073df96c39907299aa6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 15:36:28 +0800, , fhdl introduce wrap function,,
3888,67903494bf516e5dc6983e8d4cd3b5bfd07d076e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-26 13:46:57 +0800, , fhdl export duid,,
3889,75ef2f9004346e21da879241471b3f5b7782c195,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-25 18:43:20 +0800, , fix import,,
3890,f69674e89c9ace5e752c3bea4387067bf4a5b4a0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-24 20:48:18 +0800, , interconnect add bus bank component migen,,
3891,af88a7a3f9f8d7225eb46d3faf0ab58a5c2e7656,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-24 16:08:39 +0800, , setup simpler version check beta status,,
3892,ecdc4101b410b7e89ec54d428f5196e078bd5f08,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-24 16:01:08 +0800, , lasmicon enable refresh time,,
3893,9b08b037e41f3bb37f038b7e8eb1fcdbe8c31608,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-24 15:59:55 +0800, , break sdram improve consistency core name,,
3894,0f410e45f177c5f7f8f2e4a0a29b84d226127f07,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-24 09:05:10 +0800, , core directory,,
3895,83509163df9fab091e9579483e62d6cf329253ce,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-24 00:18:27 +0800, , reorganization wip flatten core structure sdram still need done,,
3896,33f344b92afe1d119a9bb5cb5087b812ad54b447,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 22:38:10 +0800, , fsm nextstate nextvalue derive _statement,,
3897,8935ca2c9fd08e5456871b34d2733c92195254cc,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 09:52:24 +0800, , setup remove unneeded import,,
3898,01be953e30e936f0ddea1729185c2de5f1af41f2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 09:52:12 +0800, , setup cleanup,,
3899,030998658d0d7b1e16e2e8bcd1f3b6477e4cea82,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 09:50:31 +0800, , setup convert unix eols,,
3900,74b3e16dd02fb44d5455d1d6246edcebc58d1fc3,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 00:57:36 +0800, , contributing.md rst,,
3901,84215499350f27a2a29b251cdded08afbe35f1b2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 00:55:37 +0800, , readme.md rst,,
3902,82236d9b40d4066df4adabfc119832cdc5aaa7b6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 00:36:47 +0800, , migen.fhdl.std migen,,
3903,bd74d3933858a12996ccf126d1b5464506d1f616,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-23 00:35:02 +0800, , misoclib misoc,,
3904,8534562185cd9297b8aafe21076df1d8f0c99ffb,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-22 20:33:44 +0800, , sim fix slice assign,,
3905,88f9d72e74e49448c466bf68d71633c1bf93f75f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-22 17:27:44 +0800, , conda use new branch revert merge,,
3906,6005548df6dd173d35e89873564e00f1b4fe8f5d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-22 17:27:27 +0800, , setup.py cleanup,,
3907,31ffa8c18fe701ac6963e08bcd34b27f55695b6b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-22 16:55:24 +0800, , fsm support complex target nextvalue close,,
3908,1857ec6c32c47f36e1b3d67d31e9a27cc63a673f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-22 14:30:16 +0800,24, fhdl namer support clocksignal resetsignal close,,
3909,71993edae487733b75ac78913204a4ebbbcc0a30,ohit Kumar Singh <rohit91.2008@gmail.com>, 2015-09-21 21:09:48 +0530,97, add init file sdram phy dir without __init__.py file using setup.py setuptools find_package function doe find file sdram phy package hence .egg file entirely miss sdram phy directory info http bitbucket.org pypa setuptools issue,,
3910,2c1553fea2f0dc4892b31ec6522dc96840b0ab86,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-21 22:13:36 +0800, , sim insert reset support clocksignal resetsignal,,
3911,99af825a5aa654bd7870ad701eaf0d9a916b231c,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-21 21:52:13 +0800, , sim drive clock signal,,
3912,a67b4baa0c7eae75217751bd9fea2afcf30d4af8,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-21 21:20:31 +0800, , sim vcd output support,,
3913,34ce6b077f4e3bdcc1519b441b3dc437f8060a33,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-21 21:19:58 +0800, , verilog remove unneeded import,,
3914,b8647a161d01bcefb6e607dfc51df7f40c5ffffe,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-21 21:19:39 +0800, , doc minor edits,,
3915,b2a4eead0c8504e99f90d182c93a4db924483ae8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-21 09:04:59 +0200, , uart software remove litescope dependency,,
3916,bc1450e4f2a5a30cc536898614e5b610be3c8793,im 'mithro' Ansell <mithro@mithis.com>, 2015-09-20 23:09:16 +1000, , adding help option flterm,,
3917,2ac748aef285b72158e835f7f8350cac32bf3ea9,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-20 16:13:08 +0800, , doc remove spurious file,,
3918,74b0cfc83b360c335304f07ed02a52a988381195,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-20 16:10:40 +0800, , doc remove outdated moved part cleanup,,
3919,1767eef9cb7308af122c4c4147a028872c4186a9,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-20 16:10:17 +0800, , fhdl visit support constant,,
3920,87a8531952fd225669e82a0a2f74d0091e10a613,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-20 15:12:04 +0800, , travis vpi,,
3921,7f767095ec4332d6b1d4c9c351d8b58ae8cc3fe8,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-20 15:04:15 +0800, , sim support generator yielding statement,,
3922,320dffb4acd61f1ec14fa53f515b384a5c66b7dd,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-20 14:52:26 +0800, , sim memory access generator,,
3923,59802bec7674068220610b8082842b70a66f4230,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-20 14:46:30 +0800, , fhdl structure add missing init,,
3924,8bbfaa01fcf30d820733f3953f56a1fbd930b825,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 23:21:46 +0800, , sim memory support,,
3925,1861ae9d01d8c9c6ccd84c95683c30d459510da3,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 23:21:24 +0800, , fhdl special always clocksignal,,
3926,262fd50677cd6a90c2122f52b46aca8764a86bb2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 23:20:57 +0800, , fhdl simplify add memorytoarray,,
3927,944a0b04801107110576986dbca1e987db26ae0c,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 23:20:30 +0800, , test fifo convert new api,,
3928,dcf4f7fef3c44759191c28c796fb218f96ee914d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 23:20:19 +0800, , genlib fifo add missing import,,
3929,9420aabc0d8bfe9b705725736c3f91872c42fdea,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 14:56:26 +0800, , sim support array cat slice assignment target,,
3930,ef92aa35f2595c7bcff7f1b45233fe1568449d02,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 12:22:47 +0800, , merge branch master github.com lab migen,,
3931,563231fdfb437b31beb7e8c498e24de154473e5d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-17 23:16:03 +0200, , migen genlib cdc fix bussynchronizer ping pong token lost source clock domain start destination clock domain clock domain stop fix add timeout detect situation create another token,,
3932,210ba91d588b55e37fc32a90777744a6729caeca,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-17 23:16:03 +0200, , migen genlib cdc fix bussynchronizer ping pong token lost source clock domain start destination clock domain clock domain stop fix add timeout detect situation create another token,,
3933,bfcc8f96616d4bfc379b59997e3de93cd9136936,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 12:18:20 +0800, , sim remove unneeded import,,
3934,84f98b4632aa8141b0418438395228f700bbe84f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-19 11:18:44 +0800, , genlib crg fix variable name conflict,,
3935,0a55ef5bc3e99f8f540bf98d8e139b245488b206,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-18 11:07:14 +0800, , test add divider,,
3936,e4329c739cce84f63ba99ead0a9ec385773d58fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-18 02:28:02 +0200, , actorlib structuring fix pack packetized mode params need registered case eop appears end pack cycle,,
3937,ec1d4edf848c4a8f38b7f3a5635983248dc65b92,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:25:06 +0800, , sim support case,,
3938,9d3fd50950a9166176d3ebaa88121ef3dcced857,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:24:57 +0800, , sim variable deprecated,,
3939,2688d66ea1e978f58c44ca0a9df9a2dea92b5c87,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:24:20 +0800, , sim fix comb evaluation,,
3940,049a8f082ab206ac67a01a20de4a99e385351436,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:23:19 +0800, , test size test removed function,,
3941,4a3a1bc5b0c0476ad62223e5e41f06e2167e67c7,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:22:59 +0800, , test coding use new api,,
3942,12cd390c0be50da28f60df787f3f97d6405510a6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:22:44 +0800, , genlib misc add missing import,,
3943,776579f0d7d029a545134e023d8a8b68f8b27815,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:22:24 +0800, , fhdl structure case statement list,,
3944,bcf62997f6ae85e09dead315c1805b1648f77255,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 17:22:03 +0800, , fhdl bitcontainer remove fiter,,
3945,c2109f8f81ba16bc273a05d204ce1eb000b80d14,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 15:20:27 +0800, , minor bugfixes,,
3946,6e08df75ee8f2edccfacd74fa4524cd52b6fc8f0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 14:39:36 +0800, , sim support eval slice cat mux,,
3947,9dd3200ba2f78d032fc04dee1659b36acd367865,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 14:39:17 +0800, , fhdl structure fix namespace pollution,,
3948,6569c516a1b15a995438a876565ad201afd73568,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 14:38:55 +0800, , test bit reverse,,
3949,0a92e346d31843af9bebe729d7c9cca07fe850ff,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 14:38:33 +0800, , fhdl bitcontainer remove fslice freversed,,
3950,fd88b9b8a39311f3923470023c981ee7de87fab1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 11:08:40 +0800, , test constant use new api,,
3951,74c9159a0148f88375e461fe6d8bd707c7e2f669,obert Jordens <jordens@gmail.com>, 2015-09-06 17:51:59 -0600, , add unittests constant,,
3952,0b9c6720d8f7aac264e3fa9b2282ea97a3e6ed9e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 11:05:57 +0800, , doc constant,,
3953,f5ab734bdf24cb56545d3d21649e7bf64eb09ac5,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-17 08:03:48 +0800, , fhdl verilog fix case value sort,,
3954,e940c6d9b9aa126a1eb9d8376a9ea3ce2bdfa1b7,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-15 12:38:02 +0800, , fhdl structure introduce constant autowrap ops fix signal dictionary key problem,,
3955,42afba2bbcc23e80c46aedebc0ba475cdfaca88d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 19:44:35 +0800, , fhdl decorator remove trace deprecated api,,
3956,eb921fb9579858f8a0e7b6522bc2ccdd0cd6ea05,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 19:40:29 +0800, , genlib remove reverse_bytes flipflop counter,,
3957,9667d61e841a63180309732aa7b620f25a952d23,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 19:40:07 +0800, , genlib cleanup crg,,
3958,1bdb9bee22e33391fb111884b2cb2e927f7d57a0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 19:34:44 +0800, , fhdl decorator remove deprecated api,,
3959,336728413ae4e93c05633592cc7e002952d1765b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 19:34:07 +0800, , simplify import migen.fhdl.std migen,,
3960,b43495aab16e7d09f184214b896aad28c094d337,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 16:39:39 +0800, , build xilinx minor cleanup,,
3961,047d1f48b5d0464f9a29863e17d6635ee4584ba2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 16:28:21 +0800, , test support signed sort use new simulator,,
3962,8ee361ffe22a282cfdf180c737904a9358a5582b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 16:27:59 +0800, , sim refactor comb commit,,
3963,5fa7f7414f1d8b445aa1452d3f0ade7bd3347c44,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 16:01:53 +0800, , sim support eval nested list,,
3964,9556c335ea50292cc1fc24a5834c8669775e91de,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 15:21:42 +0800, , genlib sort remove unneeded import,,
3965,308c5d7a78c69a66219fb072fdc1d2e9b1cd88ef,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 15:14:21 +0800, , example graycounter use new simulator,,
3966,fa6d96bb9a1731e362f44ede0102b360d67f0080,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 15:13:45 +0800, , test example attempt run deleted example,,
3967,7bd72a16df03b621d6a6ee1f09cd5361441edfab,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-12 15:12:57 +0800, , sim support clock domain without sync,,
3968,fd986210f81171fb03c7a4b2072cdb3cf21dcff7,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 21:44:14 -0700, , simulator support generator,,
3969,10d89d81f468590bac6f1fe88901469a7dcde98d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 20:33:45 -0700, , new simulator basic execution,,
3970,49ef182305ed75b514a506587d6823135dc13f1a,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 20:33:10 -0700, , fhdl tool add input lister,,
3971,f9849fb8be4d5c5c14be3164192f6f2d614049c4,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 20:32:47 -0700, , style,,
3972,714ae43ab8b2e00b17af7376ab012305bef354bc,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 18:29:57 -0700, , fhdl remove feature new simulator use,,
3973,91ab3f0d01d6c36c4ef180e7e6826b7fd44e67d6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 13:56:56 -0700, , remove use reduce instead,,
3974,31956de7909823d207d8c962d0d65415b13548d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-10 20:51:10 +0200, , dvisampler edid fix sda sampling need similar scl video source high scl frequency able access edid information i2c i2c start detected correctly randomly reseting fsm transfer seen litescope,,
3975,1dcd2ac1c06ed97a09a4d4da498c7f1cf55201f8,ves Delley <hack@delley.net>, 2015-09-09 15:32:09 +0200, , fixed bug value_bits_sign mul operatiors,,
3976,86f34e82c354fdbfb0317862d0d9fc0a195ba9c4,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 10:53:15 -0700, , mibuild migen.build,,
3977,07efe9d7b1a2a1f934a72b58db85370151bace6f,Ã©bastien Bourdeauducq <sb@m-labs.hk>, 2015-09-10 10:25:57 -0700,31, merge pull request burnpanck fix value_bits_sign mul fix bug value_bits_sign mul operatiors,,
3978,b2c000e982a482582f43a1bb05d2c57ea5dd4df3,ann Sionneau <ys@m-labs.hk>, 2015-09-09 17:09:24 +0200, , travis upload package building pull request,,
3979,6e9d6d7a8e4456e1782a5eabb09287dc7a413789,ves Delley <hack@delley.net>, 2015-09-09 15:32:09 +0200, , fixed bug value_bits_sign mul operatiors,,
3980,12f58588506032b068b15fc5844bc85e3349e830,im 'mithro' Ansell <mithro@mithis.com>, 2015-09-08 08:15:15 -0700, , allow installing tool prefix default usr local,,
3981,40f47f447a90665a095578b32aa937376b707718,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-08 00:58:03 +0200, , create liteethmini move liteeth separate repo http github.com enjoy digital liteeth liteethmini subset liteeth intended used cpu software stack,,
3982,3f5d475b7bda499a83ff964c20fe62e1f82fe7bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-07 13:19:12 +0200, , remove submodule,,
3983,5301a1776d8d57006dd2c8bd1b74cfb0b3787b23,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-07 12:46:37 +0200, , target remove usbsoc minispartan6 example available http github.com enjoy digital scarab soc,,
3984,8e8cc8e5a63a19bda429e53e62ef19e4e3e99584,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-07 12:44:47 +0200, , move liteusb separate repo http github.com enjoy digital liteusb,,
3985,e49a3c20c8bc8df4b8ac957fbdd00a64373ee1f5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-07 12:26:52 +0200, , move litesata separate repo http github.com enjoy digital litesata,,
3986,bbeb8a466dbbab42728378f72f549aefe3f24151,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-07 12:01:48 +0200, , move litescope separate repo http github.com enjoy digital litescope,,
3987,35e3853f6ede3a55e3dbd1411e6b2d90fc8293b4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-07 11:11:43 +0200, , move litepcie separate repo http github.com enjoy digital litepcie,,
3988,94a2499ce52e5353c3b1b49202e64ded38ecad36,obert Jordens <jordens@gmail.com>, 2015-09-06 17:51:57 -0600, , autocsr refactor common gatherer code,,
3989,f1dc008d324da74234b3953d5c32b9cd6c557dd2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-05 15:07:00 -0600, , simulator rewritten,,
3990,dec2e23fc7129c3450e914d4843b3d87e2719635,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-09-04 14:13:00 -0600, , remove code misoc package,,
3991,7363f0086763793c85d684f4927798020415a531,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-05 15:47:56 +0200, , mibuild altera common use altera instead quartus coherency xilinx common,,
3992,bedf3ed9a6843bb6324e5c1e723365d86b616ca3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-09-01 16:57:50 +0200, , misoclib soc fix add_constant used string,,
3993,a4808ace6f8996ff6b63244e372e31771434d8b4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-26 22:36:48 +0200, , litecores remove unneeded autocsr inheritance example design thanks william jones,,
3994,e91ce85cfdf1a1a69869d10a94c167aa85183fa2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-24 20:12:39 +0200, , litescope core port fix missing self.comb ...,,
3995,27b1dd7d9e38224dd34484e359242d3df3f62c5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-24 19:40:53 +0200, , litescope core port fix edgedetector csrs name,,
3996,fd31e6ae612d7f9dc719a71b5f386981acb2a523,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-24 18:15:13 +0200, , litescope core port fix refactoring issue,,
3997,f3d68a54d5925a4fec077f6c225fe1d26fb48624,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-22 16:30:42 +0200, , liteth phy simplify clk_freq liteethphy autodetect function thanks sebastien,,
3998,a1e4183b3f19b00e151d60086b899945409408e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-22 12:50:41 +0200, , sdram phy s6ddrphy fix comment,,
3999,de87d65f684758cd0d98dd8a1970d9a40bb7f32a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-22 12:42:44 +0200, , sdram module add p3r1ge4jgf ddr2 atlys mt41j128m16 ddr3 opsis novena module,,
4000,50e857e99c3cfc70c5b5d1c6c3df44be507177f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-22 12:15:53 +0200, , sdram phy s6ddrphy add run ddr3 higher frequency built top expose phase dfi interface controller slower clock validated numato lab opsis board 50mhz sys_clk ddr400 also work novena laptop ddr3 module,,
4001,8bb30a8620ccac32cd4faf9b40bb1c76b798ef0d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-22 12:08:49 +0200, , liteeth phy fix autodetect clk_freq necessary passed kwargs,,
4002,158fbe49ac6eb95b2d99e8c3aef4bce93ab6233d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-22 11:47:26 +0200, , sdram phy s6ddrphy rename s6ddrphy use ored wrdata_en rddata_en controller already manages,,
4003,b8f3fd53f10df810b425b8a2108c0fad5ce0b9d1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-22 11:39:54 +0200, , readme small update,,
4004,4acab79987c68ddf75749582fb7eee339c362cef,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-20 22:15:06 +0200, , sdram module cleanup indent,,
4005,63538a7d04c1e9344ac21dfaa61613a920e0471a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-19 01:06:48 +0200, , litecores add option make.py allow build yosys example,,
4006,3d3cd128d84380cc299ead7bf9523c5a397fb563,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-19 01:07:41 +0200, , liteeth phy use clk_freq autodetect,,
4007,5253b0c06e3ac79a85d40044b31acda03ee4a9f9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-19 01:09:16 +0200, , migen actorlib packet fix source.error depacketizer,,
4008,9210df9e9fe5f361e9eb1b12f1d4dd15b26e7ef8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-19 01:09:54 +0200, , mibuild xilinx ise update synthesis yosis,,
4009,6683485841b4d5983af7c016f69f19384c412323,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-18 15:47:09 +0200, , tool flterm replace int int kernel adr,,
4010,a9d40e790ceb2a10d42c43459a56eccbf8d26a76,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-13 13:24:39 +0200, , tool flterm.py cleanup kernel adr argument parsing,,
4011,d8fd4fe7257eea9efe252376305b716b2f51840f,im 'mithro' Ansell <mithro@mithis.com>, 2015-08-12 12:28:50 +0100, , use shutil rather command,,
4012,eeda704462fc7d315014aec6e7274dbadc181df9,im 'mithro' Ansell <mithro@mithis.com>, 2015-08-12 12:28:49 +0100, , use shell globbing clean,,
4013,d00e774986d347520178fc0bd438656a92479e9b,im 'mithro' Ansell <mithro@mithis.com>, 2015-08-12 12:28:48 +0100, , command run checked,,
4014,5a3f4e417985ac90a15b9a9c06ddcc67f1b47d4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-12 11:41:08 +0200, , tool flterm.py cleanup fix last frame data transmitted,,
4015,abf9a58a3adf2122f336523e838457432e781ea0,hitequark <whitequark@whitequark.org>, 2015-08-10 16:23:02 +0300, , unwinder update,,
4016,646667213e353019c237bbd85cb1f1622b6596fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-09 19:53:50 +0200, , migen flow actor fix sop eop validation pipelinedactor stb inactive pipe_ce active,,
4017,d88904b3d7289902828886aadc0c1aefa10d1e4c,hitequark <whitequark@whitequark.org>, 2015-08-08 15:21:09 +0300, , libdyld add const qualifier,,
4018,cf3a9e04b8c8e87a3bec55fcdecdc492651f1ae4,hitequark <whitequark@whitequark.org>, 2015-08-08 12:16:27 +0300, , libbase add const qualifier,,
4019,1b34f4866036b16dc3c662ea6eca265d2c295828,hitequark <whitequark@whitequark.org>, 2015-08-07 11:05:28 +0300, , libdyld elf relocation may refer current object,,
4020,3cf46671e9322f6e19e9c288038985c7747aa63a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-05 10:33:08 +0200, , liteeth phy rename rgmii s6rgmii since specific spartan6 also remove autodetection support rgmii work would need pas device building,,
4021,4b8d9b67f3c4a9d3e7c50c99983d2a5d2989c7da,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-05 00:50:55 +0200, , liteeth add rgmii phy,,
4022,9c902bcd86db868d04e25ebe81a2b6fa27e2130a,yan Verner <ryan.verner@gmail.com>, 2015-08-03 22:31:26 +1000, , port use newer library see change http github.com makestuff libfpgalink commit,,
4023,c03ef526ebec88bc71f4d60d03d0075539382bea,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-04 11:20:27 +0200, , sdram phy s6ddrphy add ddr3 support,,
4024,52fba05e26cf9860524ecf13bb292588e3171a4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-08-04 11:18:28 +0200, , sdram phy initsequence add burst chop bc4 ddr3 needed half rate controller burst length best efficiency quarter rate controller used,,
4025,64f136893836b8168b91a803a75e90739758c781,hitequark <whitequark@whitequark.org>, 2015-08-02 06:25:40 +0300, , libunwind build dndebug,,
4026,b1445ae7437845ed534b2e5ecb7ea43ba5caef51,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-08-02 12:35:48 +0800, , dyld style,,
4027,6a1b0b342c9e9c94f36a27550ea1ba8aee1c8ed8,hitequark <whitequark@whitequark.org>, 2015-08-02 05:49:15 +0300, , libdyld handle existing undefined symbol lookup,,
4028,36e03ec8a8a39e41272d3ece0ce0cb2d0d5451b4,hitequark <whitequark@whitequark.org>, 2015-08-02 05:29:23 +0300, , libdyld _relative never specify symbol,,
4029,10773db08d767d127772489887775a9ec860ff42,hitequark <whitequark@whitequark.org>, 2015-08-01 20:26:27 +0300, , libdyld handle unaligned relocation,,
4030,8a0beb4cfb81d0bee414cfb1ef30ae5d74009627,hitequark <whitequark@whitequark.org>, 2015-08-01 20:16:59 +0300, , unwinder update,,
4031,344e1bc6de43f392893505d0290b7585b0f8769a,hitequark <whitequark@whitequark.org>, 2015-08-01 20:16:10 +0300, ," libdyld add support r_or1k_ none,32 glob_dat",,
4032,d625c435910166652553090b5f703b11e005ffc6,hitequark <whitequark@whitequark.org>, 2015-08-01 20:15:42 +0300, , libbase also pas exception exception handler,,
4033,13a50a93d9b6598970fc7eb5f787469fd9b797cd,hitequark <whitequark@whitequark.org>, 2015-08-01 20:14:09 +0300, , libbase downstream user provide fprintf,,
4034,3f7f0a31512d233d1ae18a7c6d97faedbcb32145,hitequark <whitequark@whitequark.org>, 2015-08-01 17:21:31 +0300, , libdyld fix dyld_lookup algorithm,,
4035,d43e470e3ce9cacff9ae57358d0f4b475d120686,hitequark <whitequark@whitequark.org>, 2015-08-01 15:48:56 +0300, , libdyld fix dt_hash address calculation,,
4036,04934ff3f195a98af16797584255b7faf7de3642,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-31 18:31:04 +0800, , software common.mak use python env var,,
4037,df2306ab886a31df6d1b035b3871c90c7636f869,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-31 13:46:28 +0800, , try use new anaconda client,,
4038,eb643f1132c18579281895bee06e87ab2c14af4b,hitequark <whitequark@whitequark.org>, 2015-07-31 02:40:52 +0300, , export _cache_init crt0.s,,
4039,90314052fabbb97045ebfe0832aae2cfdb225763,hitequark <whitequark@whitequark.org>, 2015-07-31 02:38:20 +0300, , implement dynamic linker,,
4040,66839b512a727a6caf47b4c7abcc2a8745f8962f,hitequark <whitequark@whitequark.org>, 2015-07-31 02:35:30 +0300, , update libunwind submodule,,
4041,106e4c6962685607a91b3e30d0597698ec3ead36,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-30 23:55:31 +0200, , bios sdram fix error_cnt computation memtest,,
4042,94cb3cbcf6eb281d319ec5540b1fa6aed2f9a7b4,hitequark <whitequark@whitequark.org>, 2015-07-30 10:55:12 +0300, , libbase define intptr_t,,
4043,4b6bd43d8e84a4441acc3f038bd181bcd5a845bf,hitequark <whitequark@whitequark.org>, 2015-07-30 10:55:01 +0300, , enable ror ffl1 addc or1k,,
4044,8db098dd8f2b508a277c97352fee519aab0928ba,hitequark <whitequark@whitequark.org>, 2015-07-29 12:30:57 +0300, , make sure bios file end aligned boundary doe address mkmscimg.py writes crc address read could differ,,
4045,a4e14f10589bed53e9f128a6831e590f36c795ff,hitequark <whitequark@whitequark.org>, 2015-07-29 12:09:05 +0300, , build base library bios fpic,,
4046,abbb76ce84f775117dced4aca7eab80ad3ff5064,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-29 11:09:42 +0800, , ise use lck_cycle default,,
4047,b7aff65ca9ccde2a1ce7c202bc4b4e12f3e586d4,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-29 00:08:21 +0800, , mor1kx enable addc cmov ffl1 instruction,,
4048,f2eff4d10ed487b05e76125be7c668753c319a83,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-28 22:36:42 +0800, , soc increase default bios size,,
4049,5e6178598ce90ee37a18eef371065ab677b1701e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-28 11:59:48 +0200, , merge branch master http github.com lab misoc,,
4050,405efc55600fb47a161ff280227223f3883a24c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-28 11:11:11 +0200, , update lm32 switch fpic change,,
4051,03ebc736b20d1923e37741044883e98f6ab02fa5,hitequark <whitequark@whitequark.org>, 2015-07-28 11:51:28 +0300, , pas integrated clang avoids misdetection target assembler clang,,
4052,a11d0655467fdb713b49247badd89392ef948516,obert Jordens <jordens@gmail.com>, 2015-07-27 21:46:19 -0600, , pipistrello fix rts use perspective flipped w.r.t ftdi chip add pullups case target host attempt use handshaking,,
4053,b7784fcbd7ab420e105e8fae87091773aa272488,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-28 00:19:39 +0800, , platform kc705 add gpio sma,,
4054,f32f9be17afdb4834738dd078c80ce7ad727f22d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-27 11:46:11 +0800, , resetless reset_less,,
4055,cc6877df9ec13b7f509921fe37a1f54914170aa2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-27 01:51:52 +0800, , fhdl allow use resetsignal resetless clock domain,,
4056,50cf70140be14ac77ed273a5db994fac2328b17d,hitequark <whitequark@whitequark.org>, 2015-07-26 16:15:02 +0300, , update libbase linker sdram.ld fpic support,,
4057,c8ffd0c9eecadfd7e3e8ede16b58f2b6b2cda7b2,hitequark <whitequark@whitequark.org>, 2015-07-26 16:06:48 +0300, , switch fpic using fpic everything allows link misoc static library static image bios well shared library,,
4058,a8cd3b9adc9660f2bbbf2eab4e3f47e3af5a83b8,hitequark <whitequark@whitequark.org>, 2015-07-26 13:12:23 +0300, , remove useless includes pulled libunwind used libunwind configuration also removed upstream,,
4059,f6639c18330bc849d5183c5ee6a19ff0799d3791,hitequark <whitequark@whitequark.org>, 2015-07-26 12:59:18 +0300, , add libunwind,,
4060,24463a168a84bdc4d8d8e5664ea211a4b91c6813,hitequark <whitequark@whitequark.org>, 2015-07-26 12:55:52 +0300, , add stub getenv implementation strictly necessary build libunwind built dndebug handy debugged removed afterwards,,
4061,b2710e437c57d61c80ff6780199cc3b61570cf44,hitequark <whitequark@whitequark.org>, 2015-07-26 12:54:40 +0300, , add stub pthread header header implement pthread rwlock interface never actually lock necessary build libunwind,,
4062,b5048f6cf1fabc53a1b6684ec59ad151a12a8419,hitequark <whitequark@whitequark.org>, 2015-07-26 12:53:18 +0300, , add header dynamic linker interface required libunwind discover exception frame header,,
4063,7a9975ab5ae44af0c528a5697da75f03c246ea21,hitequark <whitequark@whitequark.org>, 2015-07-26 12:49:02 +0300, , add stub standard library necessary build libunwind,,
4064,5502cec3daf8930d71b2440cd598e8d52e9bc7df,hitequark <whitequark@whitequark.org>, 2015-07-26 12:44:13 +0300, , add basic inttypes.h taken glibc pri definition imported function,,
4065,eef1aa77efbd51a7539c416a44d0a317906e3a80,hitequark <whitequark@whitequark.org>, 2015-07-26 12:43:22 +0300, , mark abort __attribute__ noreturn,,
4066,10f719a83045fc81d709872b9fbba2e750b6438b,hitequark <whitequark@whitequark.org>, 2015-07-26 12:42:53 +0300, , add support fprintf stderr ...,,
4067,f5cc6fb72d8ec570fbff306e5e59c45be12390f3,hitequark <whitequark@whitequark.org>, 2015-07-26 10:00:58 +0300, , use clang anything except or1k,,
4068,d03dabb4608ef584d406bb4c514cd6eee8e3d805,hitequark <whitequark@whitequark.org>, 2015-07-26 03:30:21 +0300, , common.mak pas fexceptions clang clang result generation .eh_frame section section discarded final linking included exception handling desired exception handling work source must built fexceptions,,
4069,69c2a705bf973560bfa3bfa86dfcce1249af3d37,hitequark <whitequark@whitequark.org>, 2015-07-26 03:28:37 +0300, , common.mak use clang clang compile source note integrated active default or1k still shelling binutils assemble yet possible build everything using integrated,,
4070,0f47876d2e8e5c87c44b4731a37e817095f4285e,hitequark <whitequark@whitequark.org>, 2015-07-26 03:20:23 +0300, , common.mak remove ranlib ranlib necessary system possibly build superseded last ten year least thus change invocation also removing flag ignored binutils,,
4071,f500b906e68c7bdf8cb8b0edd60fce42db721bd6,hitequark <whitequark@whitequark.org>, 2015-07-26 02:46:03 +0300, , common.mak remove never used assemble invokes compiler instead case llvm allow consistently use llvm internal assembler inline assembly assembly source avoid ever invoking binutils explicitly,,
4072,8d1c555e36aa7305c736825cdb2892d74ca42bd7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-25 00:21:59 +0200, , misoclib com uart remove irq condition parameter use non full irq non empty irq optimal solution sync async mode easy implement would requires moving cdc uart module handling phy asyncfifo minimal depth use solution work case try optimize performance issue,,
4073,ce11b30140f493a6b8b70b2dddb7d6e2f6037d66,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-24 23:10:19 +0200, , misoclib integrate mxcrg.py mlabs_video target remove others directory also get rid mxcrg.v similar done papilio pipstrello,,
4074,b75b93df433d59318a6a7c4cf94aee6256b4672c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-24 13:57:57 +0200, , misoclib com uart replace revered migen fifo function specific _get_uart_fifo function use case,,
4075,0a115f609e444c4f9bfaa8c65410abf8ccf34720,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-24 13:52:57 +0200, , litepcie frontend dma group loop index count loop_status register avoid register read,,
4076,5a535ef3476f5c981bde150465877e8eca589aeb,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-24 19:25:36 +0800, , revert migen actorlib fifo add fifo wrapper function reverts commit,,
4077,d0a19c4be85c2f3d21e891b8a5520ba5a7a3a258,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-24 13:02:54 +0200, , migen actorlib fifo add fifo wrapper function allow automatic instantiation correct fifo syncfifo asyncfifo according clock domain passed argument,,
4078,d73d75007e4f1ca2aa5e1cb003a5e54c71cdbe91,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-24 11:03:40 +0200, , misoclib com uart cleanup add irq condition parameter reintroduce split ease comprehension use fifo wrapper function migen add,,
4079,1f1ff5a5e968b5b6078bc846671fab5b9a137435,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-24 12:48:51 +0200, , migen fhdl tool fix new old clock domain renaming support new old allow determined clock domain renaming,,
4080,b1ea3340f31860ad81fc20165af5895a3cdefd32,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-22 22:55:11 +0200, , litepcie frontend dma add loop counter useful detect missed interrupt,,
4081,493f424ebd63555a324695fd038d2fa0eb0728b7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-22 21:46:23 +0200, , merge branch master http github.com lab migen,,
4082,dfc207aacb32d576e13028e1447d4ab1aafe859d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-22 21:44:53 +0200, , litepcie use data instead dat dma_layout allow use module dma dataflow,,
4083,5713ae381a257df3a6974cee141d1c4b486f18bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-22 21:43:21 +0200, , actorlib packet depacketizer manage layout without error signal,,
4084,40740d3ddc044d9eb7a075d33cab404e34ae9c40,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-22 14:13:41 +0200, , litepcie use optional add litepcie phy wrapper verilog file eventually try use python package_data data_file,,
4085,84514cf8d58e59d37365bc4bc4cb40120ba6d2dd,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-19 23:41:38 +0200, , uart remove option refill uart_write,,
4086,a501d7c52d59492154dee1b7d845cec16dfa5ff7,obert Jordens <jordens@gmail.com>, 2015-07-19 01:23:35 -0600, , uart support async phys,,
4087,097248bce933c06305df672bb94bde7721f08dce,obert Jordens <jordens@gmail.com>, 2015-07-19 01:23:34 -0600, , uart.c overflow fix simplification fix clearing ringbuffer overflow remove tx_level tx_cts restricting ringbuffer least one slot empty agnostic detail irq work uarts generate interrupt full empty rx_produce tx_consume need volatile,,
4088,09b33346beb38463316c68d6d57d91841e160695,umato <sales@numato.com>, 2015-07-14 12:24:18 -0600, , removed drive strength constraint vga audio signal,,
4089,6468fa3db4094cb3201208166fa2a7b2ccc572fe,obert Jordens <jordens@gmail.com>, 2015-07-14 12:53:43 -0600, , xilinx ensure chdir back build,,
4090,52bdc2952865c6a9ade4c63ee43f983bd4c4b910,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-14 19:56:00 +0200, , mimasv2 style consistency board,,
4091,e56d80c7a008edb1b34f1202f5d9b79baab2a70b,umato <sales@numato.com>, 2015-07-14 11:15:00 -0600, , adding support numato lab mimas platform,,
4092,ea8ffd8e80744f829e2a9915ab707a96659361b4,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-14 19:42:44 +0200, , platform kc705 style,,
4093,35250f5b110da0749929f160ceb21f0286fb01b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-14 17:33:24 +0200, , bios add romboot firmware small enough interesting run code embedded blockram memory faster impacted memory controller activity also fallback option case boot flash failed use define initialize blockram firmware data,,
4094,6c13879fb605a1ee2bd5a3b35669e093f9a4267b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-13 17:00:03 +0200, , make.py use sys.path.insert ... allow external design specific target derived base target,,
4095,4dca66b23d9be47006a8c7d7347ed6afff4c0983,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-13 11:03:33 +0200, , misoclib video dvisampler add fifo_depth parameter,,
4096,e6da1d16b212a9f0af3ad0e8f30c23717ce5340b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-07 15:45:06 +0200, , wishbone2lasmi fix read_data state,,
4097,8d6aa820823fa8493d71addc053e26856b3afe29,obert Jordens <jordens@gmail.com>, 2015-07-02 22:04:04 -0600, , mibuild openocd.py add support tested pipistrello kc705 need patch http github.com jordens openocd tree bscan_spi waiting merged openocd queue,,
4098,d244eba5830d8cf7af75a7e483c447602a503ba3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-07 14:58:49 +0200, , tool flterm.py fix kernel adr support,,
4099,0545d492949ee519d464bfbee8caf7421220e2cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-06 21:23:19 +0200, , liteeth core add with_icmp parameter,,
4100,e011f9378fc971749dbcc65aafe5f2ca7830f22e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-05 22:49:23 +0200, , use set leave_out,,
4101,c100ef6406c04977e6d4401007ac1e414b33b739,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-05 22:45:53 +0200, , liteeth core mac adapt depth asyncfifos according phy reduce ressource usage mii phy,,
4102,c1ca928ec2be415f818b194c34e50f90130b83e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-05 12:31:52 +0200, , liteeth small logic optimization mac eas timing spartan6,,
4103,73ea404380e4d16af76fd3e9e2ec1cc6eb624149,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-07-05 10:53:32 +0200, , merge branch master http github.com lab migen,,
4104,1d1f8510d3b2a48634afb2a71b2bd5cabcfd958b,im 'mithro' Ansell <mithro@mithis.com>, 2015-07-05 18:43:40 +1000, , allow using non milkymist cable urjtag,,
4105,23541b59499078a0e43e0a16a51849c56dc87764,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-04 21:04:23 +0200, , software bios call eth_mode ethernet mac need call hardware udp stack,,
4106,10eb07526dd243d48ea251b190594dbf7336ba32,ann Sionneau <ys@m-labs.hk>, 2015-07-02 17:19:55 +0200, , bios show memtest command help,,
4107,0df9c16e69bcdf08487edfeafe31307172b338c2,im 'mithro' Ansell <mithro@mithis.com>, 2015-07-02 16:51:03 +0200, , mibuild adding error checking around xsvf generation,,
4108,8daf5e32c18b573da282cbf7a22d2ebc95a6990b,im 'mithro' Ansell <mithro@mithis.com>, 2015-07-02 16:44:39 +0200, , adding support programming fpgalink step getting set get libfpgalink dependency sudo apt get install build essential libreadline dev libusb 1.0 dev python yaml build libfpgalink wget http tiny.cc msbil tar zxf makestuff script msget.sh makestuff common libs script msget.sh libfpgalink libfpgalink make deps convert libfpgalink python3 wget http bin 2to3.tar.gz tar zxf example python fpgalink2.py fpgalink3.py 2to3 2to3 fpgalink3.py patch fpgalink3.py set path correctly export ld_library_path pwd libfpgalink lin.x64 rel ld_library_path export python_path pwd libfpgalink example python python_path,,
4109,055f7d51fc587276954454db52a2b651c0db1adc,im 'mithro' Ansell <mithro@mithis.com>, 2015-07-02 16:03:44 +0200, , mibuild xilinx adding programming digilent adept tool,,
4110,7afa3d61d90eb43cc438573ad56278fe5173866c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-07-02 09:32:33 +0200, , mibuild xilinx xilinx fpgas necessary share primitive add specific implementation fix ddroutput implementation spartan6 tested liteeth gmii phy,,
4111,4509265c70b9e3133fcd7a67a8ed001a1d4ab569,ann Sionneau <ys@m-labs.hk>, 2015-06-30 00:42:13 +0200, , travis use use local conda install http doc build_tutorials pkgs.html,,
4112,31a447154d5875deeb9af99bababa5e327833d8e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-06-28 21:35:37 +0200, , soc support constant without value,,
4113,445f0f5d400d11d615129c77f7ad556ff6aabcdd,illiam D. Jones <thor0505@comcast.net>, 2015-06-28 11:06:46 -0400, , remove self.programmer reference mercury mercury programmer implemented,,
4114,3ea7ef81a96f498e5560c1d27329777e2d69b828,illiam D. Jones <thor0505@comcast.net>, 2015-06-20 18:47:24 -0400, , add mercury dev board mibuild http www.micro nova.com mercury,,
4115,e913fca8a0a45fff8f84ac01f902bbde685c02be,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-06-27 23:51:09 +0200, , libcompiler add fixdfdi,,
4116,a1e3fb16ac0e0d20f50a489fcccb7f1806a7dcbf,oe Britton <joe.britton@gmail.com>, 2015-06-26 11:40:18 +0200, , flterm.py use serial_for_url,,
4117,04c64eb1d88fb5a5ac8f2356fd7f901f4dd2865e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-26 00:20:58 +0200, , litesata example_designs fix core generation raid introduced change phy,,
4118,c615b50735ab5c7f8d655a8474a71301efae64fc,njoy-digital <florent@enjoy-digital.fr>, 2015-06-25 23:59:42 +0200,14, merge pull request olofk misc_fixes misc fix,,
4119,52e6bf6987e03c81ce7fe23f4c4703002c14ed8c,lof Kindgren <olof.kindgren@gmail.com>, 2015-06-26 01:16:35 +0200, , litesata test add missing dependency scrambler bist_tb,,
4120,ffb6081720eb1d4254dd774680d5b203e65cd271,lof Kindgren <olof.kindgren@gmail.com>, 2015-06-26 01:15:34 +0200, , litesata example_designs add missing clock phy instantiation,,
4121,f03c2325d9e4afa9dca365460ca5d5af57f2747e,Ã©bastien Bourdeauducq <sb@m-labs.hk>, 2015-06-24 10:46:58 +0000,21, merge pull request psmears patch minor improvement wording,,
4122,125432b5b69e46ed456f0cdc8fbd4b61a3b0c735,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-23 16:15:28 +0200, , liteeth example_designs use new keep,,
4123,d77a5fc5acffdb77e45b1df10e7b8d0f273df58b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-23 00:35:58 +0200, , fhdl special add keep,,
4124,351e654e9d03d15a4820bd84b604d8e8bfae5978,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-23 09:01:34 +0200, , software bios sdram flush dcache memtest otherwise partially testing cache,,
4125,2150e6cfef9b82faeeaf78a3b702b79b6dd65e26,obert Jordens <jordens@gmail.com>, 2015-06-22 18:48:31 -0600, , pipistrello run mhz cleanup crg,,
4126,01c5051866eb866646026fe09d37400f11fa469b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-23 00:53:31 +0200, , liteeth software fix wishbone bridge,,
4127,369cf4c4d7694d33141f9b706d50dcf94cbc5363,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-23 00:37:31 +0200, , liteeth example_designs add false path clock domain speed implementation use automatic phy detection,,
4128,5c939b85efa45e9c4158b39f958ff6f7059fe4db,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-23 00:25:26 +0200, , liteeth core arp fix table timer wait_timer adaptation issue,,
4129,a3c0e5c4d9fbfde5185559dac81477be9ef1cef7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-22 23:15:00 +0200, , liteeth core arp fix missing mac address arp reply,,
4130,781869d6f92ab4cfca1bac1ba2ddba0cf0207096,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-19 09:00:14 +0200, , software libbase system fix flush_l2_cache,,
4131,f44956bfca4d2a8f2afbac0e40dcb7c0dd168f92,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-19 08:39:37 +0200, , soc sdram add l2_size constant avoid declaring empty flush_l2_cache function l2_size defined,,
4132,71627cf9f0d73f2992e7618fae0c7a7af25f8d6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-19 08:37:16 +0200, , bus wishbone remove size csr cache size reported software constant,,
4133,7d8f4d1009c4e411c186d1328d0d4f84a74e3575,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-19 00:52:39 +0200, , mibuild xilinx ise fix source set source false default window tool supposed path,,
4134,743a5f6ea908e4a4aad7a7d549d95b2652111f90,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-19 00:40:05 +0200, , mibuild xilinx ise simplify,,
4135,6370acd9685184eff8698320c35278afe33c8f7b,illiam D. Jones <thor0505@comcast.net>, 2015-06-19 00:30:22 +0200, , xilinx platform use cmd.exe window instead bash run script remove msys dependency,,
4136,d435f30fa351b649635d3f1e548925eac5d31110,smears <patrick@smears.org>, 2015-06-18 12:26:22 +0100, , minor improvement wording,,
4137,7c2d0fa641444a6068878c38451c8d8163a9dd90,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-06-17 08:32:17 -0600, , indentation,,
4138,c0bc94ca1c54da49370ffa15c0ba27521ce92759,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-17 14:52:30 +0200, , soc sdram add capability share cache multi cpu socs,,
4139,f8b1152b988ee6832174eb5fec867788aff16f95,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-17 15:31:49 +0200, , wishbone add cache wb2lasmi,,
4140,3b9f287bab287f34285d317dd1d23f41bda77655,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-16 19:06:24 +0200, , sdram use wishbone cache cache add optional cache minicon,,
4141,6e876c63ad580cb9643b529cf201b741a58219e3,ann Sionneau <ys@m-labs.hk>, 2015-06-14 23:19:27 +0200, , pipistrello fix fpga speed grade,,
4142,a1f7ecc8c56b323f5bc0b3b762891cd1f9523425,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-10 12:15:59 +0200, , litesata use 200mhz clock sata3 6.0gb example design working,,
4143,571ce5791a68e525711ed921cfc773c5879bf2e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-10 12:14:48 +0200, , litesata phy apply 63869 keep cdr hold sata link initialization self.rxelecidle already filtered usrclk cycle setting rxcdrhold respected,,
4144,1bb2580779816f92439fc624c6ebf1b0f486397d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-02 19:35:00 +0200, , sdram use new migen converter minicon frontend small cleanup,,
4145,f96a856c9755f8e0eb99041526eb3388bd87164f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-02 19:33:09 +0200, , sdram phy fix simphy memory usage,,
4146,33b536e505f0cdd3f0921d9fe6a7158140397e5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-02 19:29:38 +0200, , migen bus wishbone add upconverter converter wrapper also rewrite downconverter,,
4147,79624ce8490c0a367a57a001f780c62036e93920,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-06-02 19:26:42 +0200, , migen genlib fsm fix delayed_enter delay negative happen delay generated others parameter,,
4148,fd16b66bdfcd91f8b86b6229ecd5a4002711599d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-06-02 17:40:42 +0800, , genlib cdc add bussynchronizer,,
4149,f40140dba5b90738be97e11e25093f6de867e055,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-29 12:26:34 +0200, , sdram refactor minicon fix issue ddrx memory simplify code fix addressslicer manage write latency write precharge timing add odt reset_n signal,,
4150,57102ec16003e1bbc0f3cd3390417bbe19e4cf4c,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-05-28 15:43:31 +0800, , setup.py valid version number fix issue,,
4151,a8b9c126cdcb7bee6ecf6a46bcdc3c06ec366f5c,ann Sionneau <ys@m-labs.hk>, 2015-05-15 11:03:02 +0200, , spiflash using 64k sector,,
4152,3f7e16186701c056d6a1129b52d42246be9d6c13,ann Sionneau <ys@m-labs.hk>, 2015-05-15 11:02:16 +0200, , spiflash cleanup unnecessary parenthesis,,
4153,d50bb8c55ee709d52910a6b993bbe53a39950b47,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-05-26 14:13:13 +0800, , litesata doc fix,,
4154,1e47cfce2bcabf1a2d53b5d211fb1734db2c09c3,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-05-26 13:57:26 +0800, , merge branch master http github.com lab misoc conflict misoclib mem litesata doc source doc frontend index.rst,,
4155,a9da892b57028aecf2286045926e71de4a193876,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-05-26 13:54:31 +0800, , litesata doc fix,,
4156,989d8a7c2927b83648f4e698c87c0ad7c4cea24d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-26 07:37:09 +0200, , liteata fix spelling mistake doc,,
4157,eb922f6ddce5d44d5aec2354a398f6b07bb76e74,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-25 14:04:37 +0200, , litesata rework frontend doc add striping mirroring,,
4158,0d1a7b93153bc1b474e5a903a09b99798f9385f3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-25 14:03:14 +0200, , litesata add mirroring,,
4159,c3716296aee5ddac8eb5652099480abbec4c7dcb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-25 13:57:27 +0200, , litesata add striping,,
4160,0d2db236038b6095064332018be946bab5834461,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-25 13:55:15 +0200, , litesata core link move buffer continserter seems better timing set sink,,
4161,cb053dc0118f06a3d30aa78126307b152a9a18fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-25 13:53:02 +0200, , liteusb core packet fix missing,,
4162,1bb5a05488a7cc6fd03cd8b73ca6d693361f2b32,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-23 14:12:20 +0200, , litesata add striping module use multiple hdds,,
4163,5daba9af68e8577c3933fd63eab1f273b43e14ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-23 14:08:56 +0200, , litesata cleanup prepare raid,,
4164,a5f495aeac7014c58055bac9b045390816ece6c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-23 14:01:08 +0200, , fhdl verilog add reserved keywords,,
4165,9cabcf14e9aea4ecc256ddc5eb2e5943b4b284ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-23 00:22:13 +0200, , migen genlib record add leave_out parameter connect module dataflow adaptation often need connect signal endpoint except one concerned adaptation new parameter ease avoid manual connection signal,,
4166,5390540d3ccb9570a6280645e7c6e16027a43797,uy Hutchison <ghutchis@gmail.com>, 2015-05-20 01:14:31 +0800, , example instance usage,,
4167,ada131dbe05a19ffb81421fff428280382181abe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-13 10:48:08 +0200, , vpi avoid code duplication window linux,,
4168,f6624b34f03d69201f5ede856b0ec410846eb080,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-13 10:17:31 +0200, , migen actorlib spi apply missing csr renaming,,
4169,76302d7aa644f9e9a3c852b16de83562391f63c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-13 10:13:14 +0200, , vpi cleanup thanks,,
4170,98cf103c65f235688c502d842cfda92a8e19a543,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-13 01:20:57 +0200, , vpi fix simplify window simulation end msg ignored,,
4171,b0f159421c799f94f271718f9a4c8366f53c104a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-12 16:16:24 +0200, , merge branch master http github.com lab migen,,
4172,88a406ebec4f405e208484b99ab4d06ce8d812a0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-12 15:45:16 +0200, , migen genlib misc replace timeout waittimer artiq,,
4173,d9b15e6ef64691dc6cf4de5c4fe3d62ed4bf1b33,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-12 15:49:20 +0200, , core replace timeout new waittimer,,
4174,9194fe43a172cde967e2e86ddccb8b6aa1637834,ann Sionneau <ys@m-labs.hk>, 2015-05-12 14:06:16 +0200, , travis install conda dependency activating virtual env,,
4175,c1088f4666b0541f2296c5181fa508f23d7a07bc,ann Sionneau <ys@m-labs.hk>, 2015-05-12 13:58:08 +0200, , travis get anaconda.sh doe take args anymore,,
4176,a99aa9c7fd56e97ebb316ac9b83440f522a622ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-09 16:24:28 +0200, , uart rename wishbone bridge,,
4177,fb5397aa82b50e0e6e9c0716e50a01e26e2c740b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-09 15:48:54 +0200, , uart remove litescope dependency remove frontend,,
4178,fe6eef7069550c2d133d6acbeb310e8bb4d59e7e,illiam D. Jones <thor0505@comcast.net>, 2015-05-09 21:09:32 +0800, , window simulation support,,
4179,1fd189512f00f6485b900bff9b68394b647dfa50,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-07 20:03:55 +0200, , liteusb frontend dma remove length crc core,,
4180,99fb0d461973428187f8b8335b3da33a4ec740a9,obert Jordens <jordens@gmail.com>, 2015-05-07 18:18:56 -0600, , ise move user_new_parser xst_opt,,
4181,4d902b578cd8a1dd6a04488d061c2c8db56a5b75,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-07 20:03:12 +0200, , liteusb phy ft245 rename ftdi clock domain usb,,
4182,d9111f6a044b73af5acca8d559ede51aacda96f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-07 11:06:05 +0200, , litesata fix packet figure frontend doc,,
4183,566d9730492daa8252589b3e8fe1241b8a5ada9d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-05-07 16:29:30 +0800, , readme add note submodules,,
4184,5516a49696b21a13e1b606f38d99d9d7d97f1667,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-06 03:51:02 +0200, , litesata add doc frontend,,
4185,6908ddbaf91a9ac53170727a19702f44328511c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-06 02:02:22 +0200, , litesata cleanup readme doc,,
4186,7bdcbc94cdcb38fa06bd648ff7b68d30d4cc29ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-06 01:33:02 +0200, , litesata use setting vivado 2015.1 try follow ug476 recommendation initialize gtx ... remove automatic reset top work fine 3gbps still working 6.0gbps,,
4187,5d5d5edfe223cb0e6a295eed1bf99438750ce5ad,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-05-06 00:05:25 +0800, , spiflash fix miso bitbang large,,
4188,553262bcc14cf112f50eb473cb592f7d0f6958f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-04 12:28:49 +0200, , soc sdram vivado 2015.1 still doe fix issue cache update comment ...,,
4189,438a0856c545110b40af7b6f075723d90a0fdac3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 18:42:33 +0200, , misoclib cpu merge git.py identifier,,
4190,da711ad5f12c2186d2ace69d717f6a8b8bee19a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 17:39:22 +0200, , liteusb add simple example design wishbone bridge software control,,
4191,c98bd9fd7955daf77ed55602c2f9b5392ce8ce3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 16:57:32 +0200, , rename shadow_address shadow_base appropriate use instead done artiq,,
4192,145398d874352f0efbe8edbbb33c62687bb077b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 16:48:57 +0200, , liteeth core mac minor cleanup,,
4193,e9ef11620f05a646fe0fb4c8c1a246d42ea51459,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 16:15:58 +0200, , liteusb frontend wishbone use new packetized mode allow grouping response single packet,,
4194,1761bfba8a3eff7b7399e7c856ec1d0e55f16ce7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 16:15:08 +0200, , litescope frontend wishbone add support packetized mode,,
4195,ff51bde7f061b690e435ecda375fb81aef968dae,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 15:25:40 +0200, , liteusb software wishbone optimize writes read send single packet command,,
4196,e8c01ff4aa9fc44417f0a458d5d42a54c808fdc9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 14:26:19 +0200, , test last change fix small issue,,
4197,63b879797841ae6a7d9accd8f40bdc3681900b62,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 12:55:51 +0200, , liteeth move mac core,,
4198,a4617014f4cb55cef70aac214970be39ab792a4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 11:14:55 +0200, , core avoid much directory possible simple core core contained single file,,
4199,3ebe877fd2d34fc9db5f94819f7a394719290480,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-02 10:24:56 +0200, , use similar name wishbone bridge move wishbone driver core software,,
4200,1832f272206d0751f2f190281d243fb973ca8eae,ach Smith <IAmSparticle@gmail.com>, 2015-05-01 14:41:37 -0400, , target pipistrello add flash size,,
4201,5e649a657771371f68837004e89640f40471862f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 20:33:56 +0200, , litescope add basic working need optimized,,
4202,c03c41eb77554af816e1caa09ca75b931633f908,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 20:27:31 +0200, , litescope rename host directory software coherent others core,,
4203,a8b8af220a8c03260899fe02a69e442a2e4fe2b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 20:20:20 +0200, , liteusb add basic wishbone frontend could also reuse etherbone future,,
4204,cd3a51ada6e96e373862d599268b4aa0365e8879,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 20:19:49 +0200, , litescope fix missing source ack,,
4205,1281a463d6c959f67741fc17ffe5d7ed4078c02b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 17:42:00 +0200, , litescope bridge create generic wishbone bridge used different phys phy need provide sink source 8bits data pas phy specific uart mux removed since complicated longer useful create easily virtual uart ethernet usb pcie simply add another uart debug,,
4206,23126415d361b60c8a0034064637d39529bb8870,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 17:23:44 +0200, , litescope use full name io.py,,
4207,23ba1ccb52915242184a8b33a9ae1dc2c993d819,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 16:16:48 +0200, , target minispartan6 add usbsoc working also usable pipistrello,,
4208,da0fe2ecfbe0968f07111e84358c1561b6959608,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 16:15:15 +0200, , liteusb refactor software use python instead libftdicom provide simple example small modification fastftdi.c also done select interface mode synchronous asynchronous,,
4209,603b4cdc8cb3cbbfe1abc2e24a0d4e6e58c421f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 16:11:15 +0200, , liteusb continue refactoring virtual uart dma working minispartan6 rename ft2232h phy ft245 make crc optional fix depacketizer refactor uart wrapper around standard uart fix update dma,,
4210,8aa3fb3eb707e6a3c72979d870f393398f022479,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 15:58:10 +0200, , com uart add fifo since ressource usage low default depth implemented ram luts keep old behaviour tested successfully bios flterm,,
4211,70bc4ecb59e601cb3e6084fa71b712ae4b9cf30a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 15:49:33 +0200, , mibuild platform pipistrello add suffix usb fifo pin,,
4212,aea7308051eb23a9339df2e3b367d28113866838,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-05-01 15:48:42 +0200, , mibuild platform minispartan6 rename ftdi_fifo usb_fifo fix rd_n wr_n swap,,
4213,01e23439784ce86bf0c89b3b10e9e77434c74763,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-05-01 14:07:38 +0800, , doc remove cordic,,
4214,96bff77c36a7f4ba009cf35570d5c7b005180507,lain PÃ©teut <alain.peteut@yahoo.com>, 2015-05-01 00:49:58 +0800, , add example test,,
4215,a6f290ac16a84bb9607f981b3a68c20d74d822d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-28 19:05:34 +0200, , liteusb add ft2232h_sync_tb,,
4216,28c50112a40707ae3979c112bb6f183bac506163,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-28 19:00:13 +0200, , liteusb add phy minispartan6 pipistrello need simulation board test,,
4217,30eed19283bedb187c42660ea7220401ab28d9f9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-28 18:58:38 +0200, , liteusb continue refactoring add core_tb almost,,
4218,7fc96da51c9feda5d73aaf971d36ffc0b63c00d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-28 18:53:46 +0200, , misoclib com uart remove liteeth dependency copy paste error,,
4219,d253adee61ad9f795f872d7dacdeac2f63c4883f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-28 18:51:40 +0200, , liteeth use migen packetizer depacketizer remove generic move etherbone tty frontend,,
4220,1cbc468bdaf0d07cc3b44dc3ee70c50df239ef98,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-28 18:44:05 +0200, , migen actorlib packet add packetizer depacketizer,,
4221,0da9311d70627e4f46319d9631881d50ed44fe5a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 21:04:18 +0200, , migen genlib avoid use floating point reverse_bytes,,
4222,453279a7c88aba26d0c5f6a4db7591fd81840fef,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 15:33:01 +0200, , litesata cleanup link,,
4223,0c08055014221b0409428751b1b0c7245e49c76b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 15:28:08 +0200, , merge branch master http github.com lab misoc,,
4224,dc8d8445797f368fddc4a139ac4d18767aee185a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 15:19:54 +0200, , liteusb begin refactoring simplification wip,,
4225,3ce5ff3722459ca4bafcc7da7966f7bfe5913c91,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 15:14:38 +0200, , migen actorlib add packet.py manage dataflow packet arbiter dispatcher header definition buffer,,
4226,f976b1916a5edea289d506bfab353b5188854623,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 15:12:01 +0200, , migen actorlib misc add provides easy way improve timing chained dataflow module avoid polluting code internals buffer,,
4227,e96ba1e46f8ff5db6dd769edc2b0716001369fdd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 15:08:10 +0200, , migen genlib misc add reverse_bytes,,
4228,91c77d464c1d6dca9b8e7b1d0ee57059fe0711a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 15:06:37 +0200, , liteeth use new migen module actorlib avoid duplication core,,
4229,20dd6d3047ba8bc576fbc9f4dc2c20202dd09683,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 14:59:29 +0200, , litepcie use new migen module actorlib avoid duplication core,,
4230,1ef81c4d24bf90daf3fed2facb30eff3ad7e0f68,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 14:50:43 +0200, , litesata split hdd model phy link transport command hdd update simulation,,
4231,ded3f225743608d009aee6e5e47fc41b61ef5a14,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 14:48:14 +0200, , litesata use new migen module actorlib packet.py avoid duplication core,,
4232,fe867ccf3300d755c22a253c461a5925b05d39b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-27 14:44:54 +0200, , litesata remove obsolete,,
4233,1d9771f574e67c66b765e836420bb12586e7709b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-27 13:42:32 +0800, , spiflash use soc defines add write_to_flash function,,
4234,0b1a2e102251a0476294c4958d7edf4a5dfe2c87,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-26 17:32:25 +0200, , liteeth mii gmii detection gateware gmii_mii phy,,
4235,07b7c2a13fd7d5c53963d0c1cc41370f8d9f95c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-26 14:52:05 +0200, , liteeth phy gmii add default value pads_register,,
4236,ae71bf283064dfef19eeebccd3f92a84a8ae53ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-26 14:13:09 +0200, , liteeth fix improve 100 1000mbps speed auto detection,,
4237,472665b81da46fa35ac7e1eb49386d187ae46abe,illiam D. Jones <thor0505@comcast.net>, 2015-04-25 08:29:08 -0400, , add command line option use_new_parser yes xilinx xst force use newer parser older fpgas,,
4238,73a16875627802edf5b779d4f709e2289403bd35,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-24 13:24:52 +0200, , migen test desactivate travis verilator need upgraded,,
4239,67702f25abdae3af163e41fb2d93cc376026fa19,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-24 12:54:08 +0200, , migen fhdl verilog _printheader _printcomb remove default value argument used internal function thanks,,
4240,bc30fc57e7ea42dcf6ae0e36a8f51a0ed5edfaab,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-24 12:14:14 +0200, , migen fhdl give explicit name syntax specialization asic_syntax used,,
4241,61c3efc5f5a9931b4c6ab3cb87d8414b31c447a0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-24 12:00:46 +0200, , migen test rename asic_syntax test_syntax simplify,,
4242,130fd19dec29e565bba7cfdec65c4088f37659f5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-24 11:31:10 +0200, , liteeth core simplify checksum control,,
4243,5b48e7bb528f22ba42cc17d229ea19908cc104f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-24 11:30:35 +0200, , liteeth finish renaming,,
4244,2d56d3200939f6356dfda1e1edfde0e4dde21535,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-24 09:06:26 +0200, , liteeth mac core simplify fix padding,,
4245,b93df693a48f25834e4aef9eb092488e1df98f53,ann Sionneau <ys@m-labs.hk>, 2015-04-21 20:26:40 +0200, , travis add conda package generation upload build doc,,
4246,7280bdb9d49e2b098ee5b59c274abf0ff07f6c09,ann Sionneau <ys@m-labs.hk>, 2015-03-17 17:58:45 +0100, , add conda recipe migen,,
4247,2f45d4640bcb79cd423bbcefbfed253a4cb90563,ann Sionneau <ys@m-labs.hk>, 2015-04-22 14:31:42 +0200, , doc fix warning doc build,,
4248,e5b170f02d7e9947c03ba44144187a7d2ad1e814,uy Hutchison <ghutchis@gmail.com>, 2015-04-22 12:29:59 +0800, , travis install verilator,,
4249,7ec0ecae112297e45e1115cd2dc924d4a811a46e,uy Hutchison <ghutchis@gmail.com>, 2015-04-22 12:28:46 +0800, , test add test asic_syntax,,
4250,6b5969732a78b3955307e5c9d4be11bd2a912dd1,lain PÃ©teut <alain.peteut@yahoo.com>, 2015-04-21 16:58:24 +0200, , add travis badge,,
4251,28dde1e38f96f47932c0d27dfa2d3bec4d7c5384,uy Hutchison <ghutchis@gmail.com>, 2015-04-21 09:51:39 +0800, , fhdl verilog add flag produce asic friendly output,,
4252,b8bbaaef3abb6c8dd4f768c51684f3ad97173b07,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-19 16:54:57 +1000,14, fixing shadowing global index function fix following warning  wall fpic wall wshadow fstack protector param ssp buffer size wformat wformat security usr include iverilog ipc.o ipc.c ipc.c function ipc_receiveâ ipc.c warning declaration indexâ shadow global declaration wshadow ipc.c 113 warning declaration indexâ shadow global declaration wshadow  fix http github.com lab migen issue,,
4253,f57ee296a96d8e7b9feac5c834a0a05e4235c8c5,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-20 17:17:34 +0800, , mibuild altera cleanup,,
4254,65eeb333291a3c2810392fd835be5a0417b4994b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-20 16:22:32 +0800, , revert add standard definition mibuild altera reverts commit,,
4255,a889b4106084cd781eb0faf2482a83acfea9700e,lain PÃ©teut <alain.peteut@yahoo.com>, 2015-04-20 10:08:47 +0200, , add standard definition mibuild altera,,
4256,1b050d98ea6a23061a19d2c24e32e9369ca64ed8,lain PÃ©teut <alain.peteut@yahoo.com>, 2015-04-20 10:06:24 +0200, , add differential support mibuild altera,,
4257,fd966d70bad14952524567e2fd59fe5983a96b9a,lain PÃ©teut <alain.peteut@yahoo.com>, 2015-04-20 10:03:08 +0200, , pep8 cosmetic,,
4258,ff2d1d938339bc1b2dc16abadd803327afa36e76,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-20 08:16:31 +0200, , litescope fix read reg.py,,
4259,4c0d9f5f36af52778cc92bb0ac11937cffb53ad4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-18 15:37:38 +0200, , litescope remove repeat mode driver useful cleanup,,
4260,5a930fe7cfd6a9bb40165444bf8ef6ff8f098aef,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-18 08:51:59 -0400, , lite core change permission make.py file litepcie init.sh file,,
4261,341f635a8516225d71de5baafd631538509ce754,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-18 13:53:14 +0200, , litescope add pcie driver mmap sysfs use litepcie example design,,
4262,602eaf69c7985b3009bd9b8957ca25d4158edc33,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-17 14:10:32 +0200, , litepcie fix asciiart make.py,,
4263,8a822b9deb178c4e213e1cb516e12e18551e9922,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-17 13:52:21 +0200, , litepcie add extcores,,
4264,b4b37fb10e1a4dc910d2e551754f4dd7ce39929f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-17 13:48:34 +0200, , litepcie add linux driver utility sysfs dma,,
4265,d22d58c7cc8997c0531c4e19d0c2069558024a35,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-17 13:45:01 +0200, , add litepcie core,,
4266,93de581931e9bb29f2e329258e665e74de1403db,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-17 13:33:07 +0200, , soc add shadow_address parameter necessary want shadow memory able start csr address 0x00000000 example x86 cpu,,
4267,9666629c4fc0100056d884c1e494c3b8e958bc30,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-17 13:26:38 +0200, , soc cpuif add parameter necessary need access function csr.h example x86 cpu,,
4268,15625236c1fa5cb4f87466a348595e40f680c571,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-17 00:51:16 +0200, , platform kc705 add pcie pin,,
4269,083d371af45944d9d6c9db75bb71851904ed64f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-16 13:07:28 +0200, , mibuild add support library move .replace execute window machine need support library migen used wrapper large vhdl design using library,,
4270,958f1499928c1b108544795001617fcd78ae53f0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-16 19:49:46 +0800, , litesata test fix pythonpath,,
4271,ae503bc7b969dd98d2aa6060b7dc931b6fc632e0,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-14 23:45:33 +0800, , travis disable email notification,,
4272,9c8c20341f3f31819f88ca69e5479365502aa807,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-14 23:30:52 +0800, , travis add irc notification,,
4273,9e7dc175a4483985a1816952093d6cea5eab09a6,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-14 18:28:57 +1000, , using newer version iverilog,,
4274,c3c5ffb3035a6ff0ba3abcd1b5757c40a0702e16,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-14 18:28:56 +1000,11, makefile iverilog vpi man iverilog vpi iverilog vpi tool simplify compilation vpi module use icarus verilog take command line list source file generates output linked vpi module fix http github.com lab migen issue,,
4275,34207982bc9b220c7834568146339cc1c53293cb,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-14 18:28:55 +1000, , adding .egg info .gitignore,,
4276,903711404eb8e12065a6b5254e6515deb39d908e,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-14 18:28:54 +1000,10, adding simple travis build fix http github.com lab migen issue,,
4277,9ca3be0f6cf186f73787f58cec7235d5431a1b82,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-14 23:08:21 +0800, , readme add link online doc,,
4278,e2af9ac9a67f33fc2fcd63fcd3639f2dd86b33f0,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-14 18:24:28 +1000,6, expanding install instruction little based discussion http github.com lab misoc issue,,
4279,68c465ba4cf2a80b4cbf8a0ea52906b6efdb638e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-14 23:01:06 +0800, , contributing minor fix,,
4280,da1af9817659e0d6a3245ecc9804d43752645fcd,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-13 17:32:10 +1000, , adding outgoing directory .gitignore outgoing directory specified contributing.md instruction git send email example given http git scm.com doc git send email example,,
4281,c052b849f98716968fa2971d4c83a571124c6689,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-13 17:32:08 +1000, , adding call action link contributing.md file,,
4282,e03f1956e1fb0773acbcb861127c7011509330ba,im 'mithro' Ansell <mithro@mithis.com>, 2015-04-13 17:32:07 +1000,7, adding contributing file help guide new contribution github highlight contributing file people send pull request open issue see http github.com blog 1184 contributing guideline file includes start guideline sending patch fix issue http github.com lab misoc issue,,
4283,3f15699964e82054b4261a5100ce4fbce8a5e0dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 21:47:55 +0200, , revert fhdl verilog avoid reg initialization printheader reset int sorry merge issue,,
4284,482486706ccf1ee2fb94348a317879a7a6bc1b6b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 21:40:58 +0200, , mibuild lattice adapt diamond last migen change,,
4285,d83e170872cae27fac0485e09e9f16cd602512eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 21:33:44 +0200, , global pep8 continue work ... volunteer welcome,,
4286,89bb90fe2a9008147d7592f04bf1072aec0c4f89,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 21:22:46 +0200, , global pep8 e265,,
4287,f97d7ff44c7e392afc14831c6a54145674c4a1f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 21:21:30 +0200, , global pep8 e261 e271,,
4288,5f225c04752548e8f1a43df98ae98f191cd38fcb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 21:11:13 +0200, , global pep8 e225,,
4289,728c15213fd01f701dde496d4894c963e0396adf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 20:55:21 +0200, , global pep8 e222,,
4290,69764f2e22b22fff3ca96b978d492ed70df3b1ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 20:54:19 +0200, , global pep8 e401,,
4291,37ef9b6f3a838c16fb5dc70d8d54904d1c6e9dc0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 20:50:03 +0200, , global pep8 e231,,
4292,1051878f4c10a1226bbad2648864771f3e076afb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 20:45:35 +0200, , global pep8 e302,,
4293,17e5249be03ccc08ca3cbc3b935480d695cc391b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 20:07:07 +0200, , global pep8 replace tab space,,
4294,2ccb5655c9c894a85e19200e19c2536f9c993fd3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 17:56:51 +0200, , global pep8 continue work ... volunteer welcome,,
4295,fc68d915c1bee8710f35fe93bb7681ac3e164c8e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 17:16:12 +0200, , global pep8 e261 e271,,
4296,71d0f6ab2aef79a5429f543fc1e918f3a5a1f4b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 17:02:59 +0200, , global pep8 w262,,
4297,f3c010c1d5b737080a245929a870c3926402b4c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 17:01:05 +0200, , global pep8 e225,,
4298,042b160b81d7509ce8f44e15702a4864f606763a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:58:04 +0200, , global pep8 e222,,
4299,01ba965d0c2efbb67f4ea6d2ba74e7c6d2bc09c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:56:25 +0200, , global pep8 e401,,
4300,796119fcaff60d41d631e7af3075ca4216e12e8a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:53:07 +0200, , global pep8 e203,,
4301,ca7019fa0de494ad073762283863d5e1132ee4ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:51:00 +0200, , global pep8 e231,,
4302,9ad90b531e32f2cb5101e81834a1a6483d5f5f4a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:48:51 +0200, , global pep8 e201,,
4303,f68423f4236b22a39211da059d37611237979660,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:47:22 +0200, , global pep8 e302,,
4304,d9e09707ae3c0f5ba6d48b1dbf3ee1dccfb3965f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:19:55 +0200, , global pep8 replace tab space,,
4305,20407271794990b87b1a08e3ba53f45f8285e3e9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 16:09:04 +0200, , litesata pep8 convenient almost,,
4306,1f19e6ae92d1d4cbcf242b49cc5913a1fdb40204,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:55:22 +0200, , litesata pep8 e265,,
4307,c8bcbfb855cf48b493b15f465f0f38890c692bdd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:51:17 +0200, , litesata pep8 e261 e271,,
4308,2e5501933ae3995e334bee5c164f6fc22fc47b6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:44:52 +0200, , litesata pep8 w292,,
4309,ea6708046219aa358532c8a771f15a35f3114eb0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:44:04 +0200, , litesata pep8 e225,,
4310,a9b42161c0540b0c6b86541e6c764a1b8a0ef914,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:29:34 +0200, , litesata pep8 e222,,
4311,77cdb953adecc073b1c82964da1a8fd37800f377,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:27:36 +0200, , litesata pep8 e401,,
4312,8f7751e41202cbf633b23a63c5f97daa1ac0d13f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:25:40 +0200, , litesata pep8 e203,,
4313,61fa72b6553756783166d3fec82a9ef7994b7fe8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:19:34 +0200, , litesata pep8 e231,,
4314,d0c5bd377ab9fa973c67198b32d132c31c044b03,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 15:12:39 +0200, , litesata pep8 e302,,
4315,808e1fe8666715eda87df0fac3ef7ee3caba220a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:55:26 +0200, , litesata pep8 replace tab space,,
4316,312f302d365e64316a243b9fb72e35a6ad43697e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:53:17 +0200, , litescope add build directory,,
4317,1e1f7ce30e46267033bf77295fbbbd6ee388859a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:47:44 +0200, , liteusb pep8 convenient almost,,
4318,f10e87306341097b1c9142071dcfcade3c4b3f73,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:37:39 +0200, , liteusb pep8 e265,,
4319,5343537fc2a7f015b4e18707b068dc1d0422caea,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:34:36 +0200, , liteusb pep8 e225,,
4320,39df1ff63688469a946a909e73651b51893604e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:32:51 +0200, , liteusb pep8 e222,,
4321,9e3d3e7930ec0eec57ed01539e4086d4f6d5bd7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:30:48 +0200, , liteusb pep8 e231,,
4322,ce0e818d6670e584c479c7fb587a531a2a0f3fa7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:29:44 +0200, , liteusb pep8 e201,,
4323,4974fd6bc97344d40ba9c32dcc8d0061551d0f2f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:27:31 +0200, , liteusb pep8 e302,,
4324,cb473ddb6ecfc136df55317dc1b978a0ee42943b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 14:09:58 +0200, , liteusb pep8 replace tab space,,
4325,40abd66d6921668dddac21a9fbc925a62600ee01,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:56:24 +0200, , litescope pep8 convenient almost,,
4326,4cdb0ddf3a01f9415de8a1c3e73d97e2fcbffbfb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:46:06 +0200, , litescope pep8 e265,,
4327,8f9bd24f6f23dd629575d8044177c798dd50e45b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:40:30 +0200, , litescope pep8 e261 e271,,
4328,eb58f45b3112ca2f004508e9c744305e3623aa14,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:38:35 +0200, , litescope pep8 w292,,
4329,f16623d5486e1dfceeac035529340515eb7e3a47,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:37:46 +0200, , litescope pep8 e225,,
4330,7e37d7b6d0260f203e4a595759955c28fce32104,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:29:41 +0200, , litescope pep8 e222,,
4331,651e228e22eef0d79213a7ef7720c19f12f4fa5d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:28:47 +0200, , litescope pep8 e401,,
4332,49dcf8d83117e2f40f5a9ed9c7de3aa357dfc287,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:25:27 +0200, , litescope pep8 e203,,
4333,51ca259bdb598be24c74432288b9d4683e44d514,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:23:48 +0200, , litescope pep8 e231,,
4334,67b4da8ecfadf95d7d7c83c016ab12d05e3d10e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:20:13 +0200, , litescope pep8 e201,,
4335,13e4d7c52556017227731e1289532582317049dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:18:21 +0200, , litescope pep8 e302,,
4336,1328328540eed2e5492e005bdfac0ba8cc7c8a4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:09:44 +0200, , litescope pep8 replace tab space,,
4337,2bd38f44a32b2abc4bb1e6ae1500990df7ec41a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 13:02:04 +0200, , liteeth pep8 convenient almost,,
4338,154d3d3b04d054afc9cd4c6d455ddf932d412191,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 11:23:27 +0200, , liteeth pep8 e265,,
4339,45dc4920ec177197b9376c3446b296d994dae4c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 11:07:50 +0200, , liteeth pep8 e261 e271,,
4340,021a5ae8a0086db37f9dead282bc04ef79909d5f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:58:45 +0200, , liteeth pep8 w292,,
4341,a84f12618b7d02ba2c6114b6ce23098c46a89a74,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:56:18 +0200, , liteeth pep8 e225,,
4342,66ce40d880826e1a17f88e97791796ef8777ef78,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:48:59 +0200, , liteeth pep8 e222,,
4343,ff2d7f9adc40af87fd24c44a61b314e814548887,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:45:09 +0200, , liteeth pep8 e401,,
4344,726fd3ab429a624d82190c117e4aac180b08b876,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:39:46 +0200, , liteeth pep8 e203,,
4345,8dc817dd706d2192a25cce9ef0741ab329d59169,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:31:18 +0200, , liteeth pep8 e231,,
4346,9c527742cb6129dd591635d80d4eafa5eb94b637,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:23:33 +0200, , liteeth pep8 e201,,
4347,5720638d85e69a6a30f344464568545b49705a25,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 10:20:02 +0200, , liteeth pep8 e302,,
4348,cd43eaffc2498dff6b19a106cde95cc799e9a05f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 09:53:43 +0200, , liteeth pep8 replace tab space,,
4349,a2c17cdcef25ee1e6a567379c41eaaf2f7739a5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-13 09:37:03 +0200, , merge branch master http github.com lab migen,,
4350,afa9b889aee9028ac72efeb59214728cbacdc230,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 22:09:46 +0200, , liteeth phy gmii fix clock generation mii mode clock_pads.tx input,,
4351,3710afe7fe1cca791140ec7d8160142368932303,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 20:58:23 +0200, , microudp.c add ifdef ethmode bios generation gmii mii broken,,
4352,8e639160e3a83f747f750ef10997a385937b93c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 20:19:32 +0200, , liteeth phy gmii_mii add pad register,,
4353,0c27708b0a56fb14ed03f840a7632d0a0887fb95,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 20:11:08 +0200, , liteeth phy gmii_mii avoid doubling pad register,,
4354,bc81d9d639686517dbb4fd475e5a606a133f028e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 18:56:46 +0200, , liteeth phy __init__.py add comment,,
4355,4abe8e1d9edfb88f1073126e29975b89412b9cbf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 18:52:35 +0200, , microudp fix,,
4356,515398634f0c861094bcfa6f843c4446bd08d4c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 17:33:38 +0200, , liteeth phy gmii_mii add clock counter use bios select mode,,
4357,857bee8a00c9413af2e09522c19128def2cabc36,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 16:49:39 +0200, , liteeth phy add gmii mii phy swicth manual need clk counter allow software logic automatically switch gmii mii,,
4358,cfac3d9f5cae73b75d065cd64e91d51d0309ef0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 15:50:20 +0200, , liteeth phy mii simplify liteethphymiirx using converter,,
4359,ddae41f2e4dad5eb6ebc3dd67cc9ea0a5b12dbdf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 15:21:58 +0200, , liteeth phy mii simplify liteethphymiitx using converter,,
4360,8c722db54e5192aa298d8ff5dd2d63989f443830,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 14:43:35 +0200, , liteeth phy mii assign tx_er exists done gmii,,
4361,4329e3e1b996671daecec7c7b9e0326c4de442a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-12 14:27:29 +0200, , liteeth phy mii allow use mii phy gmii mii chip phy clock provided fpga tested kc705,,
4362,c6904f9d63302daff3b2ae091cde199dac0b8a51,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-12 14:06:57 +0800, , sim fix support convoutput,,
4363,93ed3212f71038ffcd5bf6833f581ae54ec3665a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-10 18:57:06 +0200, , timer revert prescaler fact use software prescaler uip,,
4364,ff23960657faccf656f0f4f9d749194dc180e6c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-10 17:18:07 +0200, , fhdl verilog avoid reg initialization printheader reset int able reset signal value another one without change possible since synthesis tool support initializing signal another one,,
4365,80ef7291c18999301c79b650257f0c7a9928998a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-10 13:58:44 +0200, , timer add prescaler,,
4366,181aeb4791a563cc72143ab387d8d5f1e0d0147d,uy Hutchison <ghutchis@gmail.com>, 2015-04-08 17:24:09 -0700, , add example hamming generator checker instance  content type text plain charset utf div dir ltr div,,
4367,d6c19858faf09f9ca6d2a31370f87187b4f16358,obert Jordens <jordens@gmail.com>, 2015-04-09 19:17:02 -0600, , s6ddrphy redo phase_sel get rid,,
4368,603a4ef51e4c256469280c6a33911d1e00d5fb46,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-10 11:42:25 +0800, , liteeth adapt new,,
4369,5d0707278390cfe8a8420dffcbb80e0078ac4f48,obert Jordens <jordens@gmail.com>, 2015-04-09 15:17:19 -0600, , strace_tailor make generic cleanup,,
4370,a69741b24e1a72997fbfac77422b2e6fa8f84b6b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-09 12:00:20 +0800, , forgot cordic file,,
4371,ea613cd8eef44c4f6048c7b58f3b6e6473008595,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-09 00:00:25 +0200, , litesata update build core target generation,,
4372,03aa972bb66b161dc2080aa4826f3c31251405ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-08 23:27:22 +0200, , lite finish adaptation need tested board,,
4373,3a2b677f85ca33d96ca44f91fb4e2acd67ec07ef,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-09 00:34:36 +0800, , soc cpuif support user defined constant,,
4374,e1702c422c8141c4010eef0c61f8099825512d82,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-08 20:28:23 +0800, , introduce conversion output object prevents file fhdl backends,,
4375,8ce683964ac55cad51e01b5f152f4bbe3a190038,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-08 19:41:54 +0800, , mibuild tool write_to_file use context manager,,
4376,90c5512b25534a8a356115591607476da1b8518b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-08 11:35:53 +0800, , genlib remove cordic live pdq2,,
4377,8b41ab3a5ffc06ca9145bce77b68bff043183b60,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-06 23:53:04 +0800, , make add target build name,,
4378,176b9240a953e650aebc03f6fec3e82b6db7f04f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-06 23:52:34 +0800, , soc use new api,,
4379,25e4d2a2db43ed8e62aa6b3dffc5e3e5ff14aeb3,obert Jordens <jordens@gmail.com>, 2015-04-05 03:49:07 -0600, , decorator remove deprecated semantics,,
4380,8798ee8d73757ff6935739eb9dbf078b54238955,obert Jordens <jordens@gmail.com>, 2015-04-05 03:49:06 -0600, , decorator fix stacklevel export std,,
4381,f26ad97624f866d47fa5230433c281ff2174551f,obert Jordens <jordens@gmail.com>, 2015-04-05 00:20:23 -0600, , decorator fix controlinserter,,
4382,db76defa2a2ba0d9c67500a764c8f5fdc7b087d2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-04 20:12:22 +0800, , fhdl visit remove transformmodule,,
4383,66f8dcbfaf9dd74b574adb05bb6670fdd7e4fe67,obert Jordens <jordens@gmail.com>, 2015-04-02 14:28:42 -0600, , lite adapt new semantics note load duplicated code lite module shared,,
4384,e702fb772791c8ac8b1c658e1f7dc97b30f592c5,obert Jordens <jordens@gmail.com>, 2015-04-03 14:55:20 -0600, , decorator fix class instance logic,,
4385,4091af69fdc53c62b50d5387b4a2c69c7098c7c4,obert Jordens <jordens@gmail.com>, 2015-04-02 14:28:19 -0600, , fhdl decorator make transform logic idiomatic transformer work class instance  resetinserter sys new class foo module pas  resetinserter foomodule old usage semantics still work old decoratemodule deprecated moduledecorator refactored decorates thing,,
4386,aac953dd9035ba2fb19d2df2acc2afa2dbac11f6,obert Jordens <jordens@gmail.com>, 2015-04-03 14:55:23 -0600, , vivado support phys_opt,,
4387,9506f693906a02719155783453f7429eb8929f26,obert Jordens <jordens@gmail.com>, 2015-04-03 14:55:22 -0600, , vivado add support,,
4388,4522956f11dbe6a6f6366e5372812198fa10f787,obert Jordens <jordens@gmail.com>, 2015-04-03 14:55:21 -0600, , vivado make _build_files method rename,,
4389,1d1189506a5e2e03d7939c3141befa8b069790c1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-04 18:58:02 +0800, , mibuild support multiple specification include file source,,
4390,2583e975f005e5f74f068ce908e78085804ca9d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-03 13:57:37 +0200, , soc cpuif fix csr base generation memory name already fullname,,
4391,c9c11e7aa837a266446cdaab5f869b7cfe1d2fac,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-03 12:45:32 +0200, , soc add name adding csr_regions,,
4392,85b3cced22505397124bbdf5ec89096cf04c8573,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-03 17:43:46 +0800, , use str.format,,
4393,c7361f1cdf49ab26b9a84757cc65c4aff0dbd8e1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-03 17:43:29 +0800, , software common.mak fix alignment quiet output,,
4394,0db6e1d624bfa0ad8ebc4414f598b1e63eebac75,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-03 11:14:28 +0200, , soc cpuif fix get_csr_header obj memory thanks ccube,,
4395,875abdeb8dd590fdf329ed1359a7553e1f7cd40f,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-03 16:00:07 +0800, , make.py use os.path.join,,
4396,73d3b8487c24178dc3461315f5918fd1bb3188d8,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-03 13:23:28 +0800, , crt0 or1k clean indentation,,
4397,357c807eb1724aa57100e47e30bfd9116ace94db,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-02 20:23:12 +0800, , merge branch master github.com lab migen,,
4398,ce429841d5333212d735e7341a31121e18f9b786,ann Sionneau <ys@m-labs.hk>, 2015-04-02 13:58:20 +0200, , kc705 fix typo platform file lpc definition,,
4399,b437dc3185f6eca3bc251fe8cdfe86d88b81c13d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-02 12:18:43 +0200, , remove use prefix csrs,,
4400,ce0ff1e3412f51f337a11db8a41cea7044b1e1a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-02 12:15:56 +0200, , remove use prefix csrs,,
4401,d67f24ddc70099affa0fbc3558f8efcb6988142f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-02 12:13:22 +0200, , migen bank description remove support prefix csrs,,
4402,696819cc7f9fdd405dfafc108f55960bf2055e5e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-02 17:17:33 +0800, , move gpio cpu.peripherals com,,
4403,63f14f3f30f3641d9783740722ab963edf6d8210,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-02 16:47:03 +0800, , libbase implement flush_l2_cache or1k,,
4404,382ed013afb2a2f7988f5ebe759b40b9751d6269,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-02 14:40:29 +0800, , minor cleanup,,
4405,bbdbf87599846647c6610c60ef2b03b4a5c4e5dc,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-02 10:14:24 +0800, , merge branch master github.com lab misoc,,
4406,60124be293f5e8b3c2741d243f67366fd4a9acb6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-01 22:52:19 +0200, , adapt litesata new soc,,
4407,dcdf5df4de22017cfd554d6bdd805b18e3da5242,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-01 22:50:29 +0200, , adapt liteeth new soc,,
4408,f65c0a3c953e163cbe785c7812e13ccb5b0db337,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-01 22:45:57 +0200, , adapt litescope new soc,,
4409,2d23ab7a85cb24e23d5629b457fc6bd0c6b40374,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-04-01 22:38:04 +0200, , soc sdram fix do_finalize,,
4410,2900429e6560b091f4e3e1ad703425937d6ff41e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-02 00:14:56 +0800, , soc use set,,
4411,369086a178e65c3c21c7fe1e92ff30be7a3bdd67,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-02 00:09:38 +0800, , soc simplify integrated memory parameter,,
4412,273242b3999215cd152247e30d99c8fcbcbbf26d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 23:41:55 +0800, , soc sdram minor cleanup,,
4413,6e2a662dd7218e0ed7deda0cb382aaf9ab8082c6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 17:37:53 +0800, , litesata adapt new soc api,,
4414,9599eb6faed0b3bd36b4225a4c7001dd4c984d34,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 17:32:45 +0800, , soc remove cpu_boot_file argument,,
4415,fb86445d14e314e5952340aa6c108d3127198d02,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 17:29:51 +0800, , soc remove cpu_or_bridge with_cpu argument,,
4416,a148af97ba99e1b22f2fa51dcacee9e22efd7bd1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 16:49:32 +0800, , soc retrieve csr memory region using method,,
4417,8b19a11cd7386721f1daafa277463fe1f8ef2800,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 15:56:51 +0800, , soc use add_wb_master function,,
4418,2a1112b912b3ac56d6a62372a778706ac0463e79,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 15:48:56 +0800, , soc simplify fix csr busword,,
4419,04f29e97e257124ba3bf764043147292f25c6b07,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 15:15:09 +0800, , soc remove unnecessary import,,
4420,5113301130190da834fc50934fba35b14210d7cd,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 15:14:02 +0800, , soc improve memory region conflict check,,
4421,980791e2b8bc9888319b048ff340cf1585b5143e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-04-01 14:33:12 +0800, , soc remove function,,
4422,e5ddd1263cfa8493f7afd161487d99e9108e71c2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-30 18:58:34 +0200, , remove redundant,,
4423,b469571afe8aaf1f150f17d7cbf2dd920447abbd,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-30 19:42:11 +0800, , move tool,,
4424,c169f0b189a47dc6b29e4539c7a9068fa0595c9c,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-30 19:41:16 +0800, , revert migen create verilogconvert edifconvert class return convert function reverts commit,,
4425,dc88295338209f94e6418c3b3d442d49eaa47e8a,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-30 19:41:13 +0800, , revert migen fhdl pas fdict filename content special reverts commit,,
4426,b1c811a3d192deae7c1b14e1403cd40f0bd1f4ef,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-30 19:41:04 +0800, , revert migen fhdl special use fdict pas memory initialization file verilogconvert print __str__ method reverts commit,,
4427,15e24b6c1061a317dafb59e471e93a6860a48901,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-30 11:42:14 +0200, , mibuild platform fix minispartan6,,
4428,95cfc444e60ea18fa0efef229582923b2e695631,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-30 11:26:10 +0200, , migen fhdl special use fdict pas memory initialization file verilogconvert print __str__ method,,
4429,ea04947519224628948b10c9b9e42cd0ed2252d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-30 11:09:29 +0200, , migen fhdl pas fdict filename content special,,
4430,f03aa7629256c6ff6ae3129e3c353a8cb141444d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-30 10:42:42 +0200, , migen create verilogconvert edifconvert class return convert function,,
4431,21c5fb6f6c0143340a9f28423bbc492388975e0d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-30 00:52:15 +0800, , merge branch master github.com lab migen,,
4432,19a6157478f6bb863f48b700d062a641001757bb,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-30 00:44:56 +0800, , platform lx9_microboard usrp_b100 fix bitgen opts,,
4433,263fc47728977f5ebd8efe265ee2d61fb0edcc18,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-29 12:16:33 +0200, , platform kc705 fix .bin generation ise vivado,,
4434,b313772a0cae003f4e02675ec6bf42f70fd6c56a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-29 12:34:40 +0200, , sdram remove redundant with_l2 parameter equivalent l2_size,,
4435,17f3590a7cff2c55f87f386fab32beb50996c673,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-29 12:15:39 +0200, , platform kc705 add impact programmer,,
4436,be20fbabe4513f5f8cc768274bf5bbc286ac26ec,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-28 23:18:08 +0100, , soc limit main_ram_size 256mb modify mem_map allow larger memory probably artiq runtime issue ....,,
4437,0649ded5fdefaa299d9c3e9ee0333a474bd70dbc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-28 23:10:33 +0100, , soc simplify main_ram_size computation share lasmicon minicon,,
4438,a8d91c0c1d8d40bd5f978329c22291263a15693b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-28 16:35:15 +0100, , sdram module fix mt8jtf12864 rowbits .... used beginning doe fix runtime issue,,
4439,75ee8a5db9267bed42051f0ed1a6d493f68fd925,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-28 01:59:55 +0100, , sdram phy simphy ddr3,,
4440,51ce7cad6f6b15a81d90acbeeb47124b7645d872,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-28 01:18:35 +0100, , sdram phy simphy expose setting user test ddr lpddr ddr2,,
4441,a95b3f8f13dbdbda0bacf00b5fe1f73ec5d12a34,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-28 01:17:50 +0100, , sdram core lasmicon add enabled parameter refresher simulation need disable,,
4442,7fe748e1b0a4e533e16dd6e184e1fde91c92e7ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-28 01:09:21 +0100, , sdram module clean trefi use 64ms,,
4443,54a88da5b8dd1eb58928cbfe4103fcdd9a00e6f7,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-27 19:22:29 +0100, , merge branch master http github.com lab misoc,,
4444,72fae6152519619a17f35e45d3806a27fe0cc4a6,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-27 19:22:03 +0100, , merge branch master http github.com lab migen,,
4445,20b646bd1a4df084cd85299b372aed35b7c1d28e,obert Jordens <jordens@gmail.com>, 2015-03-27 19:21:16 +0100, , add tool build minimal xilinx toolchains,,
4446,54c14c7119bfb56c5f352a708cea1e0fc6e4e72e,obert Jordens <jordens@gmail.com>, 2015-03-26 14:12:35 -0600, , pipistrello add por reset counter temporary fix removed combination bitstream flash mor1kx bios flash work,,
4447,f4c35e358efd5a596a16c6d386644f358ae146d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-27 18:24:19 +0100, , software bios sdram small clean,,
4448,6245dd7b6fb978f433a8d531ee923a96b2cdd22a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-27 16:43:22 +0100, , software bios sdram desactivate random address test since seems trigger cache lasmicon bug least de0nano minispartan6 memtest sometimes report error de0nano minispartan6 new test used lasmicon minicon seems fine investigate issue,,
4449,f85a4f004b7fc845de961410f7616b4b7b08b451,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-27 15:49:16 +0100, , software bios sdram add random addressing memtest testing memory linear access good enough adding random addressing allow detect eventual issue cache sdram controller,,
4450,ec080479dae787629af104ef3766f51909f83ea7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-27 14:14:49 +0100, , mibuild sim use architecture use others backends,,
4451,340014dbac8797a693585d195d3dd1efd307ac3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-26 23:45:35 +0100, , target revert use integer clock timing,,
4452,9137b91e9ed9fd8c296a9790dee60116aa5e01ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-26 23:27:37 +0100, , sdram remove nbits module databits geomsettings,,
4453,38d24b637ebda5dffb47191b3492456ca60ddf0f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-26 23:05:20 +0100, , software bios sdram make seed_to_data static,,
4454,9a9af17acabe0fa7ecf5d8c65ee7d6c6bd14d794,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-26 23:02:23 +0100, , sdram phy simphy remove use iter,,
4455,e6de4b1bf988fadd4acf2b773baaf22ecc3835df,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-26 22:24:47 +0100, , sdram phy add simphy software memtest simulation mt48lc4m16,,
4456,e79a71642524583ce1bcd252fd5675bcafb78124,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-26 22:16:31 +0100, , software bios sdram select type data want generate memtest debugging hardware easier simple counter,,
4457,257706517ee5c76e6ebc5ce647fead8c1937f833,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 23:59:29 +0100, , software memtest remove mixxeo hardcoded value bandwidth computation,,
4458,1fc24e66dcf1aa6dc96cde7b40c6c52b2421157a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 19:00:07 +0100, , sofware memtest use main_ram_size mem.h,,
4459,1a1c9b44206d4cdf4eed82afdd8e448230506c3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 18:44:08 +0100, , tool flterm.py small clean,,
4460,94b62eff8b4a2e2e6aa0400deadd9862e8e84adf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 17:57:42 +0100, , libcompiler add ucmpdi2.o,,
4461,69e9032d49a22fba2af9a2eaeb003a78b906b10a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 17:25:20 +0100, , sofware memtest update bandwidth register,,
4462,ff11cb97a91ac647ae7c109f2ac0e8c500af0e2a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 17:22:26 +0100, , sdram core lasmicon automatically insert bandwidth module with_memtest true,,
4463,ba8b24df57d402094e6b724d7a20683296427c5d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-24 18:26:18 +0100, , sdram pas module phy parameter define memtype module keep phy parameter,,
4464,7ea9e2ba89f70503d024ec4c619e200a3ec556cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-24 17:25:59 +0100, , sdram use name explicit bank_a row_a ... bankbits rowbits .... add databits geomsettings,,
4465,73c2b7ebaa56638e6e9027b2c07f3d94982ad350,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 10:59:31 +0100, , tool add minimal flterm.py basic flterm.c clone kernel loading flterm.c portable need portable alternative flterm.py support flterm feature possible remove flterm.c,,
4466,6492ef1efa1177c795a35fc1cb199d81b7dc6b4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-25 16:39:30 +0100, , linker sdram.ld sdram mem region called main_ram,,
4467,de31103ccedc27becd85c1c2353ce203a0eac5b7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 11:20:22 +0100, , platform minispartan6 add ftdi_fifo pin,,
4468,20207c9c320308dd99aeb09cd986ac3b6d9b5ba9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 11:08:47 +0100, , liteusb give generic name module ftdixxx becomes liteusbxxx move phy outside core build minispartan6,,
4469,c77562f44b5abae4dbee361784bc070ed5af9419,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 10:56:56 +0100, , liteusb make oe_n optional ft2232h phy,,
4470,ed5746a1fe959306bcfa5652eb60ea9a0eb1dd9a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 10:56:29 +0100, , liteusb fix import,,
4471,200979fb81362ef4b3ba104da034b255024bf00c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 03:23:17 +0100, , platform minispartan6 fix iostandard slew add fpgaprog programmer change default clock 32mhz,,
4472,a0ee0d8ff65bd816411f6edf41d73cffef7d5594,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 03:29:11 +0100, , target add minispartan6 sdram working,,
4473,92f81409f2e62262ff162cd4a85b1007c6a98594,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 03:20:02 +0100, , sdram module fix trefi as4c16m16,,
4474,d33729dda947f085c1463a93cbc6fbdff6dbafd5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 08:32:38 +0100, , target pipistrello ppro fix stupid mistake 10ex 1ex ...,,
4475,cf17f068605d6d583c3b241897a2c7eea75e1fbe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-22 00:30:21 +0100, , target fix clkin1_period ppro pipistrello,,
4476,30c2521eb0adc180ab5f5036e71f45c42c9820f3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 22:51:24 +0100, , sdram pas sdramsoc,,
4477,70469e1f37c0b9beb7b05cc89bed29f73d1f8500,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 21:32:39 +0100, , sdram simplify way pas setting controller rename ramcon_type explicit,,
4478,9bc71f374a63198ae5010b5f2e5f7aab8ed4c6b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 21:00:12 +0100, , rename sdram mapping main_ram,,
4479,c55199deb9da2886ecd72fda52441b31734503e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 20:51:26 +0100, , misoclib soc add _integrated_ cpu option avoid confusion,,
4480,b75e4b237df507d599869556dc42edc7d684829a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 19:26:10 +0100, , software bios memtest add data bus test 0xaaaaaaaa 0x55555555 small portion test zone need add another random addressing test avoid linear access cache,,
4481,7440ccd65b71ecb19d20ea664c306b489538a1b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 20:27:11 +0100, , mibuild xilinx programmer add impact programmer need window since able get xc3sprog working,,
4482,c60d99583d1d3c2869e403787b36f8baf1c2b1ec,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:59:16 +0100, , sdram module add trefi uniformization todo,,
4483,0f9b0c6f0fbd43db4dd426bfbf3e9f5403393512,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:52:10 +0100, , sdram module add mt47h128m8 ddr2 used customer,,
4484,45eb5090dba31fabfce71e1051c8dc59817808f5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:41:59 +0100, , sdram module add speedgrate note is42s16160 as4c16m16,,
4485,a560ba35bdecc7587792cb16cf5a6a8072054d4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:38:53 +0100, , sdram module add as4c16m16 minispartan6,,
4486,1d2e7e83909514b1e0be422d6e387a144db1fbfe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:31:50 +0100, , mibuild platform minispartan6 adapt recent change able build simple example,,
4487,78b4f313bfbe57c333e9fbb454d9567161d3921b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:28:09 +0100, , mibuild platform minispartan6 add device parameter board populated lx9 lx25,,
4488,1a03c340c9be2ed9f5b5cb8c24e408944d49bb66,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:23:35 +0100, , mibuild platform review fix small mistake,,
4489,3a38626556ffe4a96df3f7f1d4e7aa98e4bb2e43,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:22:26 +0100, , mibuild platform add minispartan6 matt gorman,,
4490,711540e15c4855487f126958b43e8f27d560f207,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:10:56 +0100, , target mlabs_video rename sdram_module sdram_modules reflect module sharing characteristic,,
4491,1c0e3061761d95dc7f03820c592d326b3364d47c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 18:07:10 +0100, , target kc705 rename sdram_module sdram_modules reflect module sharing characteristic,,
4492,854058a8db9cb344fade3a270a9df6eea502a14b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 17:44:04 +0100, , sdram module add description todo list,,
4493,52924ee1f2cc38fbbc92df307073ef0060eb2823,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 17:25:36 +0100, , sdram define mt46v32m16 mt8jtf12864 use pipistrello kc705,,
4494,fd2f8d4bb4b1c92b6b2b2aa06d38d7ee4ac6290c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 17:04:58 +0100, , sdram define mt46v32m16 use mixxeo,,
4495,de2f1c31d5ea2f3650245d73f03e564bd8134593,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 16:56:53 +0100, , sdram create module.py define sdram module use de0nano ppro target,,
4496,6e4b7c6cfd435b2ac7d9bb63773409616bc6e6c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-21 12:55:39 +0100, , sdram split sdram_timing req_queue_size read_time write_time setting sdram_timing setting sdram controller setting,,
4497,14b1da401838c0992913c88b0bbc3bbb38507626,obert Jordens <jordens@gmail.com>, 2015-03-20 15:10:41 -0600, , test_actor add unittests simactor also implicitly test access signal simulation referenced statement busy signal never used stripped could accessed simulation,,
4498,5f045b7649bd897284b8259b024781f2fc3ed324,obert Jordens <jordens@gmail.com>, 2015-03-20 15:10:40 -0600, , sim keep track unreferenced item item never referenced statement end namespace verilog memorizes item found namespace keep track value,,
4499,9107710f03a50e63ea649fff338deecefcf7cf73,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-20 12:21:29 +0100, , litexxx core use default baudrate 115200 test,,
4500,ec465959d0f5ba373e4687d67485146dc04eb1f4,obert Jordens <jordens@gmail.com>, 2015-03-19 11:36:34 -0600, , pipistrello add user reset apparently needed flashed bitstream xiped bios mor1kx,,
4501,a10875a3b7d16b88007995ecc0e71bbd3cebb172,obert Jordens <jordens@gmail.com>, 2015-03-19 11:36:33 -0600, , pipistrello fix flash ddram pin naming,,
4502,4fe888702d9474320d6af203b70feb71fba80bcd,obert Jordens <jordens@gmail.com>, 2015-03-19 11:27:05 -0600, , pipistrello switch button,,
4503,47ea4513158159acf350d8cec9dc7eb949139d44,obert Jordens <jordens@gmail.com>, 2015-03-19 18:48:43 +0100, , pipistrello compress load bitstream 6mhz,,
4504,860b72c8b6a47e8bb03d059a5a6cf28f172f928e,obert Jordens <jordens@gmail.com>, 2015-03-19 18:47:54 +0100, , pipistrello rename sdram ddram,,
4505,82fe83a1c4940e4664d839d682cc31b0c6258bca,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-19 16:08:03 +0100, , sdram raise minicon used others memory sdr functional,,
4506,9f2e5cd7b66fb5f3300afd39a542b19f70a4a1f1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-19 15:58:04 +0100, , target kc705 add external reset,,
4507,84b631c9296b810896085af71bd4cfb6c4132ece,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-19 14:50:53 +0100, , liteeth mac core add with_padding option enabled default change option,,
4508,6bdf60567c2e4268037d26c9e1d727508f490dd3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-19 13:03:27 +0100, , liteeth mac core fix hw_preamble_crc register generation,,
4509,7fa1cd72a8d354409087dc8b001a5eeb7a4385d2,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-19 00:24:30 +0100, , fhdl verilog fix dummy signal initial event,,
4510,3aee58f484a7b659b0d002f0e554a8d8bb87afbe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-18 18:54:22 +0100, , mibuild lattice diamond add verilog include path thanks lattice fae since documented,,
4511,236ea0f572885285bed4fd5ff48df282c20917df,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-18 18:18:43 +0100, , liteeth use bios ip_address example design,,
4512,5a9afee234210d501a9a3960ceb1ef9b26aa270f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-18 15:16:11 +0100, , fhdl special memory use readmemh initialize memory,,
4513,c0fb0ef6002849f08c664b955cea8c557c7497e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-18 15:04:58 +0100, , fhdl verilog change way initialize reg reg name init_value allows simplification init _printsync _printinit longer needed,,
4514,ea9c1b8e69a672b2bcdc8243a49ca7854f6c95b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-18 14:58:40 +0100, , fhdl verilog revert fhdl verilog add simulation parameter avoid simulation trick synthetizable code probably break simulation icarus verilog others simulator,,
4515,2fc2f8a6c076658c024bfa785c5bbe30597b582b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-18 14:41:43 +0100, , migen genlib use instead signal default rst value immutable thanks,,
4516,bdc47b205ac3c9624f3e82d21ff88e9a5b383030,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-18 12:08:25 +0100, , revert fhdl verilog use initial begin _printinit accepted synthesis tool synplify pro doe accept break simulation try use reg name value syntax instead reverts commit,,
4517,cb4be529226d3d30aba71a854ea005066f3ce871,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 19:08:31 +0100, , target add lattice ecp3 versa,,
4518,89fefef3f8fc78b1fceefe93dcb3385efacdb79a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 16:22:22 +0100, , genlib add optional external rst crg,,
4519,70f1f96fda423a9890fc35c7b768fdb1715484cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 16:04:07 +0100, , litescope driver build regs addrmap none,,
4520,a266deb58ed10357a5a0c4b4255965ddc2f077e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 16:01:12 +0100, , litexxx core fix frequency print test test_regs.py,,
4521,d2cb41bc63d363f7a4c0f26e91ca5b9c8f44d36a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 15:58:21 +0100, , litexxx core convert port parameter int digit test make.py,,
4522,500e58ce7d97ce60b0b4a6de3b77220b5463c693,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 15:25:10 +0100, , mibuild platform versa fix,,
4523,e07b7f632cef380c7d824dd2951dcf7166a61ee3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 14:59:36 +0100, , mibuild lattice use oddrxd1 new synthesis directive,,
4524,b7d7fe1a4c759dd906d7e1d621149a4e87ed8d3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 14:59:05 +0100, , fhdl special add optional synthesis directive needed synplify pro,,
4525,022ac26c22891e71b50271590f7a9f96f8168e9c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 12:42:36 +0100, , mibuild lattice add,,
4526,2327710387e755a8f76c992aa47313dbc447931d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 12:24:06 +0100, , liteeth phy gmii set tx_er exit,,
4527,408d0fd2dd1280e146dba691f1df874d9189b7d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 12:12:21 +0100, , liteeth use default programmer make.py,,
4528,ec6ae750650a2a9adea7b284db1d9ef02e090826,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 12:11:51 +0100, , liteeth use crg migen base example,,
4529,c06ab82f135d92bc56f6e5b459d5f5c47366416a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 12:04:00 +0100, , mibuild platform versa add ethernet clock constraint,,
4530,a874f85854d5d102f6851be501444cdc02f3ae02,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 11:52:54 +0100, , litescope use crg migen,,
4531,ba2aeb08be7e225a324afb0e5788a664eb6be5e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 11:51:34 +0100, , mibuild platform versa add rst_n,,
4532,6dd8d89c6cf4aeb20a9d80559dbf8387cc18e1d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 09:40:25 +0100, , mibuild lattice fix,,
4533,b2f32ad124ffd333074f86bc705562910c824630,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 01:07:44 +0100, , target simple manual instantiation crg automatic insertion work basesoc minisoc since one define clock_domains,,
4534,9adf3f02f230572dd5a39598b2a80f11db154b4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-17 00:25:19 +0100, , fhdl verilog add simulation parameter avoid simulation trick synthetizable code generally better identical code simulation synthesis trick inserted simulation clearly expected simplified synthesis tool better inserting,,
4535,e946f6e4538277308e374cd1f0b1b9a31f66dc5a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 23:39:32 +0100, , fhdl verilog use initial begin _printinit accepted synthesis tool synplify pro doe accept,,
4536,faf185d58d64f460ed855e7b0f7be25aff660a38,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 23:04:37 +0100, , liteeth make gmii phy generic,,
4537,b5a9909b089933c230f6d0ce24c18f153a345cdf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 22:57:18 +0100, , mibuild xilinx common add,,
4538,993059a59cf322126b63f34698be74773f43c664,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 22:53:05 +0100, , mibuild xilinx common add xilinxddroutput,,
4539,69ce6dd48c8d1569f256f92481939fbc294cb6eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 22:47:13 +0100, , migen genlib add ddrinput ddroutput,,
4540,b3b1209c62b0c3084da3f8e422df7ef13a9625f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 22:23:20 +0100, , mibuild platform add ethernet versa,,
4541,fab0b0b161e4c1474ff85104a263b85a095e19a6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 22:11:15 +0100, , mibuild platform add user_dip_btn versa,,
4542,d6041879dd42b44feca0720bbbd5e97d21ccec72,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 21:13:54 +0100, , mibuild lattice use new toolchain platform architecture,,
4543,e903b62af1f9b66d3b1f70211e88e7ecd84e6c74,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 20:44:29 +0100, , mibuild altera use new toolchain platform architecture,,
4544,f7bfa13144d11f26ad5eed7fd74ac26a43317434,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-16 12:01:27 +0100, , mibuild add initial lattice diamond support ecp3 versa board platform skeleton,,
4545,beeaefcceac9fc3b1fdc1c5f40294ede9b72c8ca,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-14 22:48:03 +0100, , move pytholite separate repos,,
4546,c824379878a0de752b67e78a90ee5a7d81369e08,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-14 17:45:11 +0100, , fhdl visit fix transformmodule,,
4547,aef9275c9996a3eca881e51447356edad13f8f99,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-14 10:45:11 +0100, , mibuild xilinx export dictionary,,
4548,d8b59c03a2638c956223d931b42b20b2ed065b20,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-14 01:08:36 +0100, , litesata avoid hack kc705 platform new mibuild toolchain management,,
4549,28d04ec30084fa24da2488b6c7ace3fe58c5908d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-14 00:46:52 +0100, , soc rename with_sdram option with_main_ram with_sdram confusing,,
4550,d34b7d7a6b1832fa74373cade6009baf0da67070,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-14 00:27:24 +0100, , mibuild xilinx remove obsolete crg_ds,,
4551,d09529d48305d55c730d49f33b389b40230307fb,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-14 00:11:59 +0100, , target simple use mibuild default clock,,
4552,6a979a8023516b1cc6b87c0b65d6aaa1fb22ce3d,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-14 00:10:08 +0100, , mibuild sanitize default clock management,,
4553,702d177c859a59a74d9417ef68299f13e0ab4b08,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-13 23:17:45 +0100, , mibuild get rid platform factory function cleanup,,
4554,32676fffd22b7b1c3cfaf7ed2baff1baa9200c51,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-13 23:19:08 +0100, , soc sdram sync new mibuild toolchain management,,
4555,c3c7f627d93aeaf6599baf40e03e07b03442c2d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 21:54:10 +0100, , liteeth phy typo thanks,,
4556,ff266bc2ee6b8807ae295f3ea248c69df7cd7f34,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 19:30:57 +0100, , migen genlib add xilinx implementation,,
4557,bf28664cb470a69b74c300766164b01fc54c3fc5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 18:49:49 +0100, , genlib io.py fix copy paste error thanks rjo,,
4558,c8ba8cde8e029eb5c2e98beed5b9d03c05b79307,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 18:32:49 +0100, , migen genlib add io.py define generic special lowered mibuild,,
4559,1b72b81f9caa9c537cc793b4024f166db3efc5a5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 18:36:04 +0100, , target simple use new generic,,
4560,f18ae9b9fe946107fa2ed4107a570e39acd969c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 17:25:01 +0100, , target simple insert ibufds xilinx device implemented others vendor,,
4561,cd6c04b24faf1e0eb72e28b5a8b0c10d0e1a6693,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 17:12:35 +0100, , soc sdram add workaround vivado issue cache reported xilinx november 2014 remove fixed xilinx,,
4562,767d45727a2c876c45689886f1562398a33a4628,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-12 16:57:38 +0100, , uart liteeth import phy going use uartphysim imported window since based pty,,
4563,00e8616de2e99ac9f0320bcecd1b715b2439bf41,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-10 16:41:52 +0100, , mibuild sim clean thanks,,
4564,555c444da2696621dedd8409a4761afe605902e1,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-10 11:06:55 +0100, , mibuild sim dut_tb fix permission,,
4565,9d8f1cd61d6cd77d47ac8d66c562e113d4a5b9fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-10 00:42:54 +0100, , mibuild sim get serial dev tmp simserial,,
4566,70a3e8081c3b6b7fcdf4863db98b11113cea6a7a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 23:31:11 +0100, , mibuild sim add support pty,,
4567,b157031e8a17710dd06f09418d3a5190abf1267d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 23:29:06 +0100, , uart sim add pty optional use flterm,,
4568,6cbf13036b57805673e76c89f7dcca127a39ad38,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 20:59:34 +0100, , liteeth mac fix padding limit netboot sim platform,,
4569,aa609bee15775e483fc1a79c3c5cb2c4e1c11933,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 20:57:20 +0100, , mibuild sim remove hack issue gateware padding,,
4570,47cceea222e7f77381e508806db4268fdc37e83a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 20:22:14 +0100, , liteeth mac use counter sram move logic outside fsms,,
4571,8e09a86e4ff74f8bce12194618ab63bdd8cf19f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 20:20:25 +0100, , genlib misc add increment parameter counter,,
4572,ebcea3c000ed72a2504a6f5332dcc00009c7e9d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 19:45:02 +0100, , fhdl module use r.append,,
4573,b10836a8eb58a57f71c834a12805a252fc2a62b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 17:21:29 +0100, , liteeth phy sim create ethernet tap __init__ destroy do_exit,,
4574,1b58813d135e2fb97e768135a59f1e786dc01700,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 17:18:42 +0100, , soc do_exit provided module,,
4575,ee1091f4910b0c76b95ee481c7b3e307c9cb1be7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 17:17:21 +0100, , fhdl module avoid flushing create do_exit,,
4576,efc5f221d9b8ce724beba97ab857a05c05eef6b4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 14:37:04 +0100, , mibuild sim clean move eth struct sim,,
4577,a72c091bc2f37b2aa0082f0c2c91f962837ec08f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 14:03:26 +0100, , mibuild sim regroup console_tb ethernet_tb dut_tb,,
4578,e82b540a96143fdc7c1b82dc82c54a053f8ad822,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 13:17:21 +0100, , mibuild sim remove server interact tap directly cpp need create tap manually create tap openvpn mktun dev tap0 ifconfig tap0 192.168.0.14 mknod dev net tap0 200 delete tap openvpn rmtun dev tap0 arp request reply tftp request need tested tftp server need clean,,
4579,3e84c66ba98c1ad1654c662d6996c94074aba7c9,obert Jordens <jordens@gmail.com>, 2015-03-06 14:56:27 -0700, , vivado permit resource without pin required loc done another external constraint set case zynq processing system instance,,
4580,360c849f21f4b976762a059ac34178e2a0affe77,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 12:45:46 +0100, , liteeth fix cnt_inc idle state wait sop inc counter,,
4581,5dbd8af4becbbcf498d2acc0851d39cb19bdb8d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-09 12:48:45 +0100, , liteeth insert crc preamble simulation allow direct connection ethernet tap,,
4582,e60a97534bdbd33023efa311a7194d67bf71f62e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 20:16:30 +0100, , mibuild sim able visualize arp request wireshark need find responding ...,,
4583,a64acdfa6542e29b000aaa51091a4b46fba46dff,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 12:49:56 +0100, , mibuild sim able send ethernet frame sim server.py,,
4584,0029b876280f919cc59b7c412f1210eacc491e96,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 12:20:17 +0100, , mibuild sim add ethernet pin verilor.py,,
4585,d20b9c222115a37f909153a9205f6f6c78bf0e58,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 12:08:10 +0100, , uart pas args kwargs sim phy,,
4586,658d4d4c49085ae0e4225a9915b709576d202e09,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 10:20:26 +0100, , platform sim add ethernet pin,,
4587,af66ca7bada73e479cac67dda4966d38ee499ae6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 10:19:29 +0100, , uart add phy autodetect function,,
4588,e1337774508c4048113b13d7b8b677384498d91b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 10:10:58 +0100, , target simple add minisoc,,
4589,95fa753149effc6f410261c3953451221e087478,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 10:10:34 +0100, , liteeth add phy autodetect function phy still instanciated directly,,
4590,bee8ccf6c78ba57d77f3fc68cbe58e0a6219fdf0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 08:21:16 +0100, , soc enforce with_rom true,,
4591,2b9397ff5bec4dd48e13ea104826c00e792d7d34,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-06 07:51:44 +0100, , target implement sdram already provided soc allow use with_sdram true,,
4592,7b00141a0cd94af37b844ea1965aa18ea8621518,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-06 00:47:23 +0100, , genlib cordic fix typo,,
4593,06f3c46e35b452fecbb131342ebc418d646d89b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-04 23:49:15 +0100, , genlib misc fix missing args counter,,
4594,52f1c45407b8daafc854771cecffeb5615d7da96,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-04 23:13:14 +0100, , litexxx core fix test_reg.py,,
4595,60e87f6e87de6d8742152b41c29e9510a122509b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-04 00:46:41 +0000, , merge branch master http github.com lab misoc,,
4596,073641faa1942b41b0f143d3b164b95ef8214cda,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-04 00:46:24 +0000, , litesata fix permission import,,
4597,200791c81d9c4574d81fd746ec70e66426077300,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-04 00:57:37 +0100, , uart generate ack serialboot sim,,
4598,3d7f9fd6850e60b05f38902576933d9fcee4c6c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-04 00:55:35 +0100, , mibuild sim server_tb use serial_sink_ack,,
4599,2d6fbd7902735fe730be7e342c7d3d27a734ffa8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 22:52:28 +0100, , mibuild sim use tmp simsocket sockaddr server,,
4600,f4b060f6fea1b01b93001972dc29390be5879144,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 18:01:14 +0100, , mibuild sim avoid updating end cycle simulation speedup,,
4601,5ec26a49c3e66626efd8918cfd1fa973edfdf98d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 17:57:58 +0100, , mibuild sim simplify console_tb sim struct,,
4602,991572f4fe836a17a771b5b0a415d947b9e64c12,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 17:35:52 +0100, , mibuild sim create server.py server_tb proof concept flterm using server allow create virtual uart ethernet tap future start server start flterm virtual serial port created server run simulation enable serialboot netboot simulation also enable prototyping ethernet artiq simulation,,
4603,7c058a52c9a01c5c081388797306f30b2bd21786,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 10:44:05 +0100, , com spi use .format,,
4604,0716dadaf2cf616eeab6647da6d7c6d8d48794c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 10:39:31 +0100, , target keep spi flash core even with_rom enabled flash booting bios still work,,
4605,1d4dc4543633a20c61b13417d8e26c02fa50ca14,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 10:29:28 +0100, , litexxx core use format print,,
4606,f27e7a4b22eea6be21422ed3bb90221928286d30,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 10:24:05 +0100, , litesata remove unneeded clock constraint,,
4607,0bcd6daf63acc2457b9c9fb7171c29e4da60265e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 10:15:11 +0100, , soc remove is_sim function,,
4608,905be504514359ad4b354484982ee4a4a0e747e3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 09:49:57 +0100, , sdram move lasmibus core rename crossbar lasmixbar move core move dfi phy,,
4609,9210272356e27ac6ceec921bfbd32961211bb416,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 09:14:30 +0100, , sdram pas phy_settings lasmicon minicon init_sequence,,
4610,2f7206b38643b28d1a13b7a7087f710e690424a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 09:09:14 +0100, , sdram revert use scalar value dfiinjector,,
4611,9df60bf98e30b04d4f31410dceac2d4cf4071c1f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-03 09:02:53 +0100, , lasmicon better management optional bandwidth module automatically inserted with_memtest true,,
4612,f154c2e7ec517aa6434173a020a7981a0d8ec9dd,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-03 02:06:39 +0000, , xilinx programmer vivado fix linux support,,
4613,154ad54a8e23bd7d7e42bed9fbd807dd8a785ff4,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-03 02:03:14 +0000, , platform kc705 fix import,,
4614,ff29c86fe1231f2a3266e780a28f32c67244b3ff,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-03 01:02:50 +0000, , litesata kc705 use fmc pin name,,
4615,8e48502d0362bb71635d48daae7872a4ffbe076c,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-03 00:54:30 +0000, , spiflash style,,
4616,2513833a24335d8259bb912c0bd6b92dbe88e89e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-03 00:17:34 +0000, , readme column,,
4617,69a0c597adbe0fdd4bebdad44a8c6cba42947ffc,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-02 23:54:00 +0000, , make.py use ternary getattr,,
4618,a56fce045bf549310004c8dd044c542ef19f7378,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 23:24:48 +0100, , merge branch master http github.com lab migen,,
4619,29c5bb8bcddfbddfca7930b1853857779c0d0cbc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 23:23:23 +0100, , mibuild sim verilator remove verilator_root use wno fatal add verbose option verbose disabled default,,
4620,36f4b68dd8d387e5740afb1269ab793fbd1c9406,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-03-02 21:56:20 +0000, , mibuild sim style fix,,
4621,410a16284120107027e503b439e3ac62a8c6fe51,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 19:53:16 +0100, , sdram disable default lasmicon,,
4622,ca42611b6b5241dccc79ce25c5da0baf2004dca6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 19:18:46 +0100, , readme add pipistrello,,
4623,3449b7c93386bf4dc7692c08f97fa885d5a6fb76,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 18:39:03 +0100, , update readme,,
4624,02ef1dc95a0421b908bf61296192b39a9870faf9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 18:38:43 +0100, , target fix mlabs_video framebuffersoc,,
4625,473997df2693e7ad4b13e64aa234dbab83b4eb2d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 12:25:59 +0100, , cpuif add csr_ prefix csr base address avoid conflict csr mem base,,
4626,8280acd3a7ea29f7512673ca2510879793352c0d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 12:05:50 +0100, , sdram keep frontend logic sdram core declaration soc sdram.py move logic sdram core,,
4627,3465db25a7ed21ac19383d4d9410e179ce24a7fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 11:55:28 +0100, , soc sdram generic naming,,
4628,97331153e02d4355d07f8031ca9ef1e96b259aae,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 11:35:53 +0100, , sdram create core dir move lasmicon minicon,,
4629,de698c51e48f71db11edaf2766eb5da0a1251bff,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 11:21:13 +0100, , sdram rename self.settings using phy.settings instead seems cleaner,,
4630,6b24562eeaa67ba4f1f082ed3f8a4c99d9a0cf53,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 10:59:43 +0100, , sdram reintroduce dat_ack change small issue wishbone writes sending data clock cycle late detected memtest,,
4631,0980becb56d1eeba47f24f9ef42c4bc01cfd37a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 10:51:53 +0100, , sdram improve memtest adding different writes read write read enough reloaded fpga write working functional fpga would trigger error,,
4632,46020fd25303fccb48cde0199ffdcea79cfcc5f6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 10:28:53 +0100, , sdram revert dat_ack change seems small issue closer look,,
4633,c0b38e4905d7980a1c8dea424277ac3f263787e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 09:18:32 +0100, , sdram lasmicon create separate file crossbar remove lasmibus,,
4634,7300879b7f25fce56bd385a0522e646e8ee61d3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 09:08:28 +0100, , sdram move dfii phy,,
4635,9ad05b21ca5ec31cf10d2f576de42e17692fc418,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 09:05:18 +0100, , sdram fix remaining data_valid dma_lasmi,,
4636,88e7fa21e4f708bd57e80d4268adad7895c2bfec,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 08:42:55 +0100, , sdram create test dir move lasmicon minicon test,,
4637,b305b7828a98cc5dd72925a8f4bde94bb58b460a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 08:24:51 +0100, , sdram create frontend dir move dma_lasmi memtest wishbone2lasmi,,
4638,7d68ecbd869f25c1cec2d2cbac532f0cf9c0ad59,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-02 08:23:02 +0100, , move dma_lasmi misoc,,
4639,6d83a112e656d076afdd2c4abcd34ea0931dab1b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 21:22:12 +0100, , lasmi simplify usage user job controller manage write read latency acks,,
4640,58290f3c43b1c198ee7cf72e0d06eb05c84f15e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 22:02:11 +0100, , lasmi simplify usage user job controller manage write read latency acks,,
4641,382ca374c315e73071cd6ecea8b7aa381db8778d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 18:27:46 +0100, , mibuild initial verilator support,,
4642,f58394f6afcdad23614c0ad2ffb338a6fddc4669,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 18:25:47 +0100, , soc add initial verilator sim support make.py simple sim build bitstream,,
4643,4f37d29d05b7b0e5cd5aa9e67b8f121f4c6436a3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 17:06:24 +0100, , flash spi make bitbang optional enabled default,,
4644,096e95cb59a213a04e3f10718d362533f746d5e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 16:56:48 +0100, , uart use data instead endpoint layout coherency others core,,
4645,1e6d1deae83a5f80f611645c2f72facd50f34b37,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 16:52:50 +0100, , uart add sim phy,,
4646,649cdeb2655e48daff9f2b69ffb0b3bfc6db0835,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 16:45:50 +0100, , litexxx core use new uart import flipflop counter timeout migen,,
4647,8f81ae6826a509a878ebaf0301ac9611328f15e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 16:33:46 +0100, , genlib misc add flipflop counter timeout,,
4648,bd4d3cd73ba9d4033092d3bb77c42f1d75c2f8bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 11:58:46 +0100, , uart create phy directory move phy logic serial.py enable selecting uart phy example virtual uart liteeth sim model verilator,,
4649,9e01bf5fdd139fb323cb1737cdb8c55b7f381689,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 11:33:38 +0100, , litesata create example design derived soc,,
4650,c21a7956c8f7aa21f77972ffc65cff44945501d4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 11:24:58 +0100, , litexxx core remove identifier duplication,,
4651,67ca0da1d9be804b052a286a17c12e30b7fcc069,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 11:07:28 +0100, , litexxx core share methodology board test,,
4652,7b464b2b1cd572110bd55e43d0b3754cbf7478e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 11:03:15 +0100, , litesata create specialized kc705 platform avoid duplicating thing already mibuild,,
4653,32fce11edf1ecba6102f36a90f6600bf982e85e9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 09:53:51 +0100, , litescope avoid uart code duplication,,
4654,1b7f8d0439b0dc4173d026b62277e0d967a05c5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-03-01 10:01:23 +0100, , video reintegrate dvisampler mixxeo dvi hdmi interface common today socs,,
4655,961b4bfb4c4529541550d6604bca60c3d3b5392b,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-28 16:20:44 -0700, , platform pipistrello remove unconnected sdram pin,,
4656,93b80b2f1cedd9a2ee67b2e463d90151dbdd9ab5,obert Jordens <jordens@gmail.com>, 2015-02-28 16:01:11 -0700, , pipistrello fix lpddr parameter crg flash style,,
4657,03431ece9f4ec6a0c6f5df01dab9ca5867fb011a,obert Jordens <jordens@gmail.com>, 2015-02-28 15:55:51 -0700, , pipistrello fix ddram dqs cleanup constraint add pullup,,
4658,75290aa0f3b61760fc175a33a54da84442083cc7,obert Jordens <jordens@gmail.com>, 2015-02-28 15:55:50 -0700, , pipistrello switch back xc3sprog fast papilio speed,,
4659,144ee7ea9f0a5962de9c84c642ff274110992dff,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 23:50:00 +0100, , soc fix register_rom,,
4660,eb8ba145debed1c737add7bf42c0f7a6e2fe05a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 23:34:57 +0100, , kx705 add programmer parameter,,
4661,b32a0e6f9efdca6510d83430005e654beb53650a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 23:08:50 +0100, , liteeth create example design derived soc used target ethernet pin,,
4662,b34be816ec26d0b8ebfa5fd281cece4630298206,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 22:23:48 +0100, , litexxx core remove setup.py relative path install misolib use python_path,,
4663,5c43d4d0912afc1d2602acc23f270a12261c20b2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 22:14:02 +0100, , litescope create example design derived soc used target,,
4664,0fd1b9df8df192badf287d4d9f31db690276deec,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 21:45:05 +0100, , litexxx core remove redefinition get_csr_csv,,
4665,5bd1ab7fa11c5fa5c84d430eb5d000d193987299,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 18:13:57 +0100, , litexxx core update readme doc,,
4666,165a5b67607b151395123abfb5ab91528a03ace0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 20:04:51 +0100, , soc use rom mem_map address increase default bios size 0xa000,,
4667,b53e2b0d6e0c37f755d885ee35d4052420a70dad,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 19:33:20 +0100, , fix xilinx programmer vivado,,
4668,6107b7844ae1c827869b3577c464e235362d84c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 12:04:51 +0100, , test implementation target fix issue,,
4669,1366ff5e26731aa7fb7d8264d35c42729d57bce4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 11:45:21 +0100, , move mxcrg others integrate mlabs_video.py remove verilog file future,,
4670,8564b7eb6a0e33a5a32d2141c07dfdd1c2220116,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 11:44:14 +0100, , soc move sdramsoc separate sdram.py file ideally part sdramsoc move mem sdram,,
4671,69e869893d8dc48170bd3f4b08524fbf0f9db058,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 11:36:15 +0100, , remane gensoc soc coherent add support multiple socs wisbbone csr bus future,,
4672,912573f5c968af057ad336e0e49ffe38eddc43a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 11:18:00 +0100, , liteusb move file modify import,,
4673,b647fe5823f6767c98d924490580ad31190b5c8e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 11:16:16 +0100, , merge liteusb,,
4674,8e67d6e69fb1d8152964ffad974444e9e70f9089,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 11:08:17 +0100, , liteeth fix example design generation remove platfom todo remove others duplicate,,
4675,2c3e8a2804ded1f9ea3bf862fdd75da8c7c7f73b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 11:04:48 +0100, , liteeth fix example design generation remove platfom todo remove others duplicate,,
4676,0dfca49e68ea8e9500b485d993f3e91a8d8e2d78,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 10:53:51 +0100, , litesata move file modify import,,
4677,b6358be0a165af5af14214046420455d7aab9c94,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 10:48:08 +0100, , merge litesata,,
4678,df0ba1b03ce9f506816594ad19c5947eaec93057,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 10:38:28 +0100, , litescope create example_designs directory,,
4679,c4ebf244a18042edf53e39af4e8e4336f4f154c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 10:27:16 +0100, , litescope move file modify import,,
4680,b274e948dc44acc89be405edad087ad43b36856e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 10:24:49 +0100, , merge litescope,,
4681,a43c555ee34b9c6330dfa9382741a3e5fb05aa62,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 09:41:20 +0100, , misoclib com add spi spimaster,,
4682,2c51adcd688e9f94303fe49986c999d8e3e9ef74,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 09:02:28 +0100, , misoclib better organization create core category cpu mem com ...,,
4683,87d8ff2de79e787ea6e002a9c25b5399d9a2b8bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 03:38:47 +0100, , xilinx programmer add source vivado setting need tested linux machine,,
4684,6b93849a08837658e0072fbf06a6443f00124bd3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-28 03:12:00 +0100, , gensoc parameter check restrictive add additional info help user,,
4685,8e04ef7b95742847b586216eb76717b029c8639f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 20:00:16 +0100, , test minicon de0nano fix missing self gensoc,,
4686,f1200d6388ec80003408bc8e3582f877c2ecdb47,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 19:40:56 +0100, , gensoc move rom initialization make.py,,
4687,074f57634021d88290b322932d4345fb358efd74,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 19:21:58 +0100, , target add de0nano 100mhz integrated bios sdram,,
4688,cb38580400f2d3290171b37cca82287606a112ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 18:58:36 +0100, , make.py fix indent,,
4689,5e2e9338d21ce52e2fb895a9c59fd0c51aff34d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 17:22:44 +0100, , bios use with_rom true target force bios implementation integrated rom speed debug want reflash spi flash,,
4690,b031c5edae11636fea84de7f0d4198c733f2c131,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 17:12:37 +0100, , target fix minisoc,,
4691,e07e124118f1a5ce18a471fd70312a54ce8c0354,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 16:55:27 +0100, , sdram import dfi lasmibus wishbone2lasmi migen sdram bus dir maybe move thing least misoc,,
4692,e82531cdf8748e49d45e9baf433198edbc6f9c8d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 16:54:22 +0100, , move dfi lasmibus wishbone2lasmi misoc sdram,,
4693,07b9cabd0d99e628ed522f7991b236be7600edad,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 15:28:37 +0100, , gensoc make generic soc doe necessarily cpu,,
4694,367db268adfd8ef2bf769b64e5e2540e7b088c24,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 14:18:13 +0100, , reserve csr_map gensoc internal csrs,,
4695,be0eb8d265ec305063f29490f777674cba73a65b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 14:13:38 +0100, , use cachesize reported wishbone2lasmi,,
4696,225a2d4704cdf0abf7a9a1d53a1b2b2f0cb8a3bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 14:12:13 +0100, , report cachesize wishbone2lasmi,,
4697,9814001c797ba319d9c7f748d84e933ea2fa41d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 10:51:03 +0100, , create cpu dir move lm32 mor1kx,,
4698,9f636f79853779d008cdd94898f563dbb7790bf7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 10:47:54 +0100, , move memtest sdram,,
4699,b817cf49b3ca5b81d95e7f10abc2537582835eba,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 10:36:09 +0100, , replace self._register csr declaration,,
4700,e4de5a0c9dbdb0d1740bddf87ef0b2bd008b6415,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 10:18:30 +0100, , make.py avoid action make flash load bitstream specified bios blockram,,
4701,77a6f580e2a0cdc7168cf29841e5ead8ee9f13ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 09:46:52 +0100, , gensoc add detect csr mem region conflict,,
4702,617bc70d7fe17d085494c9f4aa7dc492e1956359,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 09:15:54 +0100, , liteeth move doc,,
4703,54a8a52e90a77b43639152fb8eb2847999e6e42f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-27 09:02:21 +0100, , xilinx programmer add partial flash_bitstream vivado flash full bitstream need adapted flash part flash bios ...,,
4704,2b0937153dc4068d8880f2301c04f78e18404748,obert Jordens <jordens@gmail.com>, 2015-02-26 20:27:21 -0700, , xilinx programmer fix xc3sprog,,
4705,2b12679ef65026c7eab76674bc7e981bcd3e54c4,obert Jordens <jordens@gmail.com>, 2015-02-26 20:23:03 -0700, , add pipistrello target,,
4706,8de5b947bda497fe335710689097a119c7746b7f,obert Jordens <jordens@gmail.com>, 2015-02-26 20:22:23 -0700, , pipistrello use fpgaprog,,
4707,ca52aa5b8c1998a54eba5faf060848e52f9bf2a1,obert Jordens <jordens@gmail.com>, 2015-02-26 20:22:22 -0700, , add fpgaprog programmer,,
4708,5b5d2d15b826ae9f22edb40177e9d576d9ca7470,obert Jordens <jordens@gmail.com>, 2015-02-26 20:22:21 -0700, , add pipistrello platform,,
4709,ba26a400e3c43e3c32d0c13c6487ed994bd0e691,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-26 21:32:39 -0700, , merge branch master http github.com lab migen,,
4710,c9ed38dec815d165404a386db35e420fb8ecabac,obert Jordens <jordens@gmail.com>, 2015-02-26 20:19:39 -0700, , gensoc missing self,,
4711,a3909bb5e2c21b37f822f1738ccf8c4bcbf387a5,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-26 21:28:12 -0700, , merge branch master http github.com lab misoc,,
4712,28c219ebd2eed4e5eb95a99ff82f9bca80de7c22,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-26 16:22:22 -0700, , platform kc705 add user sma clock,,
4713,8364fe667428c2ad6d5da8761eb1a604989f3029,ann Sionneau <ys@m-labs.hk>, 2015-02-25 18:57:09 +0100, , target kc705 allow access pll_sys signal bufg,,
4714,dbdb263accd32493cf4ece7ab78e5648968a36d2,ann Sionneau <ys@m-labs.hk>, 2015-02-25 11:27:09 +0100, , mibuild kc705 add missing pin fmc lpc,,
4715,09fbbca53e744a9e19245b609295c19b34a01056,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 20:31:01 +0100, , gensoc cpu directly add verilog source,,
4716,5e8a0c496dca14a51bd6ab5e188f2fa7944e34c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 19:38:52 +0100, , gensoc add mem_map mem_decoder avoid duplication,,
4717,5ac5ffe359c059954a4f015e5efce890e769f0e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 19:01:22 +0100, , gensoc get platform_id platform,,
4718,8da1faf310939d1f1e23971f5f014b7ae7761333,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 19:00:43 +0100, , mibuild move identifier platform,,
4719,e6a21b23050c4c98fba9989ea6ea18dfd37236c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 14:04:36 +0100, , mibuild fix missing xilinx_common xilinx.common change,,
4720,554731ae44ff633fc0da65b41bf3252a6c39d957,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 12:53:52 +0100, , target simple make generic use platform,,
4721,bd5ed0977b57fca3b4d661edbcee3e89a7dd0a18,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 12:51:43 +0100, , platform add use simple design test misoc various platform,,
4722,e27a94e7fc425dc4dcd6a6d53515dbcac61475c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 12:31:19 +0100, , mibuild add load_bitstream,,
4723,b3faf5f0da631575917c5e27a88256a2cc1c7cb0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 12:10:41 +0100, , mibuild better file organization create directory vendor move programmer,,
4724,02b3f513827f7c1f72eaf530fcf59ed5f7dcbd0c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 10:23:38 +0100, , liteeth fix example_designs generation,,
4725,00862a383ca0437eb50f17a15df7d5366dd4048b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 09:41:47 +0100, , liteeth fix import liteeth,,
4726,60effe1d95b7140529010795c2eb9f7f565d289b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-26 09:35:14 +0100, , move file liteeeth create example_designs directory,,
4727,0267868cbe870106d4ac61412cd503061e14bc64,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-25 10:40:44 -0700, , remove litex submodule,,
4728,658cb0e4055a8e359d2bab67ce73d17c02a5b424,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-25 10:35:39 -0700, , merge liteeth,,
4729,8015d12692ccdc0463c68577c59d1dbd0cb61a66,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-25 10:34:11 -0700, , move file misoc integration,,
4730,eef679b6d4a9c66d1e56e5643374c0156dc4e495,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-25 17:47:44 +0100, , phy sim generate sop eop,,
4731,a559fc77c89895e2f71039f14c46aeeff8920e55,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-24 17:58:54 +0100, , remove upload optimization use wishbone later performance,,
4732,6b7026f521093ecf36416e7b3a8b60a5e545fe7c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-24 01:42:56 +0100, , add sim phy,,
4733,b6ebcece953a832c23a597ce7d6b639d41e90246,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-23 18:53:59 +0100, , add read grouping etherbone interesting upload speed ...,,
4734,ac5b7c073a4edda9a55d1a4298c139975807b5b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-23 18:55:19 +0100, , test add make.py replace static config.py file,,
4735,71f3a5bf13601c5bd5ebd42cf45eb6aa7e5d72ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-23 17:04:23 +0100, , prepare read grouping speed upload,,
4736,e309ba55ea192413b4144ba1e273361312f08180,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-23 12:34:04 +0100, , use new migen sel signal change way upload data enable fifo burst,,
4737,d3486dba91cfc29f7dd26d5b17fa092682444eb0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-23 09:41:18 +0100, , rle increase automatically needed,,
4738,2a2c3af3804b4c6d97618ec6ee3233cf03ba9f51,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-23 00:20:17 +0100, , host dump optimize get_bits decode_rle since large dump,,
4739,861c54760ec99ab923a989e5a2486c1ba53b1233,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-23 00:09:31 +0100, , host driver reg use burst mode speed upload data useful etherbone,,
4740,282c9b9426375d5249954cde20a79d7ac3bd6134,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-22 23:39:51 +0100, , test add make.py replace static config.py file,,
4741,b1dee774cdb9c98248dca2e7a93d7cb2183c9bac,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-22 15:23:55 +0100, , tty working,,
4742,2fa28c1b5da51e80430949292a9c1c8238301747,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-22 13:43:29 +0100, , mac add padding,,
4743,a802a5c5357bf2e1808cd994864345dd0d2b2c74,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:47:51 +0100, , remove misoc dependency,,
4744,a2370388fb60de6f1d1f88b8069bbafa46c92c2a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:34:30 +0100, , doc remove,,
4745,15240912c9efd28c05465d774953c0304cfa730c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:34:08 +0100, , doc remove,,
4746,ea7962da120986156c589173b81acab5942f5a6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:33:49 +0100, , doc remove,,
4747,acdf511bd1d90d7a918f73fe30c77d3b054cf622,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:33:21 +0100, , doc remove,,
4748,7837580020625023e73c3105d7971cfabe89a6bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:18:10 +0100, , add ft2232h software code need rework,,
4749,b59c777cabe089c7d005653894851e40b7ee1542,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:13:43 +0100, , add ft2232h hdl code need rework,,
4750,1b0bc5ca44800a6edc1ddda76d5fb46d76ef6923,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 23:06:36 +0100, , init repo structure,,
4751,4bdb1ffda20052f60f64530f43b76c6a903eb7e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 22:58:42 +0100, , add readme skeleton,,
4752,65294a5577c458dc04ad5191fdcd72adb97a78c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 20:42:31 +0100, , add tty udp need mac insert padding,,
4753,0a9043b6c1ca85d25e4f2597da735a35a7b467bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 19:34:14 +0100, , remove misoc dependency,,
4754,52f5955dca1b835dc77e6e3beb5873893f75187d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-21 19:27:03 +0100, , remove misoc dependency,,
4755,741ecca5b4a06e296786ea7f50c75cef887a4d43,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-19 11:41:54 +0100, , fix intput_buffer clocking clk_domain sys,,
4756,37e463da9abf082103218ad644e85d29599065c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-19 11:34:20 +0100, , fix rle used subsampler,,
4757,e495e2f537a836e868e44a083a80cd315970198b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-19 11:14:31 +0100, , driver add samplerate computation required sigrok export,,
4758,8e0553670ab5ca837c0cd23a1a9ee7e7d1958b1e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-19 10:52:57 +0100, , remove limitation debug tuple definition,,
4759,5f19955825a39fa2001ff0cd56cf66697e1f72e4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-19 10:42:13 +0100, , rle expose length parameter user add assertion encode counter automatically increase rle mode,,
4760,5fb6beb473c1cc313feb60a9af24a63166d76dea,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-19 10:26:34 +0100, , enable rle state ensure programmed offset respected,,
4761,788652c6f8ce922c475557dc36aa177b3c853ece,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 23:35:41 +0100, , simplify rle,,
4762,87f29a307a85878f24158d49e9c1dc6a486b8668,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 23:35:50 +0100, , fix typo,,
4763,3680b48216cf2c0cf5d31919a428c29ea28ce574,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 21:45:36 +0100, , dump sigrok fix real dump able import export,,
4764,6db831e5a830988f83df09d4e306edc2583cba50,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 19:19:00 +0100, , update litex,,
4765,73ab271f9a8c366c967a94a38cc9ddba921cc136,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 14:14:03 +0100, , target kc705 fix csr address conflict eth,,
4766,0a38b8c74a66672674e0c42c33d50b61004fb3d5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 10:26:43 +0100, , add litex external core remove ethmac,,
4767,9ebb8f80225d7280074a000ca1a25452fc0fdc17,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 10:22:17 +0100, , remove verilog move mxcrg.v misoclib mxcrg,,
4768,5500c419159a7e702e76c8abd4008e5a176965ec,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 10:05:04 +0100, , move lm32 mor1kx submodules extcores,,
4769,4c9554b65ce33092606e7fbce791c57fd188ad75,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-15 19:20:48 +0100, , gensoc call do_exit soc built,,
4770,9326985e057cc1347db80f14b78204e9fcdd9d95,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 16:53:02 +0100, , update litescope,,
4771,e6f1bdb152620143ce3b81077c82793b941bf9d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 16:51:35 +0100, , update litescope,,
4772,6bfd5ce1d86621db0590bc3b9ae7517b49031ebc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 15:32:34 +0100, , split host file since driver dump supported,,
4773,08935dce9a130ea421ca749e90189bbec2524946,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 16:39:18 +0100, , make.py add powered migen,,
4774,e17791a85b54c639654a5a6fafdca81fbc39c965,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 16:38:48 +0100, , readme make.py add powered migen,,
4775,5bb1c789aa37363cca10f0e835ff0286a2d73181,ann Sionneau <ys@m-labs.hk>, 2015-02-18 08:32:43 -0700, , mibuild kc705 add fmc connector,,
4776,cea1551ae0096c4f061e45865e18b533c1cd19eb,ann Sionneau <ys@m-labs.hk>, 2015-02-18 08:32:15 -0700, , mibuild support pin name extension,,
4777,2f6465d439ce33689864eff9595abade709f4f2f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 12:47:36 +0100, , add sigrok import check export,,
4778,130212039e85ca88d972ddc08c264ac4f61239cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-18 11:59:35 +0100, , continue sigrok export almost work,,
4779,cd43163d9d429990107e9cb0c4fe94bb7712fa49,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-17 23:44:22 +0100, , add sigrok export skeleton wip,,
4780,70f94ea0ebee2771d78f049abdd73e98d0eeebc1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-17 23:17:46 +0100, , logo add powered migen,,
4781,89eaef0e43ee439934c0e3505a98086360d5ac43,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-17 23:16:06 +0100, , logo add powered migen,,
4782,583057579784f3d20919033a20f5766bd57eaf7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-17 23:14:21 +0100, , logo add powered migen,,
4783,79a7f9ecb8218e48914fd5e210bb2671c7e277f5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-17 11:42:35 +0100, , create basesoc basic example design build udpsoc etherbonesoc top,,
4784,eeaf03669abd858cd08d0ddda4ed962665eebc5c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 23:39:12 +0100, , test test regs etherbone,,
4785,a5416fa86424880722b9191991ce2f4bcd1fd7eb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 23:11:22 +0100, , host add etherbone driver,,
4786,1a3183c15d167120372d981484e8f22ff34f53bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 23:37:08 +0100, , etherbone fix addressing,,
4787,67958f74484e18caa69ddd862158e1fad1f77f34,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-16 14:44:36 +0100, , mac fix missing core csr generation,,
4788,da13bd536edf2f709981639079bb7cd04591c73b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 23:43:25 +0100, , gensoc add csr_data_width parameter case want mode csr csr_data_width,,
4789,452c60e0c37b6342d609029fd76f576878ff3ad9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 23:36:57 +0100, , endpoint add param_layout parameter required pas parameter data converter allow logic optimization,,
4790,319465445d6c4a3588457932e1283c650569c787,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 23:29:53 +0100, , actorlib structuring fix eop generation pack,,
4791,d51d33af7373c82935de08e3e373588357063b0e,ebastien Bourdeauducq <sb@m-labs.hk>, 2015-02-14 03:05:07 -0800, , mibuild make resolve_signals public,,
4792,beef7425ceacf556db164b6838dcdbe3b46ab11a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 23:28:41 +0100, , mibuild return verilog namespace build,,
4793,c7eba8f4c4608d6e5c3004eb4c8c70f55d37f812,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 23:23:28 +0100, , remove crc since crc specific probably better adapt code case,,
4794,3559de9b4c1e643adeebc8910822167b91546592,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-14 02:43:53 -0800, , add setup.py,,
4795,d3cf2594f252d45cb8c25a8053f29871584205ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 22:03:24 +0100, , update download instruction,,
4796,b64dba7a81aedc81786b5ac54aca3b6269a905fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 22:03:04 +0100, , update download instruction,,
4797,aedc964908d2058015ad5b62aa6d2afe83939185,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 21:39:34 +0100, , update download instruction,,
4798,04f7fbd7e2db16b188b1d52097dcb1049c0c1482,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 21:15:29 +0100, , simplify litescope export do_exit call remove automatic clean,,
4799,f8003c92aa2d362c18a371cf8f938ddcc4b04758,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 21:04:52 +0100, , simplify litescope export do_exit call remove automatic clean,,
4800,4e4800e1b2461ea153ec513bd8b505dab12ef1b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 20:39:29 +0100, , simplify litescope export do_exit call,,
4801,61d12a343168d2da21c4ff5e67e1fa11a870a50a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 20:45:15 +0100, , fix detected new migen check,,
4802,bceee36ef6e426e1ffd42e87fe4496c1bb46772c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 13:24:35 +0100, , etherbone read hardware,,
4803,23c4f5c090efad5c7fc73a65b29ce7fa8849c6db,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 12:33:52 +0100, , etherbone writes hardware,,
4804,bfb50e698f442f03e494b53dbdafc26830923846,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 12:31:29 +0100, , etherbone add debug signal,,
4805,0818c292873ef26c07802b0e213665410c61f951,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 12:16:57 +0100, , etherbone probing hardware,,
4806,b6aeea676ba2043617ac52d0fd7113eda73faa24,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 12:09:39 +0100, , etherbone simplify model usage,,
4807,a2455b19af23e56001fd6f4314e80f767c5fc9db,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 11:28:00 +0100, , etherbone create example design target,,
4808,f03212a30d9f3ed86c7cbbc6fd5d7b9baaada4c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 11:10:05 +0100, , cosmetic define params payload,,
4809,9eb2e313e7e2aa3736e133d1dba80a00b6a538ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 02:00:26 +0100, , etherbone_tb add autocheck,,
4810,d5887416f16e0210061c6c6d6e39cb978eebe8e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 01:30:17 +0100, , code cleanup,,
4811,b8f2fc2290f0666487c00e25e78944176eaa9d46,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 01:19:36 +0100, , move generic module generic __init__.py,,
4812,e4958ffab3414e42c62edae2b228a015b00259de,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 01:12:52 +0100, , etherbone cleanup,,
4813,ea47037570c8cf4db461d72f7c69353918c91057,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-12 00:01:03 +0100, , etherbone_tb need cleanup,,
4814,fca89e8b740e7ee64016957283d93f097a9f4d83,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 21:51:25 +0100, , etherbone wishbone read seems simulation,,
4815,4a4e82b5f64649fd459ce816c6edf391412ea5ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 20:54:32 +0100, , etherbone wishbone writes seems simulation,,
4816,eee07e6eecf91ffabb74c9ace1eb68aed0d82eb2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 19:44:02 +0100, , etherbone code wishbone master,,
4817,384fc3c868212af0933a15c0a9731246746c8962,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 18:37:59 +0100, , etherbone record wip,,
4818,abe6d87438502d70112eaafc43183e4124813981,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 16:21:06 +0100, , etherbone add record depacketizer packetizer wip,,
4819,247c30ae266a0cfae2b613e900c2d14a37390fa5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 14:33:17 +0100, , etherbone add etherbone_tb able probe etherbone endpoint,,
4820,a2279bd2fa08ac1c2a4ac03a711f72d7647f0b49,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 11:28:15 +0100, , model use .format everywhere,,
4821,227fc4f5e5fa7f44727f6f46db8b3209043fabe4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-11 11:11:54 +0100, , etherbone cleanup model,,
4822,02bfc0a5a84c851a456aa9b09d3d7cafa2e597ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 23:04:05 +0100, , etherbone clean ohwr dissector python model checked,,
4823,5728f61f3a5ca7e0bc6af250c096d24659e3f12a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 21:29:14 +0100, , etherbone add model skeleton,,
4824,1de3bccfc8861fbbc151e4ac2dbaa1bb5ba199ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 18:41:43 +0100, , etherbone add dissector ohwr.org,,
4825,31bdc48a57a45021496e71acb78c92ebe0db7c01,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 16:43:24 +0100, , etherbone wip,,
4826,310040b43b1ab2acb84fe0d5332bcc4ef7b86b55,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 16:30:34 +0100, , test_udp test loopback port 6000 port 8000 board,,
4827,974169218f1070f138b62c7577e18ad78da32eb5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 16:23:12 +0100, , target udp create udp loopback port 8000 test data_width converter,,
4828,92904330f7bbeb8dbdc3ff95ea372018832446a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 16:01:40 +0100, , phy add hw_init_reset useful used without cpu,,
4829,000ba7f0ab887124789972b513e8279397c4a1bb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 15:37:29 +0100, , create port class remove connect method mac udp port,,
4830,01d980b0622dbf9d10a06331a68f94889c667551,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 15:22:06 +0100, , move thing common file,,
4831,3187a93984046f27b1db94990c48089c213f106c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 15:11:06 +0100, , generic add crossbar use mac udp,,
4832,f0993ea4223ae4a28cd8ec802258d6ff32765c4f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 11:28:59 +0100, , readme use migen fork,,
4833,9f91348c1ca3589bba6dee7b2c0c3f49ad9c72e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 11:22:23 +0100, , udp crossbar add possibility get port ...,,
4834,4e8e1dd8b1c321f33ee2a88a0646883709b3d833,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 10:30:39 +0100, , use new migen feature payload_layout param_layout,,
4835,6b0e525b8ced3c072e942d1a940c6c6cd4be9880,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-10 09:25:36 +0100, , make packetizer depacketizer generic remove width limitation,,
4836,2063205a9ee467a0ad3ae9ab02e988f8fca0c7ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 23:05:59 +0100, , doc init,,
4837,ab322066ecfbd96e297ad214bfb4d881a7ab1618,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 22:37:41 +0100, , etherbone add skeleton,,
4838,8689777cdb8b1d47a2bccee5ba08de7fd7839e17,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 19:35:42 +0100, , readme update,,
4839,13e9e23a942db76915d12bede4cb73b3d63a2d4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 19:24:49 +0100, , icmp replace fifo packet buffer reduce buffering,,
4840,8497f6b9063a92c313a1735d4e8f9dab3494c21d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 17:57:45 +0100, , use packetbuffer udp loopback,,
4841,6bf40c40100d4eb06dfca31ac98ac39dc8a56109,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 17:42:05 +0100, , mac fix gap inserter checker,,
4842,f318f779b672297210972224ae66a00ee376fce2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 17:13:03 +0100, , pipeline checksum improve timing,,
4843,175457473135a0642c0b14a1592f444b52da9146,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 14:49:59 +0100, , improve timing make valid synchronous,,
4844,78d39c6dae1ba132ec08b207210e3b368c274477,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 14:31:13 +0100, , add test_la.py,,
4845,e18e403f1098ae6d4a51ade5f9e906e5230fffa7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 12:57:05 +0100, , mac add interpacket gap inserter checker,,
4846,497c75e792cff7524181f90adf42c9698adab0c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 12:17:15 +0100, , test_udp clean,,
4847,8c70e6d22aa33923e73a32290f2932f601637961,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 11:19:26 +0100, , udp add crossbar,,
4848,996a56c335e49987e68d8ed84df8d474af25c380,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-09 09:26:56 +0100, , code clean,,
4849,a8300a2e933554204e27585c465a50b608e912a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 20:49:30 +0100, , improve test_udp add random data check,,
4850,0a0d113331a4971499818683640b7e2b743f09ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 17:39:20 +0100, , test udp simple loopback work fine ...,,
4851,9dc582ac8f9ba55a04b29acdabab289fbfd1d1b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 16:58:05 +0100, , icmp able ping board,,
4852,7180b5273c5c3389a1d7b2844c01e44e8d5f0f18,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 13:03:38 +0100, , platform kc705 add clock constraint,,
4853,69451c753fba2093c55f35aa20c29d337ce83d07,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 12:42:42 +0100, , fix timeout,,
4854,df0f27fefef4e3e3502cd054ce3d60a37555cbb9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 12:22:24 +0100, , add icmp_tb,,
4855,cf0b36c6cf237042d838a8a8746a8021f1b0c443,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 09:08:05 +0100, , add icmp model,,
4856,b1e0a21f789f83f509cb8072e575ba358f43d3d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 01:38:30 +0100, , add icmp untested need fifo,,
4857,c0814ac63f3277a965db80dedc56cbc1acae0fdd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 00:54:05 +0100, , add crossbar,,
4858,81343e99615876bea9e588e85bacdb8c82d9a248,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 00:38:56 +0100, , reorganize core add crossbar,,
4859,c599727bd164d8af897eeffe61b30f067ea61f95,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 00:29:30 +0100, , move possible logic outside fsms reduce ressource usage,,
4860,f2d218aebb5a1c099c34540ac2f70c06e9024bbf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-06 00:05:25 +0100, , arp manage case target unreacheable,,
4861,de6f162499f3f889815c00632dfd770f4dca7524,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 23:46:57 +0100, , arp add live time cached mac couple,,
4862,48c7a6fab1a94e94e634e70d743a0b6a4aa768d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 23:30:50 +0100, , code clean due test,,
4863,78a85e3bbc390e7139080c23c84feef95fe5ecaa,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 20:10:09 +0100, , arp add cached_valid signal udp work hardware,,
4864,1ae204b7a1617544ea50f70a50cefc06e7539656,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 18:59:58 +0100, , test hardware first fix,,
4865,8cf98831437b358a0633083e024748daa3399968,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 13:31:06 +0100, , add convert_ip function,,
4866,dbca3775517d61b531d6000323b1c41ec35e1e7c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 13:25:49 +0100, , make.py remove auto clean,,
4867,06a738ff7d8e2528559fa4471cc5ad71a5b77fae,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 11:58:40 +0100, , prepare litescope signal debug,,
4868,b860e0ba3769202d31d9b55c3ee36d8e47446c06,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 11:46:02 +0100, , mac core fix condition insertion last_be converter,,
4869,afae3f0f0050e8649ef8948ed1aed739c97c360d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-05 11:02:46 +0100, , add udpip target test untested,,
4870,fa5ee3ba5cd4ce4abfd6e4cccaafd57fdc24e1ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 22:51:11 +0100, , core shorten name header definition,,
4871,ca1e028c77c9ce903b4be9be4d1a50af300ceb65,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 22:31:53 +0100, , udpip_tb loopback working model,,
4872,a9da9dc7509eb8c89cb66ae21dfb26f544d3db25,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 22:15:59 +0100, , udpip_tb able send valid udp msg model,,
4873,4e5bd46f2d1a15df5e5b4bbeb83b4777c9949d0e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 21:15:01 +0100, , add udpip_tb skeleton,,
4874,90abd1902240d74b35b66ff09e5225498e691c50,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 20:50:49 +0100, , udp add skeleton,,
4875,7a4713b3854d7edf5e1f9f3d85c679e26d705395,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 20:30:17 +0100, , udp add model,,
4876,957c16264aa02685cc9b53c72b259ebfd98b9e67,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 19:57:20 +0100, , reorganize core file,,
4877,97daf9bd853fdb77e2fe1cd1f2bb78bc2e4eca66,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 19:42:50 +0100, , add checksum computation maybe optimal ressources,,
4878,34dad826201af2954615737c1c2d3b29d4cca167,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 19:35:38 +0100, , add checksum computation maybe optimal ressources,,
4879,99323b4e87911384b99f9769cfca663b65714ba0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 19:03:49 +0100, , add checksum function model,,
4880,df2f283495a37a36a028ddbff277648e3a3d71cf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-04 16:31:37 +0100, , small clean,,
4881,989cca24bc2100ef018f5bd63ee5c71f786ab48c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-02-02 14:23:01 +0100, , uart2wb copy uarttx uartrx misoc avoid dependency,,
4882,d7c7fd350ce56346409b1883dea564615bc8e6cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 19:34:13 +0100, , clean,,
4883,6e966bef7ee383774b4c590d7d2a362413de993c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 19:14:05 +0100, , simplify user interface basic sim,,
4884,1c2030d41eb7b52e24322b63068c30d5f1c99d8e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 18:32:55 +0100, , use model ip_tb,,
4885,328295c1245952e5d7c7ccfe0e00538e5d3d5637,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 18:07:26 +0100, , add model skeleton,,
4886,d066497ab15abdc3dc2e39b6e3495e7bf529c250,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 17:44:44 +0100, , able request mac_address cached send empty frame,,
4887,124a041fbd28abaf3315ee7ca426e5ba8efe8041,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 16:27:56 +0100, , mac add crossbar simplify usage,,
4888,1d447f2ae1e60fba9d8574317b316b653accd2e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 13:23:06 +0100, , add skeleton,,
4889,41ead49c7631fba18782e40894862348699273cc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 12:06:56 +0100, , arp little clean,,
4890,fa483463855628604fc4aba2e522594786b61cf6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 12:02:01 +0100, , arp request reply model,,
4891,a7d4427de4f7b54d18c70d578ba5fe46b4469cbd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 10:48:56 +0100, , arp decoding,,
4892,18a7d66b5e1b4639a0965042d0c132851410e62a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 00:03:16 +0100, , add arp_tb fix able send valid arp request model,,
4893,08e83af62d980c3b6925e4c86322e2044e9dc6e2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-30 00:02:11 +0100, , model add real dump test model,,
4894,8d9357d85fd47df872e8b2b50ad1c08db311ae59,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-29 21:07:02 +0100, , arp add skeleton,,
4895,dcbfdcab44c956689daf57f091b556258efac232,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-29 19:17:45 +0100, , model add arp skeleton,,
4896,96b08a0cc76aae4185df1511219d0ae2d21019fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-29 18:22:12 +0100, , improve mac model add header encoding decoding,,
4897,cb9ec51de8cf3967b0b3c299f045bf037907a33b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-29 01:10:40 +0100, , simplify mac dispatch use onehot mode dispatcher,,
4898,51c9f84ef024ac5b9ea8ba001d034d78b6cb3a7b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-29 01:03:47 +0100, , create liteethipstack skeleton,,
4899,5b37068393ac17781e0b7f1f7e42b62e49637c8c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-29 00:25:55 +0100, , make packetizer depacketizer generic use layer,,
4900,dc5e1aa1adb465072da533b0cf30a3c24dc37213,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-29 00:02:50 +0100, , mac add packetizer depacketizer untested,,
4901,6249209f941a071aef99cbba4b69854c8a53c0e9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 22:49:49 +0100, , mac use inside mac,,
4902,98b82348e70c467fd771e8a437c7750aa583cfe5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 22:43:58 +0100, , common add mac arp udp header description,,
4903,ddf0579644de4afd4a0781785c55462a59815a6d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 21:54:09 +0100, , test mac_wishbone_tb,,
4904,44113d754f80fb55af8261a3066f0445f86c8a6d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 20:55:18 +0100, , mac change default interface core,,
4905,fb002024272fe22c0a99abb5aa986e6ae594be08,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 20:44:41 +0100, , test mac_core_tb,,
4906,f65848ca927d1baf89b511e4c811ea16475a5b6c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 19:59:49 +0100, , doc add link generated html pdf,,
4907,2d05c31cc0503faea750ba32a84835615ed03c19,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 19:53:58 +0100, , doc add link generated html pdf,,
4908,33edf11ec9173a15c3728520518a9e45a1aff41b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 19:07:59 +0100, , test add mac simulation skeleton,,
4909,615d7da703dd480e289c3928c11bdcf8b7b371c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 15:55:52 +0100, , readme fix tab,,
4910,8eb3526db2f9a412fc668d0d26b7f791a6100fb8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 15:52:55 +0100, , readme add indication change com port test bist,,
4911,9010b30c957c2dc124e24a765e38b574c870452f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 15:19:43 +0100, , readme fix litescope download url,,
4912,8a42d74904b43c5cde62dbe8aec4d650dd3ad9ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 13:16:29 +0100, , setup.py fix,,
4913,e42fdb423275e79b494be1a25363347c80e2403d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 11:45:19 +0100, , test integration misoc fix cleanup,,
4914,09537523a68ebe67d6b128017d62ac907c61ade4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 10:25:33 +0100, , test add phy model skeleton,,
4915,8a2b65f21d10f5b1fcf1a7bbca8d2144160a8eac,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 09:14:01 +0100, , continue code refactoring,,
4916,4cd73fc9dab2659465ef4c8dea801e843c3a3bdf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 00:36:09 +0100, , change name liteeth liteethernet long ...,,
4917,8477974ef1441e9dc6bc48d72ccd8bc54fba5a72,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 00:33:26 +0100, , start code adaptation,,
4918,0826811047483ec186780614f18520136027e9f2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-28 00:04:29 +0100, , etherbone import core robert jordens,,
4919,46c4841d68c22d36d2d64eff380f5fe126d7c572,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 23:59:06 +0100, , mac import file misoc,,
4920,b2aec337b140e43667e51d37a9ce5e9bb1b90f1c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 23:52:14 +0100, , fix download url setup.py,,
4921,a160b04d2f6747de2507ae6028318404197b3714,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 23:46:15 +0100, , init repo,,
4922,9d6a3e7f2aac706bbf03b6645a6e84da9778d956,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 21:08:24 +0100, , doc add skeleton,,
4923,0c907e5afa274fcf121507a2fd010aec73cdb72c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 20:24:14 +0100, , fill building parameter,,
4924,7f9174f83d7a8f8a125e0ff0bb1438343ef0713a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 20:14:07 +0100, , add storage qualifier,,
4925,fc96b20225cd1db386a64d17a0f78047545de429,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 12:02:59 +0100, , add optional subsampler,,
4926,70d7152cda0620e702084838a96769e565dee7fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-27 11:34:59 +0100, , core storage split,,
4927,8887bea721463c6a477aa70bc0923258936c5e4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-25 16:21:56 +0100, , update litescope,,
4928,64d18796e0f8015c448d47d7c63362b7c4a39f4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-25 16:23:40 +0100, , change csr class name expose xxyycsr user,,
4929,a3dae5fc5c6336a18b76fea7a45233cba4324214,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-25 16:13:06 +0100, , host driver simplify,,
4930,4472dac603fd2957de4df1e99a18b741b119a648,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-25 13:41:09 +0100, , simplify code use sink source instead record,,
4931,d97ec9235b5cea6df34988f3e7c5708e5a3d6ad2,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-25 11:23:39 +0100, , target core generate status bist,,
4932,6f7d85b95c1f94649790df9e1c4da9637c743586,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 15:31:25 +0100, , host remove cpuif use one misoc clean,,
4933,9960ca010a78c8da4f62575b05594fa154180fff,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 12:36:45 +0100, , test hardware clean fix,,
4934,9da8188b7179bae3bcac94e9388ef157c42fad82,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 10:17:39 +0100, , add icarus verilog simulation workaround needed simulate sata core,,
4935,b70913b9a459eb407a6705d8e5c56fc8e4f936ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 10:12:02 +0100, , replace hku acronym copyright university hong kong,,
4936,9a3e9f86cf3615bb70b4ec307166dcb53fd3e2f9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 09:04:22 +0100, , simplify litescopela export use vns platform atexit,,
4937,ef440274fec3234ec43dde41e7b20c4dccc671c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 09:10:14 +0100, , simplify litescopela export use vns platform atexit,,
4938,261469814ff372f75901efcb7fdde378fe3166ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 01:30:01 +0100, , add hack generate verilog fixme,,
4939,6003b8af0206a60377c9267a02d89a4e40fff8da,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 01:34:59 +0100, , use litescope replace miscope,,
4940,fb7864c2b98b414310ead8cd361ee06f6399b3b4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 01:14:35 +0100, , add missings __init__.py,,
4941,d45991d6ebd61bf6e7f91a2a1cfb36b4af28af76,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 00:56:44 +0100, , fix readme,,
4942,ea48f44b90214012b8d92f4f7ab9627665e9300b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 00:31:57 +0100, , add litescopela example,,
4943,5c40ff02cb72d0c77c9732ba389e7eefcc9ffa2e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-23 00:08:04 +0100, , add litescopeio example,,
4944,f35f93a7c5601af9daec89a0de321a432110a729,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 21:40:07 +0100, , start refactoring change name litescope,,
4945,7b2135f58f8f8aef121da6687dbb04a579d6fd3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 21:25:23 +0100, , add .gitignore,,
4946,4e3190120e5a2ddf7af5f407978e177ba97935e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 21:23:14 +0100, , fix build upstream migen misoc,,
4947,319a4a7f51525c8a5dcf2e524fc858c9ff1a9a22,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 17:44:04 +0100, , doc,,
4948,7471b2a1526436358a141e322cc924c6d2a5effc,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 16:37:18 +0100, , genlib crc use ordereddict,,
4949,2175a79c033beb7fdacf5ea6f1b4d9765c5a4c8a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 16:35:42 +0100, , fhdl std add finalizeerror import,,
4950,b299116ace1ff96840b7af678047599ffb12570d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 17:15:12 +0100, , replace satax sata_genx,,
4951,bbd2a076becdce070b28936a5830659637894732,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 16:52:26 +0100, , target core simplify generation,,
4952,8d16a166c4720e2aac721f5f7dde3f81c66beae1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 16:02:41 +0100, , change submodules special clock_domains syntax,,
4953,609f8f9abb70c32fbd97eb5933079d585cedea6d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 13:12:18 +0100, , revert submodules special clock_domains syntax,,
4954,3346bf8b2b918d56da5e88d91ae9582d2cb5f968,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 10:45:11 +0100, , frontend simplify,,
4955,8638e5dd1527b4cebca61078649d590bbf6eb5ed,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 09:55:06 +0100, , doc fix typo,,
4956,97eb7127666dfafb04b9062e6d3c661249413e35,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 01:50:21 +0100, , bist add random addressing,,
4957,91bb5316413c26462b52731c38ec78480d2259fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 01:33:02 +0100, , bist add loop parameter precision speed computation,,
4958,c9761be54f3d24f3a9f2bece75c8286db641fd41,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-22 00:23:11 +0100, , command remove success failed redundancy keep failed,,
4959,ff0c8e3d2231ca79a18f6dcd8e5612fd35a374a8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 23:11:38 +0100, , add packetbuffer simplify architecture reduce ressource usage,,
4960,ebf1faed5bbe7782b7d04a018c8235c8d28e34e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 19:11:54 +0100, , transport simplify reduce ressource usage,,
4961,1b2083154128ccd9baa309a663b56b7be5f08639,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 18:41:14 +0100, , transport simplify reduce ressource usage,,
4962,fccf2c94307c845a57545aedad884633d36b64c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 12:01:28 +0100, , common clean,,
4963,f0f6183c9a425208ac39a6c2383250afae54173d,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 11:47:20 +0100, , link crc use ordereddict generate code iteration,,
4964,62bb5b47ca0af9d7a4875ec129ea5a3a70d8c9f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 11:11:01 +0100, , doc fix .png extension,,
4965,5825ec8f47515d352a40d12648658141b84383b9,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 10:52:56 +0100, , command merge state,,
4966,d2ce266cbafc97b1da6b7491043de80fe2e85889,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 10:52:18 +0100, , fix core generation,,
4967,0af179f1f284886bc87c9e4cf6d9785b7812e6f8,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-21 00:09:24 +0100, , doc add sata description erik landstrã thesis,,
4968,c70e8a385320b3cc63a1771cb612a1ff60efdeb7,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-20 23:41:33 +0100, , change copyright hku,,
4969,578903bc115583dcd54048707341e7236b2285d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-20 17:14:01 +0100, , manage reg_d2h error,,
4970,d1e2f6d2b0ba62c29631e13f8cde45afe6b421cf,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-20 15:24:52 +0100, , bist show current length,,
4971,77778d24ae29a0f74b436dd1e5852cabdf43de05,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-20 13:17:59 +0100, , bist add decoding capability,,
4972,faef2319adae690700ff4e5595d81f7f43fe9f76,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-20 12:12:51 +0100, , bist decode info identify data,,
4973,a5ae470ec923873a2d0995f7f6abd34217a6a9b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-20 10:47:14 +0100, , fix license,,
4974,0d77c780c6017ca48b596487da0d7454e39a2516,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-19 23:28:14 +0100, , copy readme chapter .rst,,
4975,2bb9c6b6496096f44a83a52c4c6c31e6eb4dadf6,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-19 18:40:32 +0100, , add verilog backend use core standard flow,,
4976,d84ae7c80c4992329ecb871fbaf94e470424323b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-19 17:52:05 +0100, , clean,,
4977,18f2933d8bf9bbdf9434a6d6ad8eabe129fb309f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-19 14:17:43 +0100, , add doc skeleton emscripten readthedocs theme,,
4978,79dbb6da4b4d89ee06cc032fbcc125d7077858b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-17 14:17:31 +0100, , replace makefile make.py enable verilog rtl generation integration standard flow,,
4979,6de7e15a0c9f475db6edac7e59d5923d1f0c7661,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 23:52:41 +0100, , refactor code,,
4980,6f2c7a236c99f754e30f22bcf45f30d293c6c947,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 22:49:34 +0100, , add support identify device command,,
4981,fadac0cf83a41c6ff41d97881e4b029cb9a74aa4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 23:50:33 +0100, , driver fix mask generation using cond,,
4982,c227576f3d64f83fdb56ecadfb4e1823a1e32f63,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 21:01:06 +0100, , add test_link.py replace test_bist_mila,,
4983,175618bcb4f9a3a8110022f4df7f956b447af7bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 20:53:17 +0100, , use csr_data_width speed data mila upload,,
4984,083bd54121f27bdda3efe72f7e1532254530d26b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 20:25:11 +0100, , global clean remove initial sims remove rename litesata rename test bist,,
4985,e90d97e9c2dfe901d6625cbc9d897fa80d6e0182,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 19:25:35 +0100, , phy remove gtxe2_common longer need since vivado bug fixed,,
4986,d13366dd2dc01f48affe4123ba21ab720c41b16f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 18:14:13 +0100, , bist use hardware counter speed calc remove loop mode,,
4987,7ccc5f52746ac8870eea60d2571902cb58e9608e,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-16 18:13:07 +0100, , link cont improve timing,,
4988,1170a1070b039101acbc0626646f3661367cbb3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-14 18:18:42 +0100, , add need_reset controller request system reset sata locked,,
4989,8f14f67ea67afa4a0114f54eb55e68ef9bcadf6a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-14 16:23:20 +0100, , simplify uart2wishbone add timeout,,
4990,788546c6ae0f14ae82ecb5b647caa397ec3e4cb4,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-14 09:19:41 +0100, , add frontend improve bist,,
4991,54597f1bfce24f4b3ba567002b973360871acdce,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-12 12:40:47 +0100, , use new submodules special clock_domains automatic collection,,
4992,62f55e32cf8f7e39a0462ad4133f7ac63b762fcb,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-12 12:44:18 +0100, , use new submodules special clock_domains automatic collection,,
4993,4f38b0ef6e891f62270fe5306719c95041ce2ad0,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-08 22:59:31 +0100, , improve timing,,
4994,d196a517d6c921fb27c6d877490d708a20d434ec,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-08 22:58:26 +0100, , use 166mhz clock,,
4995,4deda89dcb063ffd203ce771c5fd0a13cafaeb30,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-07 22:15:57 +0100, , simplify bist,,
4996,1c03f7225232c0482fae26a657cf25204b445d0a,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-06 18:17:11 +0100, , command add robustness simplify path,,
4997,aed1064465092dffabd0eb8e0257f4ef7b4bf406,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-06 17:03:27 +0100, , command replace syncfifo buffer cmd_buffer,,
4998,a450079866076d5140136c8f3b3d247824c7e97f,lorent Kermarrec <florent@enjoy-digital.fr>, 2015-01-06 16:48:19 +0100, , command add support larger dmas,,
4999,c08c0ffc4ec9636882797e7f8c09bd95010d2e0f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-25 13:11:22 +0100, , link check crc path,,
5000,5575ecbcb20949e981fe650ebdad64133fb0958a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-25 12:28:06 +0100, , test fix link_tb bist_tb,,
5001,aa8c0c983c9476585613e5120383ecc5a0620dc7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-24 15:57:42 +0100, , add option implement mila see real ressource usage sata controller,,
5002,7efaef485fabda0243536b67d0b97205a2c0217b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-24 15:08:06 +0100, , command remove return idle state better add timeout transfer reset fsm,,
5003,8b1522bbc9e592fc75bb9573338e7f5362a64149,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-24 15:05:17 +0100, , clean testdesign,,
5004,7df1d75dee8392b87b1cfc0f22e5218ff807c008,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 23:19:48 +0100, , use max_count clean,,
5005,74dd907503643392914fe88b71782210c76c479b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 20:56:03 +0100, , add test_bist_mila show capture data,,
5006,834e9b99bea6456792eaf2a4ea2e83eb38760c46,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 20:53:05 +0100, , host driver add possibility pas cond dict ease trigger pattern generation,,
5007,db711edd894c4b22f53446f230c45c322fb03863,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 20:41:35 +0100, , add test_bist mila,,
5008,3e5a4ab097d16aa2f793053f2f1835e481725003,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 19:44:39 +0100, , add wr_only rd_only mode bist test speed switch 100mhz system clock,,
5009,678ee33af413cfda79318c09b0028652a0dac490,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 18:26:07 +0100, , improve bist clean remove support identify command debug code,,
5010,38d3f3697b203465ac10a103ad8f0163eff60243,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 01:39:41 +0100, , test bist high speed working,,
5011,46b2d027835773d10941e8eff737b0b236ed3467,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 00:41:39 +0100, , test bist slow speed working,,
5012,6b127828166b0fbeba7f1af7545fef772ce8bbb7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-23 00:08:22 +0100, , read write seems,,
5013,5e513c25c2994fc4cb978100afcd6be71634e234,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-22 20:58:38 +0100, , link fix path,,
5014,9bb7e6d0ab29f4d462151395b1b2ac1abf6f2638,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 09:19:37 +0100, , ethmac improve testbenchs,,
5015,6fca1dd4dc4fa709e54b17bb9784e497c9a6a00c,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-12-21 17:37:11 +0800, , mibuild xilinx_vivado fix list aliasing problem,,
5016,8576b91290def53269122ba86eb9d4de2bb87d63,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 09:21:16 +0100, , xilinx_vivado add parameter pas specific command declared platform,,
5017,037ea05b1eee1444e144af40e8ef929028bd7061,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 09:22:08 +0100, , crc modify crcchecker remove crc clean,,
5018,c17159754cca2095cd4aa631a0c889430780c8d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-20 16:25:05 +0100, , add test_read test_write host hdd transfer test data seems stuck link command layer,,
5019,eebc2abcdab78e1f868198b16802a4450a807513,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-20 16:06:02 +0100, , add mode generic debug,,
5020,9dc6903c551347b957136fa372f20eb32e40243d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-20 13:26:07 +0100, , add identify device command_tb revert endianness seems conform lecroy sata protocol suite sample seems endianness correct printed lsb first lecroy software,,
5021,706fcb536d495527c66c5a6d6c94479677cf46b2,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-20 12:58:37 +0100, , change fis endianness seems little endian,,
5022,f495639f22a482074a1a3df488232fa30515f7e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-20 01:26:58 +0100, , add primitive decoding test_identify ease debug,,
5023,d368a89bbfb41c5581bc9d81916b73a47a10560b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-20 01:26:02 +0100, , fix ack idle fsm implementation behaviour different simulation,,
5024,35050ece9f8ec29100534e549c125d1e2aea7735,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 23:10:51 +0100, , add fsms mila debug,,
5025,68a7ff6dc20ee1186866365096626d67b2d734ae,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 22:50:35 +0100, , use new submodules collection expose fsm module,,
5026,ea245542c62615f1999b535d98801e2ffa8444d7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 22:32:11 +0100, , link add parameter disable cont insertion ease debug,,
5027,ea2b06b285884242abd07ce18bd36d0c71baf63e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 20:16:37 +0100, , fix phy datapath first communication satacon hdd ...,,
5028,a79696641a6cd6027c681fa453fb81c7f2a3e50c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 19:02:31 +0100, , prepare identify test satacon,,
5029,880c7e7eccec766ca65c83f7fc5f92ebd35f2dbb,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 17:45:02 +0100, , test change uart baudrate test satacontremover,,
5030,33eed1aa793521db3905997fd2c94959a853ae4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 17:27:44 +0100, , use converter simplify,,
5031,0ab7ca6f281f1634b6451a9f455ed9862d9cc402,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 17:13:03 +0100, , use converter simplify,,
5032,8bb40241fa6b2252bc1fee477de2b5ea375e5878,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 16:48:22 +0100, , add phy_datapath_tb start datapath simplification,,
5033,ceb675c3f139cab7a58bf0597d5401a7bc423dd6,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 14:29:49 +0100, , fix cf92821 merge issue,,
5034,9728a978349677d83d66a53127a983495052b56d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 11:15:01 +0100, , add cont_tb rewrite cont,,
5035,9e14b1b05188d0130b35299408ccf8915f8e46c3,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 01:35:18 +0100, , use new implicit submodules collection pipeline,,
5036,a8e1526407ce7c612c6fe90a897e1389b17f1cb0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-19 01:23:04 +0100, , link_tb simplify using implicit submodules collect,,
5037,4f22bc807a535e6dcb35817c8d5f82a1f8112cfc,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-18 18:02:35 +0100, , make ctrl datapath phy vendor agnostic simplify import,,
5038,9789a78aab21e985bcdccf9cb3876eb4c52bb521,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-18 16:45:12 +0100, , test clean import,,
5039,9ba947097404997ff3051386ca284c5ef496ae36,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-18 13:15:39 +0100, , test create generic packetstreamer packetlogger use link_tb command_tb,,
5040,bcc0be10ee397a06ef6a2f28767140d296b33817,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 20:57:37 +0100, , phy use vivado parameter fix datapath lsb first,,
5041,0f8f89a269240659a06ed04eff68d9adf8ebf406,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 18:03:11 +0100, , update clock constraint sata1 use sys_clk 200mhz data seems stable mila capture except receive align primtive device maybe disable alignment host link ready ...,,
5042,5a16a5b46daa15a4b6ef01488e274c8fc21df2c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 12:50:02 +0100, , add basic phy stimulator see hdd behaviour send primitive,,
5043,37fe17debed7777180eebb34122fedc1326781cb,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 12:07:11 +0100, , use vivado programmer instead impact,,
5044,2c0115262b4b4ce1c6f1a7a0c97f26253e610eba,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 12:03:52 +0100, , fix compilation use new cpu_csr_regions,,
5045,61bfbbff8a7e07ddfb1bb54e56a61a20de194c64,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-17 08:58:02 +0100, , improve check function,,
5046,a71fa2f522380e1345aa8a4ba5e2f71478aa9c54,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 20:00:19 +0100, , link_tb fix cont regression,,
5047,fadd21fae2afda80db5b5f3b9eba71c473bf823d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 19:48:22 +0100, , bist add count bist parameter,,
5048,13d75d3933bd731d2afe3b3134be64bf23a0f120,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 19:33:38 +0100, , move counter common use module,,
5049,d88b127abb9bb602600ef9c3aa3096f2a4a8b45a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 19:13:32 +0100, , create satacon use bist_tb,,
5050,ddb9d52270ebc39d020d49433c6f639e61d7f35c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 19:04:45 +0100, , bist add ctrl_errors data_errors clean,,
5051,d193bd33214f79876a173ed155362654635d96c6,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 19:04:07 +0100, , hdd improve debug print,,
5052,707b43178ba3d80aa5a4b60ee13c78c4f6879fa9,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 16:44:12 +0100, , add simple synthetizable bist,,
5053,d4cd159c9c329cd8ca234f1bebe46c98389e3982,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 15:34:00 +0100, , command fix valueerror msg,,
5054,0a1403cec50736404f9a715e95a0d54a6a962fdd,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 15:31:08 +0100, , command memorize data path presenting user,,
5055,d970bfb1404c0ca92e2e2eb2ae20b3ca1981188a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 13:38:50 +0100, , transport add _get_item simplify _encode_cmd _decode_cmd,,
5056,f226de5ba05efe35c2008ab016189dea0b733535,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-15 13:26:53 +0100, , modify addressing sector improve hdd model debug,,
5057,6a783ad291e2bc6283f31434d714bf8a5c2a7383,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 21:03:14 +0100, , command fix path random acknowledge,,
5058,ddc99febb5caa3eb81939f008877de3ef0f35edd,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 20:30:21 +0100, , command address length byte,,
5059,a284f2a9dea3865fc8dc1835c9876c48f4cec6bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 20:30:01 +0100, , hdd manage sector_size limitation 2048 dwords per dma,,
5060,8b21e5fd21bf90b29a195022e86c50451fb8136b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 16:49:35 +0100, , hdd rearrange code easier understand,,
5061,79e82d6ccdc533c370b1f761fb9122354e693c5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 16:38:38 +0100, , command_tb add random still something fix,,
5062,46a39b7d419c2c8e7f6028603eceafefda2388c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 16:20:22 +0100, , rename bfm hdd clean,,
5063,0959f5b979ee604d9cd0ed44c2b3cbf410bc44e5,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 15:32:00 +0100, , command add fsm path manage d2h response bfm,,
5064,f01a8934f282008ecae9aaeafa3ccc524ba44914,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 13:14:32 +0100, , bfm fix hdd read_dma_cmd clean,,
5065,623a3883c60e6a033a703e9ed4bf6584f149e698,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 12:59:02 +0100, , transport generate sop path,,
5066,a0cb0c6474665228900cf2a7873c5f0486f8de65,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 12:49:35 +0100, , command_tb add streamer logger,,
5067,b6d5e23264a72375f3218e4823391d0b7434a409,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 11:44:12 +0100, , bfm create basic hdd model,,
5068,1e68b1a90712d260b13bb25c65a77101711e2ec3,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 10:57:16 +0100, , remove transport_tb transport tested command_tb,,
5069,b1c71f26bd394c5f1326a3a216c04e394d9c47dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 10:52:56 +0100, , use description instead layout,,
5070,8f9efde39e1554e7f69198ef3a992cb15fe7b972,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-14 10:45:26 +0100, , regroup constant definition common,,
5071,11c99f8377b97d364259694e92f76c50cac3ca8c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-13 11:33:22 +0100, , command wip,,
5072,eb226c1adef12aeb9ccb2edc412179464b80af5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-13 01:18:08 +0100, , bfm dma_skeleton,,
5073,66ef7950ab52ec797143f97d4b655ff0dc1aa69e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-12 22:26:04 +0100, , command code part add command_tb,,
5074,71f6a1691315eeb599fc53efac112a43e218acf1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-12 18:16:30 +0100, , transport remove dma_setup pio_setup_d2h needed controller,,
5075,fe875ea650b1a8a75fd3892b81d34c98f89cbe3b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-12 14:35:48 +0100, , remove layer module name,,
5076,b9a9e075fdda3f8b8291d16e33fa9572db3cf59c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-12 14:31:00 +0100, , transport merge cmd data sink source easier,,
5077,9ae703efbeefd604853fef2f0147a5c410d82b7a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-12 11:22:21 +0100, , transport_tb add basic test path,,
5078,7ea46ed7a6ee648c99e0145e387bc6c8f9717146,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-12 00:56:29 +0100, , transport add transport_tb skeleton fix compilation,,
5079,ed9d9e137580231356eec0fc4d72e6a847d37e1a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-11 21:56:56 +0100, , transport code untested,,
5080,1aab9a449ea24bff48a61c002c6006adb5b46895,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-11 20:19:14 +0100, , transport code untested,,
5081,e4c0b4a11f9badae7febdcf5994c2092cca6ec95,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-11 18:35:56 +0100, , phy remove align primitive path,,
5082,f976b65cf17fe6a4986cfc7f7668672f66728f8c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-06 14:35:18 +0100, , link add auto check link_tb,,
5083,0f50eab880ba171942fb22f31f9e09787b28e2f9,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-06 01:23:03 +0100, , link fix cont path,,
5084,21a279af72a24b5f5b8224b15fb3f40020b6b9bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-05 21:27:26 +0100, , link test hold path,,
5085,c28067d67213937edbfb1b6efb2ce8f7a5a7263d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-05 20:26:09 +0100, , link test path,,
5086,b238c41b266449e5c8be1aa1de7479acaeb890e6,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-05 18:00:02 +0100, , link_tb use linktxpacket linkrxpacket bfm,,
5087,e900b9031c8a678dea987dfdf45894641dc5c021,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-05 17:48:01 +0100, , move test,,
5088,6f96338962566382af2ce086c7501940a40442ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-05 01:13:55 +0100, , bfm add fis decoding encoding,,
5089,9da1f7fcbb6d9818580a0da63ecc6e95b9db47dc,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-04 23:43:21 +0100, , bfm rewrite split physical link layer,,
5090,6e6243e9834961993880e97c484c713d240e33bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-03 16:32:55 +0100, , transport define fis layout,,
5091,ddd4b65f44d33fec8b3e4e77603bdbec70e43687,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-03 15:29:01 +0100, , link split satalinklayer satalinklayertx satalinklayerrx,,
5092,d3974882e4ab791ebc00502fbbd681181761f17a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-03 11:50:31 +0100, , link manage cont path,,
5093,47a5a9529b1fa044777c55e1c13d5d8f4b6aac71,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-03 11:12:26 +0100, , link manage cont path,,
5094,cab5b7b8f805eb3c485f70b67ec3fcd96931acad,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-03 09:17:51 +0100, , link simplify bfm,,
5095,6cc86864022c637bf8cc49b7aace98f3d999be37,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-02 21:34:16 +0100, , link manage hold,,
5096,ed97f378ff701c3a102758fed20f9bb845a71a5f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-02 20:02:43 +0100, , link add crc check bfm,,
5097,f2757ef8dd07a0f8cdd80e1c7047cef12abf596d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-02 19:53:13 +0100, , link fix link_tb due others modification,,
5098,31b9132dd9c79ee3d34480fb5ef81317e63e1e95,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-12-02 19:24:46 +0100, , link improve clean crc_tb scrambler_tb,,
5099,aac34f011f37a7590b14c9e3f4169d9e73be670c,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-30 22:29:26 +0800, , gensoc support user defined csr region,,
5100,ae770c0f8c09adcc88ed7aa8f60cdde17932cbcd,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-30 22:28:39 +0800, , bank support direct mapping csrs wishbone,,
5101,8ae3a00a946ce880b914ddb57e81a7ae4b7fa755,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-30 22:05:51 +0800, , gensoc simplify address decoding,,
5102,4189440eef698757be7d014cc33b9f458758b340,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-28 08:28:39 +0800, , minicon small simplification,,
5103,edb16226682a36f21c31eeb81680ae66818c5d3a,ann Sionneau <ys@m-labs.hk>, 2014-11-27 23:10:24 +0800, , spiflash write support,,
5104,bab6bb7c4ac55663852be00c2013cbb045143401,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-27 23:05:36 +0800, , gensoc fix align,,
5105,2cd80990e41f4e0989a5a2833c1efdd6d581dc7d,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-27 22:13:17 +0800, , minicon fix use phy phase,,
5106,8418ccafdccf6d61f056d72440e046d97be0528d,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-27 22:12:05 +0800, , minicon remove unused signal fix indent,,
5107,cf92821fcfc79950eaad422a38fd0204d8aeb2ae,ann Sionneau <ys@m-labs.hk>, 2014-11-26 10:37:50 +0100, , refactor directory hierarchy sdram phys controller,,
5108,f33b285af10d4f415f230a64faaa6e1dc162ab99,ann Sionneau <ys@m-labs.hk>, 2014-10-31 23:36:06 +0100, , minicon small sdram controller,,
5109,ee928a897330241bc2323b1a1d75124f6c18bc8d,ann Sionneau <ys@m-labs.hk>, 2014-11-26 12:10:20 +0100, , wishbone downconverter fix sel signal,,
5110,4542de2c1134982b868c3eb7c8e89f044d6fbccc,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-25 17:16:21 +0800, , genlib fsm add nextvalue replace reg reg_next pattern,,
5111,5801e5746b637194bce6517e9bffb9c01da761c0,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-21 14:51:05 -0800, , fhdl tool attempt rename sync clock domain doe exist,,
5112,5202f89db102572a96980995d9c854f06a991aef,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-21 13:07:04 +0100, , ethmac last_be remove fake signal fixed migen,,
5113,b7028848b217751182702743bb445588e6503e5a,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-20 22:32:32 -0800, , ethmac use new api,,
5114,eb47f458ddc384948e3c7ab0ef7a30a01024cc6b,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-20 22:31:56 -0800, , flow endpoint description structure packetized parameter,,
5115,f5fc4b365f12f360a2f90c6b1c6789e44134375a,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-20 18:46:54 -0800, , actorlib fifo add buffered parameter,,
5116,33530e0921ff43af4ddb6d94f8b9540c7ed2b435,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-20 18:01:48 -0800, , ethmac style renaming,,
5117,7eaa5f7372c6c2b7f20ba8be5eadef71cef32036,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-20 17:11:57 -0800, , target kc705 avoid ddrphy ethphy address conflict,,
5118,603c2641bb9b1c7018235afbc4b45c2e3c4f8dab,lorent Kermarec <florent@enjoy-digital.fr>, 2014-11-20 16:47:11 -0800, , new ethernet mac,,
5119,b87ad1af636bf111233fe75a30c05172a5ace24a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-03 10:39:12 +0100, , xilinx_vivado use rem comment window,,
5120,866757f80e3f0d9a89eecf2b4b0cc1cad23314d3,Ã©bastien Bourdeauducq <sb@m-labs.hk>, 2014-11-16 21:48:12 -0700,8, merge pull request jix fix acitorlib fifo actorlib fifo fix assignment due .payload omission,,
5121,f847faf004095430d874836b820deb0ed0c7a1c2,annis Harder <jix@jixco.de>, 2014-11-14 21:25:19 +0100, , actorlib fifo fix assignment due .payload omission,,
5122,2b7779d3b62fcb80cc1a8143bae6123f30951605,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-12 18:20:34 +0100, , link wip bfm,,
5123,b423c1df4b66e42c519ca862cfa5f0f7afac25c8,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-11 18:47:34 +0100, , link prepare simulation,,
5124,64ed34b35a1b8a1c8ac2c38bd5dc2b6cc6f1449e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-11 16:15:28 +0100, , clean,,
5125,705819f8857deb903540b9485d39950b89787a5f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-11 14:54:54 +0100, , use new,,
5126,67aaf09b532d873d766985138d3314d2c19e5ba6,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-11 12:26:32 +0100, , link satalinklayer skeleton,,
5127,294855e29287cd35705fe67e540d9ee917d09982,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-11 10:19:24 +0100, , phy use primitive dict use sata.std,,
5128,30964db4a10c2e6a5b998fbd5f3ed3b8c574f2e0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-11 09:57:43 +0100, , phy send align primitive every 256 dwords,,
5129,9f2f8d279db22462e3910a53176aa18b42073ae7,uy Hutchison <guy@xpliant.com>, 2014-11-06 18:19:49 -0800, , add hamming code gen check lib,,
5130,f4d6ac83939e2542eaa8bc63f7f6a308fcf094b9,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-06 18:02:02 -0800, , readme remove compiler download instruction,,
5131,09773df18645ab050f1db98de8bcc80fd388aee9,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-06 18:00:28 -0800, , software make compiler submodule,,
5132,dff3a177113cfba48f08f285babc509c125038ae,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-05 23:23:22 +0800, , mibuild programmer add migen folder flash proxy search dirs,,
5133,353e7fc13b9beac1a619624ad416889dd5b0041f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-04 17:35:46 +0100, , link add satalinklayer skeleton wip,,
5134,8f6354f2a3cb292bfe2d5ad044f29a7d1a0976b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-04 17:06:03 +0100, , link improve crc_tb preamble_tb increase length,,
5135,c8100093874c734a2fc3c28f1bb92233bc909ee1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-04 11:40:43 +0100, , link add scrambler testbench,,
5136,80622986686cdd5b4508f5de576402fc643e4b6e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-03 18:54:41 +0100, , link add crc testbench,,
5137,7d15e91e26c8d79b2771a5ed9a30512a4f372aa1,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-04 16:57:34 +0800, , vpi ipc fix decoding index buffer,,
5138,449daedab7c2b2fc9c9e00c9e754b887b44473db,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-03 18:11:14 +0100, , sata link add crc scrambler model sata specification,,
5139,47b5ff5e33580082f3f3a8abcdeb8f02c5c89929,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-11-03 17:38:12 +0100, , move code create directory layer,,
5140,ccc9a0d334ec051b9ff65888478a76d484f11aaa,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-03 12:08:43 +0800, , test test_size fix slice comparison,,
5141,dcedc4e6a5c3e19b2cb231e4e478c31413f148b6,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-01 21:48:02 +0800, , actorlib structuring pipeline make busy signal,,
5142,33c3a927c26252bc713588c14ce84e364142d9d3,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 13:09:24 +0100, , actorlib structuring add pipeline pipeline enables easy cascading dataflow module dataflowgraph eventually use implement add_pipeline method avoid duplicating thing,,
5143,8db549a23d6d579b3ac8be32dc9da412359b640b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 13:06:47 +0100, , actorlib structuring add converter converter enables easy conversion data width dataflows handle possible case downconverter upconverter direct connection data width identical,,
5144,a7e490772432ab06d2c6a08cb56e1f8d574700fe,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-11-01 21:33:35 +0800, , merge branch master github.com lab migen,,
5145,bd1d456f5d866963cb27e63b5837a5a2b6a90c2f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 12:59:45 +0100, , flow actor actorlib structuring add packet support,,
5146,4d1b6da42fabcfd9987ae77056a4bab31780c6e1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 12:58:36 +0100, , bus csr add configurable address_width needed module csr,,
5147,fcf2f7517c2508f29f0110b3bb176d6f1e6e61c7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 12:56:03 +0100, , crc generate error asynchronously avoid stalling flow simplify,,
5148,648ab8fa7ac52fea678037afce368c0d792a7fea,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 12:49:30 +0100, , kc705 add ethernet pin,,
5149,c0c04a18785d77ea7c3d7f56871e8765b1329bdf,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 12:48:30 +0100, , xilinx_vivado use .bat window platform otherwise vivado unix script ...,,
5150,51f699758cc7a8ef4513cdcdb83810a03ac1ed76,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-31 12:47:21 +0100, , xilinx_vivado add hierarchical utilization report,,
5151,a4782899f6d4ada60c54af187b5f1020dd2404e3,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-10-29 18:18:17 +0800, , fhdl verilog fix tristate instance connection,,
5152,8c5c32751ebf52cb79016df7e8df5ecab2f9091f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-28 20:53:26 +0100, , add input pipe stage option,,
5153,25e0ccae9a74e8035b218a73c8c9c442f8a58aec,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-28 11:30:15 +0100, , remove drp port used,,
5154,3f7406a937e357296905e96e21982c0cc6b2b7c5,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-24 19:24:05 +0200, , various fix simplification sata1 sata2,,
5155,286092b62e69de90449865c206d59994f63be12d,ann Sionneau <ys@m-labs.hk>, 2014-10-27 12:41:17 +0100, , raise exception using correct boolean operator,,
5156,e2cbb3a0488800ecf03ceb8a1b190c7947fb53a2,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-24 12:29:29 +0200, , platform merge keep support impact xc3sprog need tested window,,
5157,86abb253c8406927d252ac29f244dcf828a9c144,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-21 18:39:19 +0200, , flow actor endpoint clean __getattr__,,
5158,37031e3a2f814cc27a7d224a9739df1832fd6f3a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-20 18:09:38 +0200, , fix demultiplexer layout,,
5159,8e4b89849c39dc355856a92ee486dfca8b9bb4b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-20 23:13:33 +0800, , use new direct access endpoint,,
5160,07c33279c2c9bf5c907375ad056b1c102e6e4718,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-20 23:11:59 +0800, , use new direct access endpoint,,
5161,ff688fb2f91c4c4f8c0ef9603330450bad922b8f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-20 08:47:48 +0200, , _endpoint allow direct access payload element,,
5162,34ed315a480fcc73b50f9d65bcd96c770b8e6ee7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-17 17:14:35 +0800, , remove trailing whitespaces,,
5163,dbaeaf78330b8eec3b8122b81810d9ea2835fe4c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-17 17:08:37 +0800, , remove trailing whitespaces,,
5164,d860813dec5af4d2ba38c329cdc368a74c7165b1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-16 17:42:24 +0200, , use new direct access endpoint,,
5165,22507b117c1d591504c5010c3b54364febf872e7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-10 20:45:18 +0200, , bank add csrstorage able know register updated useful many case avoid handle another register asserted last csr compound written software must also write compound right order,,
5166,bbfce2b70737cd8b55fc2f15abf0e19b71427367,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-16 10:38:26 +0200, , ctrl drive txcomwake gtx.txcomwake,,
5167,9649b1497c1379ab7dd2981d906f1612cb7cc102,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-16 09:37:43 +0200, , uart2wishbone fix missing payload.d,,
5168,2319ee0ab7e62b5510387ccd4c8adb09fc42d8c9,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-15 12:13:22 +0200, , uart2wishbone always use payload.d,,
5169,027ddc65ca5a9aff9ddebabcfea93ccf6198f944,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-10 16:57:18 +0200, , fill __init__.py simplify import,,
5170,bf95ea6c1c77e8e6f471418cf600875f264d5e5a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-10 15:32:36 +0200, , mila simplify usage,,
5171,d0c9838dca52a762a5b9b988006a09a853794442,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-10 15:15:58 +0200, , uart2wishbone share uartrx uarttx misoc,,
5172,20528c622a7c1478b4882a5bbe92db7c1a0c6e52,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-10-10 15:38:05 +0800, , mor1kx sync,,
5173,e53fb88b85447d24868735a2ae344b5bcda5298a,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-10-10 15:33:27 +0800, , uart minor cleanup fix,,
5174,5e5f436aa67eef84f2b2085c73f421d28ade6ae8,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 21:30:25 +0200, , uart split use dataflow make code easier understand allow reuse uartrx uarttx design without cpu e.g miscope,,
5175,ba30a01830c484f9d9f36b0388212e7c366d7807,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-06 12:30:06 +0200, , mila fix used without rle,,
5176,f72f11f7b41ffaa7a966317e543182973a993ac8,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-06 10:24:21 +0200, , mila add clk_domain support asyncfifo inserted clk_domain sys enable capture another clock domain sys_clk frequency need greater clk_domain clock future possible improvement automatic insertion converter clk_domain frequency greater sys_clk,,
5177,7043e6a5f345bebe98a7d7da92c1b3076bd1b05c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-10-01 10:06:59 +0200, , mila simplify export,,
5178,b284819d18731d559128ccbfe1c00235da00a557,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-30 11:04:36 +0200, , revert simulation design add wave,,
5179,110580eb2ee02d73b627ddcde463a8afb558e635,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-30 11:03:36 +0200, , add .payload sink source compatible upstream migen,,
5180,f5001751d0b14b1bc2d7e97f373881b9bc979135,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-30 10:55:21 +0200, , instanciate gtxe2_common seems recommended ar43339,,
5181,cf084fd079b83f16b4d75011cdf84e9bf897bdf4,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-30 09:29:15 +0200, , test visualize oob miscope,,
5182,bc5b23b808c00102585b814f11e3cb5731a279ab,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-30 09:07:15 +0200, , use sgmii clk 125mhz sfp test kc705,,
5183,d47917e48043ac39f10696a07c72f0be70b4f22e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-29 18:25:24 +0200, , simplify clean,,
5184,0791b9e2e446aa64ac479f5f831665d369f4aff5,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-29 17:12:02 +0200, , sim working,,
5185,b47153fbfabc80b1590b5de38622089463eb5473,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-29 13:02:11 +0200, , fix alignment still transmission error need check clock reset,,
5186,15f67b30d0893062d3a2727c1618354b76d58472,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-29 19:38:58 +0800, , genlib fsm make first fsm.act reset state even using after_ before_ method fsm.act,,
5187,ed752758b0791375f4f514da17b01ff1a0bd0f45,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-27 17:26:52 +0200, , fix simplify ctrl fsms oob align,,
5188,2f769e4e4e83838d2a071b37bfe2ce0501a8aa21,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-27 17:25:49 +0200, , gtx add control signal,,
5189,f23c5aa724fa545c4dc900a3cedfd827ccda960b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-27 16:22:40 +0200, , mmcm configure default divider default_speed,,
5190,45f7f8aff55972b13f80957199857a8d96fdd074,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-27 16:10:39 +0200, , add tx_reset_fsm rx_reset_fsm,,
5191,c27f24c4c09f23157c5950a3fbddd7c0414de433,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-27 15:34:28 +0200, , reorganize code use sys_clk 166.66mhz using instead sata clk rename clocking crg since also handle reset create datapath move code gtx,,
5192,879478a6e4ff6c8da5e56784b70aca6baeed057b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-27 13:33:43 +0200, , clocking clean add comment,,
5193,387cf90cf8ec1a5e20795c5b79c41fc635f70dfc,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-26 23:27:25 +0200, , host device communicate oob need fix ctrl,,
5194,01da43ecb26218c6e6806ec17c25ae717de0aa79,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-26 21:52:32 +0200, , reset lock pll ok. see oob signal link decoded device,,
5195,dfbec91a62de5f394c1df1af8c39d485b92a1dd4,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-26 11:36:28 +0200, , add modelsim simulation start fixing init,,
5196,e03091e7e2d44f8f40e5445b84eece4d73a5bf1b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 22:48:36 +0200, , add generic crcengine crc32 crcinserter crcchecker crcengine implement generic optimized crc lfsr enable generation crc generator checker crc32 implementation ieee 802.3 crc using crcengine crc32inserter crc32checker tested ethernet mac,,
5197,c1fc0b9c97b4675d6479a3458a4a85ba58e7c5d0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-20 21:51:37 +0200, , update readme new kintex support,,
5198,13fb9282db0f67ab296dd6be9d51236c51e9b457,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-20 22:48:53 +0200, , target add simple design vendor agnostic usable platform uart pin designing soc migen easy provide simple design used board clock uarts pin defined encourage newcomer invest time migen misoc see real potential,,
5199,1d053bd7eee82c72740699149827db8f8c6b481f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-25 15:37:49 +0200, , modify testdesign able simulate phy host device loopback,,
5200,7e14c4fc5174a5a34050b0340f670e120e2689ee,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-25 14:52:16 +0200, , move logic outside gtx,,
5201,c008dfdd989c25f757a2c1adeaf76f4aeb1f5798,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-25 14:14:11 +0200, , clean thanks sebastien,,
5202,111f527647d1efda5ffb25a970f81f987bff5c05,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 22:09:11 +0200, , clean,,
5203,2fb418a373d754f9d67b7db252a99a055636e41a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 21:56:15 +0200, , use new misoc uart phase accumulator allow speed mila read,,
5204,435bc22fa0caa79533f6f625d4e8c343d7f3198f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 14:28:52 +0200, , integrate phy test design start fix syntax error,,
5205,18009303ae7c99d630744ae7f0403d34f1b25b97,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 13:56:32 +0200, , instanciate device host controller,,
5206,60324295faecabb84dba28979e5014e5ae62fa6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 13:56:12 +0200, , manage clock domain crossing data width conversion gtx,,
5207,f436069a0406e5838fefe011166c55abf399a617,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 13:55:06 +0200, , create sata clock sata_tx bit data path,,
5208,7790105913cf53cd8a2d01968c19e4bb7f003585,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 12:13:43 +0200, , realign rxdata rxcharisk directly gtx,,
5209,f74471d027cf29fdbe3fc588c42b30e7ccb42a55,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 11:37:28 +0200, , add device ctrl skeleton use simulation host,,
5210,d78cae1b576dc3b5462e07d614cfaf962c84adf9,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 11:07:36 +0200, , ctrl skeleton,,
5211,71bfd036d0d7065f615942c27b9dc181391eed4f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-24 00:01:01 +0200, , add ctrl skeleton,,
5212,fa509b3365e4e91d6151f783d157afe06d6b7168,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 23:03:32 +0200, , rearrange code remove datapath,,
5213,22ea5b08b05ac21d5f92d1721a3e55eea830473b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 22:40:01 +0200, , clean add skeleton empty need,,
5214,674e0b3581c11116e12dea9eac9ae4a20e662a9b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 22:17:08 +0200, , remove gtxe2_common use fact cpll qpll gtxe2_common design old ise bug see http www.xilinx.com support answer 45410.html information,,
5215,e0fd313ce07fcc05b1eae68348d689343600413e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 17:36:11 +0200, , add data path another design need adapted sata specification,,
5216,d55db1688bffdc94be304b2a069b9ed2a2839fa8,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 15:58:34 +0200, , add satagtx clocking reset drp,,
5217,410f250d2ad4189fb71a894f238e06bdf71e7a64,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-23 21:57:05 +0800, , software remove setjmp,,
5218,cbbbf8de8b2326f411f7d7a6353c774308915df7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 14:11:14 +0200, , add dict fbdiv computation gtxe2_common,,
5219,4aff15bb74ac3b0e94e4a9a88cf8f40d48981f4f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 14:03:51 +0200, , create k7satagtx.py move gtxe2 primitive inside,,
5220,7422b94f90e9cfa125c5142b557f8ca76406eb6d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 13:57:02 +0200, , create gtxe2_channel gtxe2_common class add signal parameter,,
5221,1a5a2d10e32ef132359c495ba4d88a3c77c022a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 12:01:57 +0200, , fill gtxe2_common constant parameter signal sata disconnect unused output port,,
5222,fc64b44391a37c6f07560397d4de3816681dafad,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 11:54:36 +0200, , fill gtxe2_channel constant parameter signal sata disconnect unused output port,,
5223,ac8d8783cfcbdc7f2aa300dcc1f4c8adb53d9a5b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-23 10:21:10 +0200, , k7sataphy add gtxe2_common instance skeleton,,
5224,bdf038f241bbbdf7de348906bdbc2ee720636a20,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-22 15:55:21 +0200, , k7sataphy add gtxe2_channel instance skeleton,,
5225,a03570ccca89f40d53288ffcb9fe8d180e6d85f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-22 18:09:30 +0200, , flow actor fix eop direction,,
5226,66054af7bb85dbcae4f68e6813055110f7a6f99b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-17 17:23:27 +0200, , flow actor add packetized parameter sink source,,
5227,967b73bef3c9d6258c3c0f2fc986a2c89525da22,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-17 16:53:20 +0200, , actorlib structuring add reverse parameter unpack pack,,
5228,7e31ef215211b2580c151c29928e2a50fc85b38c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-22 12:33:23 +0200, , init repo simple testdesign,,
5229,14d53526bebfd682929d6fd54ec04a4fb03c1673,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-21 17:43:17 +0800, , libbase use,,
5230,6c9810532b15133a400215be32fccdce731bb690,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-17 19:59:13 +0800, , genlib fifo replace supported,,
5231,4cacf970880c5c5ba21b339bac28462b442ff8b1,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-17 19:58:43 +0800, , genlib fifo level semantics fwft syncfifo,,
5232,503a2f00b5b3213fec544deb7e2b887abb87d5f5,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-12 16:00:32 +0800, , mor1kx sync,,
5233,09ebcc47aa664709714a7b24b576cc7495816019,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-11 22:22:49 +0200, , setup.py fix readme filename,,
5234,264bc61e0421549b630b2e79842e6dc319e95117,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-10 21:19:15 +0800, , genlib fifo add replace command sync fifo,,
5235,b15c357a10a967579d61e4ccf028e498267539ba,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-10 20:52:19 +0800, , readme markdown fix,,
5236,4bdc550924c07720c0287950c9e587fe752f2a33,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-10 20:51:17 +0800, , readme markdown fix,,
5237,92e51f10b147181baa09cc2ef8f1c2e7f1deb497,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-10 20:49:49 +0800, , readme use markdown,,
5238,325ffdc6c64988866a0478f0213c67cbb5bc74da,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-08 18:48:54 +0800, , actorlib spi remove unneeded import,,
5239,c1e12c33460a431bff6d03260723c24ce1efbf54,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-06 09:06:24 +0200, , actorlib spi remove eventmanager dmacontroller,,
5240,0bac4637800b260faab5557afeeca0038718303f,obert Jordens <jordens@gmail.com>, 2014-09-07 00:23:57 -0600, , sim icarus add vpi directory module search path allows running iverilog simulation migen top directory without install .vpi anywhere,,
5241,3d84a7a9de47201a1dbe06860a57e54800a70fde,obert Jordens <jordens@gmail.com>, 2014-09-07 00:18:04 -0600, , cordic round constant power two bitwidth cleanup simplify logic,,
5242,11f58862db18b9686073cc2f32aed9bdf4d97fd6,obert Jordens <jordens@gmail.com>, 2014-09-07 00:18:03 -0600, , test_cordic stop spewing number,,
5243,11fedfc8259e037e2fb473cca3e637200223f1e0,obert Jordens <jordens@gmail.com>, 2014-09-07 00:09:54 -0600, , doc update networkx refactoring,,
5244,7518a7b0c0e0c555bdc48a2408a707639b3b0694,obert Jordens <jordens@gmail.com>, 2014-09-07 00:09:53 -0600, , example dataflow adapt new simple multidigraph implementation,,
5245,4def6ec391e663f5cc1cb6a8019cae8872f5729e,obert Jordens <jordens@gmail.com>, 2014-09-07 00:09:52 -0600, , flow network replace networkx multidigraph simple implementation,,
5246,848960414288961532e673fcd49ffeb3916135c5,obert Jordens <jordens@gmail.com>, 2014-09-07 00:09:51 -0600, , example dataflow dma fix simulation run 100 cycle,,
5247,683643266fbfb6388e0d1a8e0548bdb1e8f117a0,obert Jordens <jordens@gmail.com>, 2014-09-03 18:27:13 -0600, , cordic vivado bad inferring compact adder subtractor logic,,
5248,4328122a9c7b96075510871a967b77c1727071fc,obert Jordens <jordens@gmail.com>, 2014-09-03 18:27:12 -0600, , vivado add reporting,,
5249,7c19e43444963e59ad674c972bbaf3d69305b023,obert Jordens <jordens@gmail.com>, 2014-09-03 18:27:11 -0600, , vivado mode batch prevent vivado opening tcl shell error,,
5250,c0c17030fd6ded41135f14e5ece38c305bc873ce,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-03 18:37:04 +0200, , spi_flash simplify usage removing cmd cmd_width addr_width parameter,,
5251,f21e05025d45645ccf2fee72047ce7fd6e90c3a1,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-03 17:29:26 +0800, , platform kc705 use jtaghs1_fast cable,,
5252,36434b62f06cf70d3c7ba26b61e9972c38158a18,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-03 15:02:38 +0800, , sdram merge,,
5253,2388bfabc3b3496340ec51ad836a92e41352a1f9,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-03 14:25:26 +0800, , bios support ddr3 write leveling read calibration make full ddr3 sodimm work kc705,,
5254,a7b4550e59da232d85dee96a855669156ec25574,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-03 14:21:30 +0800, , sdramphy initsequence cleanup expose ddr3 mr1 value,,
5255,644fa8ec55e701a901de404d40e4ecf9b17c04bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-01 23:11:40 +0200, , kc705 enable dci termination ddr3,,
5256,114890ee80bbcb3caf6ea98e9db66a1e8506f30d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-09-01 23:11:15 +0200, , sdramphy initsequence clean mr1 mr2 computation ddr3 enable dynamic odt,,
5257,2234f50223d4610ad21e3476c224ec97e957f142,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-01 19:54:39 +0800, , k7ddrphy add bitslip control incoming,,
5258,0eeb0ad9ebc23858b460d246f139018e5d8c0b0f,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-01 16:40:10 +0800, , target kc705 add ddrphy csr map,,
5259,6decb357f1fad4e5fac453d0bfab9a28283d91a9,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-01 15:23:37 +0800, , bios add sdrrderr,,
5260,57335bdf3fa1afc10e77e92be66851e2c8f0fae4,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-09-01 14:58:58 +0800, , bios add filtering sdrrd add sdrrdbuf command,,
5261,5483b37c8f9955df60d73e9231b20d563a4805e3,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-31 21:54:28 +0800, , k7ddrphy write leveling read calibration support,,
5262,19abe2b8880d5f529528fe49f0b22a717fa81194,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-31 21:53:35 +0800, , k7ddrphy register serdes fix timing problem,,
5263,a2096ff083c60c6dd47a8b355ea56665cb798efc,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-28 16:54:12 +0800, , libcompiler add moddi3,,
5264,541e5abbc70b8a9afc2ab05035a54fdaf42c26d9,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 19:02:57 +0800, , k7ddrphy update comment,,
5265,66fe45ba96a073170bf8db29a0d681c2bd585889,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 18:46:01 +0800, , k7ddrphy decrease latency account cmd data flight time,,
5266,b94647ab166e71ee90226ec29452522896ef1b46,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 18:45:25 +0800, , k7ddrphy suppress idiotic bitgen warning iserdes iobdelay parameter,,
5267,402c7db63c94ad8b1d85d841638d4b67649affcd,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 18:44:10 +0800, , platform kc705 read configuration flash faster ise,,
5268,cb5894b33c328da3313f75acaf5c459db0543a5a,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 18:26:25 +0800, , platform add option bitgen_opt,,
5269,35327a427f40e98df5bf532fcc3f91d5d661de72,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 17:13:10 +0800, , target kc705 bios xip,,
5270,6b35c7b8eaaa39e7ce008d40fedcd0f0fa49c991,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 15:24:14 +0800, , target ppro reduce spi flash clock frequency,,
5271,7b10f1821fb2c3106f8d01aea22dce4dba964f7f,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 15:24:00 +0800, , target ppro fix bios address,,
5272,3eabec28cdd54eb9f14d2d456081ae1d15201377,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-21 13:32:32 +0200, , make.py add flash bios,,
5273,2f2a57dd34406697db2a88993afb1dc9c099010c,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-22 14:41:28 +0800, , target ppro clean indentation,,
5274,7f4e51253ef2ba4bb5bf36c0063e4de32b9e0ce2,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-21 13:34:30 +0200, , kc705 add spiflash pin,,
5275,c19d13497801e4c28fef05d67bc38246106b8f34,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-20 17:22:32 +0200, , vivado enable bitstream compression optional,,
5276,bd232f3f61b21c3b38dd0c6b6e1e4c507d18471e,obert Jordens <jordens@gmail.com>, 2014-08-17 14:56:33 -0600, , fhdl.structure permit clock domain name start number,,
5277,ac2e961618970ab6b5b1d7d3fdfc7c1e2bf6982d,obert Jordens <jordens@gmail.com>, 2014-08-17 14:56:32 -0600, , fhdl.structure remove unused import,,
5278,6036fffef2f8be0afb6b82203a4dd56489dbd178,obert Jordens <jordens@gmail.com>, 2014-08-17 14:56:31 -0600, , raise typeerror indexerror appropriate,,
5279,b3d69913cd8d554767939fd83c10d19f637bc1ae,obert Jordens <jordens@gmail.com>, 2014-08-17 14:56:30 -0600, , signal.like pas kwargs,,
5280,7e77254c5785cf7bdd6a88035b19c95aff9491eb,obert Jordens <jordens@gmail.com>, 2014-08-17 14:56:29 -0600, , vivado make tcl list command add reporting,,
5281,1c381acc6f97b3e0ae43d42ba77f6b4cd685a548,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-14 16:33:59 +0200, , k7ddrphy fix read_latency sys_clk since use quarter rate,,
5282,acbba37f5f2e88f51bd15d0e66e30f926f9fb726,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-14 16:32:29 +0200, , k7ddrphy set bitslip iserdese2 needed least sim,,
5283,2e4bfe154f8168767c6a7585c37ca2df230d51ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-14 15:58:58 +0200, , k7ddrphy add odelaye2 path match path odelaye2 even configure delay generates delay,,
5284,bb85f29f91644a7cc7c7a111a2235786095ca695,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-14 15:57:25 +0200, , k7ddrphy fix write_latency take care oserdese2 latency,,
5285,85b29c883a208c70bd69437fa04b590c1cea6ee4,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-13 16:44:20 +0200, , sdramphy initsequence fix add format_mr0 function,,
5286,9844c25df9e88071b7978a7a58568ac8924d4283,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-14 14:16:38 +0800, , k7ddrphy add serdes reset,,
5287,194a5a0491273cd8aacb15e93748da9cb45486c0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-14 14:15:38 +0800, , lasmicon fix reset_n level,,
5288,3a960e9e6a16353fe724500dacfdcd247690f3cc,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-09 14:39:38 +0800, , flash_extra use new programmer,,
5289,a6c55d8ddea015a90a9ba71fe8dacdedf3d513e2,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-09 14:38:56 +0800, , make.py use,,
5290,4d2623a87ee14131942557567ea8771cd4f290d8,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-09 14:32:57 +0800, , mor1kx sync,,
5291,c61f96588a5067a9bde7cdff1959d502dcb60168,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-09 14:28:15 +0800, , mibuild programmer remove unneeded attr,,
5292,c8dd4d2b405f6afc4d21dd3e3fdbfb6f7eb78284,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-09 11:00:13 +0800, , k7ddrphy send rddata_valid phase,,
5293,54c63275e02c0c57eea24e1d4099e585f04cff6a,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-09 10:56:59 +0800, , platform kc705 remove ddr3 multirank pin,,
5294,60706e4b7033aa579fd5538358354ee293df8964,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-09 10:56:08 +0800, , bus dfi add cke reset_n,,
5295,41c8c172b510dc6ead4f6e0c7c3abec228831baa,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:58:41 +0800, , target kc705 integrate ddr3,,
5296,0ebdf2be6dd9c85e0c28adeaa05d72777e7d2b96,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:57:58 +0800, , bios sdram cleanup,,
5297,b61dced90919f7b4e9fb4ce05b79a3a775e59d75,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:57:42 +0800, , bios sdram set odt reset_n dfii,,
5298,8deadc57604c19bcb4f99053daa93d163c057dba,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:56:35 +0800, , dfii drive odt reset_n,,
5299,1322c0484b0fd9900138f64a75aa8f830c02ba82,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:55:34 +0800, , lasmicon drive odt reset_n,,
5300,0550cbb3ce8a09e0b93a6162af0a00b13ef8401f,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:55:12 +0800, , lasmicon add cwl phy setting,,
5301,777ebb78753e9f8cf0a4fcf50a4af82f56c3b195,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:41:07 +0800, , sdramphy gensdrphy fix rddata_en generation,,
5302,a2c7ff4c0c88d8c1c1167fed40d558f947fe5f0c,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 21:28:26 +0800, , sdramphy initial ddr3 support,,
5303,293ac09673788a1067280d6db3413ea89f60c4fb,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-08 19:23:57 +0800, , sdramphy bios make sdrrd sdrwr generic,,
5304,cfc37a3fa50f48f688f7bbc7948372f3d79b450a,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 19:15:05 +0800, , sdramphy initsequence rewrite ddr3 initialization sequence,,
5305,e8db842538e5533d946015fdb7cd3e4cc360911d,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-08 19:14:15 +0800, , s6ddrphy fix dfi interface data width computation,,
5306,5fb221e7d9beb7c47ae963787d18a03f0b7b26be,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-06 23:58:09 +0800, , typo,,
5307,efb2466c7ea568f693cd212e4cd0d0af406ba2f7,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-06 23:53:51 +0800, , gensoc add kc705,,
5308,fb48b89bac88e932abf55460b44befc13fd9e5a0,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-06 23:53:26 +0800, , platform kc705 generate clock sdram,,
5309,7ebf08db5ea1904ca22e6bb3fd4d8fc2a21b6c7f,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-06 23:51:50 +0800, , mibuild xilinx connect reset synchronizer ffs,,
5310,b124a98d927a0e1a8c4e5d3fc9af5794f41b2489,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-06 19:38:37 +0800, , genlib add reset synchronizer,,
5311,ca6d6954c145525918bf06ecb195b2872e69f05c,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-06 19:38:11 +0800, , target ppro use migen reset synchronizer,,
5312,4d382328d52b7f7a5cd5fcbda11002b18c6f012c,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-06 19:26:00 +0800, , mibuild xilinx share code ise vivado use special override vivado merge xilinx_tools xilinx_common,,
5313,d1ff43faa7358f82d8e56077acb72ab8c67f0cd6,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-02 16:42:26 +0200, , gensoc cpuif generate access function register bit,,
5314,452a4a76f38ae43828802689282967f065044372,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-03 17:01:58 +0200, , use verilog namespace export mila configuration,,
5315,37968e649bc81c94d65f8ebc9633a5577c0904c5,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 21:42:39 +0800, , target kc705 use pll clocking,,
5316,6ffed70b59a2e679ec9dcc9086c96885d16233b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-03 12:26:41 +0200, , uart2wishbone disconnect line shared pad bridge selected avoid cpu crash communicate bridge,,
5317,8a7afff30a521751519aad63121fd462bc4a49e0,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 17:51:44 +0800, , platform kc705 fix speed grade,,
5318,f4e6cebab2930696b0e147b575f7fe6b4f8d4890,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-03 08:38:37 +0200, , clean,,
5319,1a09eb7a19d7c097b0603c4a2f20392739bdfcf0,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 15:57:55 +0800, , mor1kx sync,,
5320,8adf6027e1c2abfe363f49a2997fd01b50840832,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 15:53:58 +0800, , platform kc705 add automatic clk200 constraint,,
5321,40dcc8b2aa6024593138aa99e38101144d2cde91,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 15:53:42 +0800, , platform kc705 use xc3sprog,,
5322,210cb720c1bdde23c1c0563f2d0baef6f77ccdde,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 15:53:21 +0800, , platform kc705 use vivado default,,
5323,536a220679b4a20cc5258bccecdec7000477639e,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 15:52:34 +0800, , mibuild programmer fix xc3sprog init,,
5324,61eae462f369bb789d1d43eed56dbe27dd7fbd70,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 15:48:55 +0800, , readme update,,
5325,f7a7137127a8a1b79e39ef9e935b7b151e437ac7,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 15:48:30 +0800, , target add basic kc705,,
5326,213cb43ae54175e8cdd0848435a6d88863861789,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-03 12:30:15 +0800, , keep basic soc design misoc,,
5327,cd51e78f544a276628bd1cfaba932d1f93224e67,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-02 19:12:03 +0200, , storage use implement fifo block ram,,
5328,a0d07426641ce6902ce00b441d41f0807b891f25,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-01 12:50:38 +0200, , mibuild add recursive parameter add_source_dir,,
5329,8baa957539d965b6548983b177e186a855d8ed5e,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-02 08:52:49 +0800, , genlib fifo use synchronous memory read instead additional register latter cause problem insertreset,,
5330,47a85cc1ad7dabcab5577982355d298742107600,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-08-01 10:36:15 +0200, , use new misoc fifo flush signal,,
5331,9395214d75221de0f1719aee397a2c43cfdad704,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-08-01 12:34:38 +0800, , remove stale programmer.py,,
5332,62c9043d076b53e56ff68709a0cc81908d6dd709,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-07-31 18:17:32 +0200, , move programmer mibuild,,
5333,82068267dba100b246a8c3db67a87ac1869ab46b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-07-30 11:35:21 +0200, , mibuild move programmer mibuild create programmer directly platform,,
5334,25b3aff6f15cbfc4597886f9276478b4a0c3b85f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-07-30 12:20:40 +0200, , sdramphy add init sequence ddr3,,
5335,32171da46d19fd121c360817f4a5a81cebaf44b9,ann Sionneau <ys@m-labs.hk>, 2014-07-31 10:23:59 +0800, , better uart baudrate generator testbench enables high speed tested 4mbps operation,,
5336,244ee523812bebe8f91c82f8e669340c8f27beb8,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-07-30 10:31:26 +0800, , kc705 ddram use lighter pin syntax,,
5337,9cf204598a6ba169a56bb5aefaeb891b30688323,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-07-29 15:04:27 +0200, , mibuild xilinx_vivado allow sharing misc constraint ise example ise diff_term true vivado set property diff_term true,,
5338,2cb7d73870192cdf35a0f581f8ba812490154528,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-07-28 21:36:00 -0600, , mor1kx sync,,
5339,84eb146e0a6bf642f1358ca5f588754999d9f14b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-07-28 11:54:50 +0200, , kc705 add ddram pin,,
5340,fe1c4535d0796a8a6cf9a42ac59119dd002db962,obert Jordens <jordens@gmail.com>, 2014-07-27 19:30:08 -0600, , support settingsxx.sh process refactor version search architecture bit width detection setting search also xilinx_ise use,,
5341,44c6e524ba97bab1f491d1d56d0a66ac371761cf,obert Jordens <jordens@gmail.com>, 2014-07-24 23:45:41 -0600, , add signal.like convenience method signal flen used frequently drop signedness signal other.nbits other.signed would correct long,,
5342,9fcea6e64a094408998b336dbf33cfa3a7ca3c00,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-07-24 14:31:00 +0200, , migen sim generic use kwargs pas parameter icarus.runner,,
5343,10d639d3138ce2c12dd3db7d752f972d615d88a5,obert Jordens <jordens@gmail.com>, 2014-07-18 23:19:07 -0600, , flow.plumbing spelling,,
5344,9266e10cae8d4ba2d7614800f8cc7d57b221409a,obert Jordens <jordens@gmail.com>, 2014-07-18 23:18:48 -0600, , flow.plumbing make argument order consistent,,
5345,ff1d105c7ebd0e97db974802d77f74689de471ff,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-07-17 19:15:45 -0600, , genlib syncfifo remove flush signal use insertreset instead,,
5346,a53feba8a15aa7d5b02b291bf700c5cf7f41ad93,abien Marteau <fabien.marteau@armadeus.com>, 2014-07-11 11:07:39 -0600, , mibuild platform add apf27 apf51 armadeus platform,,
5347,f45897c97f3f8f2b6cb0f57c8f6e5bb74612c2b2,abien Marteau <fabien.marteau@armadeus.com>, 2014-07-09 09:44:55 +0200, , mibuild adding ability use void pin none fpga pin connector signed fabien marteau fabien.marteau armadeus.com,,
5348,8349543732dbf82b01916c321708850ef864e985,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-07-05 18:56:20 +0200, , style,,
5349,2bb821c571afcb9cd5c196cd8d34a505c939bf94,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-07-05 18:53:23 +0200, , crt or1k trim useless exception vector,,
5350,9a64309fcde55fff587f7fd2e24537c4307cec79,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-07-04 10:29:53 +0200, , merge branch master github.com lab misoc,,
5351,6462ee7fe198b197a5352cd09c74d6ea0f19ead6,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-07-04 10:29:42 +0200, , upgrade mor1kx fix uart bug due irq non maskable,,
5352,d4833cb3dc7a747fc30a0f45bab3390a020e04bc,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-26 10:44:26 +0200, , cpuif remove limitation csr data_width,,
5353,506ac0f78085c2ff53d0770fe4167ad67efd13e3,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-06-28 16:15:20 +0200, , merge branch master github.com lab migen,,
5354,f6dfabf7a9844437de6457d15ad8ae9b83b93c33,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-24 17:22:11 +0200, , mibuild add set property misc constraint,,
5355,a0df5baa552387b4533066ee8a8498d25463708c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-26 11:09:59 +0200, , host add support various csr_data width tested work others,,
5356,af9f76f73a86c7695bfb2cdd36ed8faa693b786a,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-06-22 15:34:02 +0200, , merge branch master github.com lab migen,,
5357,ea0f4706f515218d66a6b19b2e3a3551f362c0b6,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-24 13:35:02 +0200, , fsm set reset_state default state,,
5358,0f9bc5ad6e6bad58d0ddbe64154c3004b5bf941f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-21 19:06:47 +0200, , fix bit inversion csv export,,
5359,7ad1028f8bbe875cc70ad350f9cf5aa5a6bb6323,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-20 17:10:09 +0200, , mibuild use simplecrg instead crg_se remove period parameter crg_ds clean platform,,
5360,074a12b444be826cb11045bd62af9212796dc096,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-19 13:01:18 +0200, , create dump class specific export function add python dictionnary export,,
5361,a7373589193fc0a65420185367e96b256bc80095,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-17 11:25:10 +0200, , host split read export add csv export,,
5362,4c426b36f3d342a3e89a8e6ad01ccf4e8b18f388,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-27 00:17:34 +0200, , fifo add support depth,,
5363,70a2ee4368867d04a398b0c9f008299c58efec5e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-31 12:03:19 +0200, , migen bank description add reset parameter csrstatus,,
5364,e5ca0c5ed5d75bd4292a700a499f04bcf7d66095,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-06-07 13:43:23 +0200, , make.py add platform option,,
5365,26717a49fef60793d9cdd7515fe640cdb900f261,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-06-07 13:41:46 +0200, , kc705 use string default arg,,
5366,be0d86f57fc657d0ae880b512860dd2b0c5cee93,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-07 12:24:19 +0200, , initial vivado support,,
5367,8719206a3ae98c105811173a911cfdc60f360524,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-06-05 14:43:29 +0200, , uart2wishbone add default baudrate,,
5368,4c2a2090b143dda952b4752458ea2d4598bafe2f,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-06-01 23:17:43 +0200, , libbase remove crt make clean,,
5369,ac97815619ff46d7f714b869a725d78723a5728b,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-24 11:29:03 +0200, , target simple pas kwargs,,
5370,b26ac465bd8538882972c4d58597dca54bdbc324,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-24 10:43:50 +0200, , crt0 remove macadress or1k well,,
5371,6deeca064fb7f7f02fd98f05d8765d9a2a28a364,obert Jordens <jordens@gmail.com>, 2014-05-23 17:37:05 -0600, , bios crt0.s remove unused macaddr add syscall handler stub,,
5372,81ed92d3b9796b0b22fdfd5aa77ebfedd1bc8acb,obert Jordens <jordens@gmail.com>, 2014-05-23 17:37:08 -0600, , spiflash redundant slice,,
5373,d3b96a0a33401b8df46a4003792e7c8ad605b2a6,obert Jordens <jordens@gmail.com>, 2014-05-23 17:37:07 -0600, , programmer make xc3sprog verbose,,
5374,ed902bfcdf68e36b8367eeccfcd1f8094aec51c4,obert Jordens <jordens@gmail.com>, 2014-05-23 17:37:06 -0600, , crt add umoddi3,,
5375,b94cba2d4b9bce6dcbab09b78b15a339ab85912f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-24 09:23:16 +0200, , mila add input pipe ease timing,,
5376,dc2024f54d7709dcc6ee7c385e804541dba1cde6,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-23 21:31:26 +0200, , bios remove reference ddr sdram also support sdr sdram,,
5377,e9b49ebb4416d4d593d3b6f6499ab68fe9bd7b80,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-23 21:26:09 +0200, , use sdram papilio pro based code robert jordens,,
5378,31e142fd880ee88420981b06da0e0ac101adb9ba,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-22 18:14:03 +0200, , driver clean fix,,
5379,9a059336bfb76085941dc545e443dd414d525d0e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-22 18:13:27 +0200, , storage simplify run length encoder ...,,
5380,0bc1cd6f777b7af91fda966513fcb64d7465437a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-22 16:11:32 +0200, , fix uart selection opening wishbone,,
5381,1dcbb077fdfd64ca0291c2516ad50b539b70b5bd,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-19 19:49:32 +0200, , make.py init bios memory build bitstream action otherwise possible run clean build csr csv build header without build bios,,
5382,f4c064828935d9b23b87547a043b10c525721445,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-19 17:45:13 +0200, , gensdrphy fix generation,,
5383,518a6822d93e218404cf54405dd96a4163a8e7f9,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-19 12:03:26 +0200, , mibuild platform use,,
5384,a1a57fd9623ed9ddeab2d8e4595e87155f50f2d5,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-19 11:27:08 +0200, , mibuild expose easier use simple design vendor specific code,,
5385,6c78e6f729af7eb335050413a2ce21ba8719bb4d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-19 11:21:42 +0200, , mibuild altera_quartus use default gui command line parameter enable pll constraint propagation remove deprecated method,,
5386,1a07116ab1ba78a5d1628ffe665bea9476d4744b,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-20 13:16:24 +0200, , change export format simplify usage,,
5387,ba0382ad923d5950f398decfbf526b3d6144246a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-20 11:36:10 +0200, , move function driver export layout csv,,
5388,2312127c1f86c67a0e8b581b61f6dd16ce6155ea,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-20 09:02:35 +0200, , simplify clean,,
5389,54339a6d5b8ed0ca55b7f7c4207510665ded2ea0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-16 11:46:33 +0200, , gensdrphy fix memtype change phase shift comment,,
5390,6298624f9886a73e05d7e4f07248b32b9c94f81e,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-14 16:08:40 +0200, , sdramphy remove fixed parameter,,
5391,398608e997817b4ba8496f84b516d94280eb8057,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-14 16:08:25 +0200, , bios fill delay slot boot_helper,,
5392,94b2295a96db56d977fe79a4204de45b7f4240f8,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-14 15:02:07 +0200, , target mlabs_video pas with_memtest kwargs,,
5393,13e74b8b4f7ff1dcefa3ad595229594f3c23642c,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-14 15:01:38 +0200, , software factorize,,
5394,edf567a0cdca955a2be875df348b939a2d5b5b58,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-14 15:01:02 +0200, , bios fix boot or1k,,
5395,1c08aeb21cab38fd70cf11efc6e125701ca3bf63,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-14 10:24:56 +0200, , initial mor1kx openrisc support based milkymist mor1kx stefan kristiansson,,
5396,6f47a928b1a91757442ca5cb5613ded060a9506e,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-13 21:30:32 +0200, , storage simplify recorder ...,,
5397,c7e100f93bd72307cf92436a9e5e3379077a0cf1,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-13 17:45:15 +0200, , sim fix tb_trigger_csr,,
5398,11be0a27fce70d305d2c3e179923a4e27b00ae9d,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-12 19:28:27 +0200, , fix minimac base address,,
5399,e9db6461349ed4f5a13c069d30532af23a882241,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-05-12 19:11:11 +0200, , mibuild remove useless auto,,
5400,774464155a5b6bbc2c32177c5459bc9f257030d7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-05-01 00:29:18 +0200, , gensdrphy clean implement data mask,,
5401,9c1d95f6a4bbe6e3d5288f4191d433133c08d7b0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-30 18:03:56 +0200, , wishbone2lasmi fix wordbits computation,,
5402,87a78bc059fac59efd59b6b2892efb448c85887f,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-24 22:08:33 +0200, , make.py add missing csr_csv argument,,
5403,65e8b2742a1276d7c37c587db61fae8e4307df98,obert Jordens <jordens@gmail.com>, 2014-04-24 18:28:32 -0600, , de0nano call sdram mask dqm follow platform gensdrphy,,
5404,3ab9f234d06d36216d2b4f0d012e180aa0d926ed,obert Jordens <jordens@gmail.com>, 2014-04-24 18:29:36 -0600, , gensdrphy use dqm follow s6ddrphy majority platform,,
5405,4c77c971f2aad3798a451d60af257162b3f8ebca,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-21 00:31:02 +0200, , readme update point misoc de0nano example,,
5406,171224329e9827d8a586ca483e1df1333997dc51,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-21 00:17:23 +0200, , driver add genericity method,,
5407,7a489b3135f413c3a61240581cf85257343e36c4,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-18 10:33:05 +0200, , refactor code,,
5408,87a8504304571a207a4108b7aeb8c45bde61ea35,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-19 00:01:29 +0200, , refactor crc tool,,
5409,93f02a8cf46e974d7c83dd816b9925657a75e0f0,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-18 13:56:18 +0200, , tool replace mkmscimg mkmscimg.py mkmscimg.c platform dependent,,
5410,29ed3918cce98bb1a53536f0f452f0944be7edba,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-18 15:01:50 +0200, , fhdl forbid zero length signal,,
5411,86f852a5f1568952c5d342f837e7deda7a7db162,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-18 13:49:58 +0200, , wishbone2lasmi support lasmim data_width wishbone data_width,,
5412,ea4b82e2ab7730eab4e5f298f2726c3abf2ff55c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-18 13:51:56 +0200, , define external argument used use include verilog file external target,,
5413,8c03cb049156a5f6b6519ca1d59b258141385fed,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-14 17:19:53 +0200, , mibuild force shell script generation unix format executed cygwin bash window,,
5414,d1a96bc49f21a6590b9befb25184ef49f400469a,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-14 17:14:24 +0200, , mibuild altera_quartus enforce use systemverilog quartus verilog doe support global parameter,,
5415,41c35e7e0ca1db64b25fa29e361c5b298b0644b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-14 17:44:12 +0200, , simple create poweronrst use remove vendor dependent code,,
5416,1adceb8276b9e425623f11c436eb388849a25775,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-17 19:38:13 +0200, , sdramphy move clean s6ddrphy add generic sdram phy,,
5417,2fca8d41f2b238326f98e726883adf7fcce65e3c,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-14 17:23:04 +0200, , programmer add usbblaster use make,,
5418,97311fc211984f801acd14edb5d6d10abaa7d0d7,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-14 17:21:34 +0200, , make add clean action,,
5419,362f9387362dce0c5dab6b08d1f3d66b85939ae9,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-14 00:23:41 +0200, , simplesoc free led,,
5420,a36a208dd1d88ad3382665a9b910152e8979e4e6,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-13 15:16:27 +0200, , sim use mandatory ncycles starting simulation active function,,
5421,fef08e8c7045c3dd45d6a93d04072894b007c4f4,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-08 19:59:15 +0200, , mibuild add bitstream_ext parameter platform,,
5422,82e4980f5c1f754aea99214871002601af6460b3,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-11 23:27:02 +0200, , mibuild altera_quartus set,,
5423,600ce55f914ce2461bcd159283d5a50984e98650,lorent Kermarrec <florent@enjoy-digital.fr>, 2014-04-11 23:24:39 +0200, , mibuild altera_quartus add support verilog include,,
5424,42400589798e937b4d07dec2dacc7e7d89fdbff8,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-08 17:22:44 +0200, , readme rewrap,,
5425,2f6f584adbd7eb58e86d9f43b4356fba6e3cf8d6,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-08 17:11:27 +0200, , update readme,,
5426,f76da70cda70ce995658e15458bd2b0e148f3411,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-08 15:29:23 +0200, , software libcompiler adapt new upstream directory organization,,
5427,0c3f8f703df41927fd7124215fc8d13eb5268e08,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-04-08 15:25:49 +0200, , target simple add dummy sdram flash boot address,,
5428,ce378f47d3edd48bb27733148079d75639363b17,obert Jordens <jordens@gmail.com>, 2014-04-07 00:04:36 +0200, , test syncfifocase better test bench termination,,
5429,e94f30f15d11524d92e2d6153435c3d2ab7b3e72,obert Jordens <jordens@gmail.com>, 2014-04-03 22:19:29 -0600, , mibuild xilinx_ise move overwrite option default option,,
5430,9ff6cc840341e5ec18c77fc369dca44b0a0aebd1,obert Jordens <jordens@gmail.com>, 2014-04-03 22:19:28 -0600, , mibuild xilinx make par map option configurable,,
5431,ac1363565deff27da0c2fd13c97be0e671eae490,obert Jordens <jordens@gmail.com>, 2014-04-03 22:19:26 -0600, , genlib fifo add syncfifoclassic,,
5432,9deddbdfbc91cee904c97e5a8f7140ae5adfbca9,obert Jordens <jordens@gmail.com>, 2014-03-24 09:32:27 -0600, , test test_cordic fix new simulation api,,
5433,7649028bdc6a14f71dc7f4d172ddf38ca538cebe,obert Jordens <jordens@gmail.com>, 2014-03-24 09:32:26 -0600, , test support fix default ncycles,,
5434,0023b742e4c4c48642247a4cb55962f9141dfb98,obert Jordens <jordens@gmail.com>, 2014-03-19 17:47:26 -0600, , genlib coding gracefully handle flen,,
5435,0836f2814a76ea358b26491b54d7a58270ab1add,obert Jordens <jordens@gmail.com>, 2014-03-19 17:47:25 -0600, , bus csr new simulation api,,
5436,b03d9f4c148935546ed4d46a0071894ba398904e,obert Jordens <jordens@gmail.com>, 2014-03-15 16:15:47 -0600, , genlib fifo add flush expose level syncfifo asyncfifo would need version flush level clock domain plus handshaking double flush signed robert jordens jordens gmail.com,,
5437,3882a07ae589855553efc14a81403f2e78943d2e,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-28 09:40:49 -0800, , add python flasher,,
5438,9e784fc82ce28d2ee67905bac4cee214df087877,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-02-21 17:55:05 +0100, , generate mem.h soc description,,
5439,bf6ab2b4f67382661fa183d01b7443c2aeb2cadd,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-17 17:40:15 +0100, , mibuild fix default value connector,,
5440,c98b9ecbcbb8b41eed1188ffc01acf8bc44eec93,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-16 23:54:11 +0100, , mibuild platform papilio_pro add expansion connector,,
5441,cb2c9f9f7a58446ce92d5476a0768135d8180701,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-16 23:53:50 +0100, , mibuild support expansion connector,,
5442,fce46ac0ca922ecd4c0a5947f6f0e5cccc1eef69,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-16 14:51:52 +0100, , simplify use external target platform core add default platform target,,
5443,f7fa9cf11ead35bf53a2409e5b4cf1ecae02e36f,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-15 14:13:25 +0100, , make.py support setting flash proxy directory,,
5444,a23dffd2c2b6bd5ea35dba9d0bb18599c9da93be,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-15 14:02:09 +0100, , bios update banner,,
5445,f55943ae18b9bbc6504e0ddd3612de824916876d,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-15 14:01:50 +0100, , new action syntax make.py support xc3sprog,,
5446,e4273be51781f84d6fd0ebd2f1792f6ccb149119,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-14 15:48:15 +0100, , target simple use xip spi flash,,
5447,bdb47e7977fb018d458b90960e299fd2998edba1,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-13 22:45:27 +0100, , dvisampler replace parity sof,,
5448,88d4962a1ceefcbe8ccfeea0a677a51db2eb4e19,ebastien Bourdeauducq <sb@m-labs.hk>, 2014-02-13 22:07:23 +0100, , target mlabs_video use outer video input,,
5449,42c25f44ad7748a9be00f1a2ce310ce4ae3b4ff5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-02-10 00:12:57 +0100, , videostream add downscaler core test,,
5450,2a3803d3a121a46da94ff8a7f32c4d54e6ebc9a2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-02-09 00:53:30 +0100, , videostream add single chopper,,
5451,b6a00e86e49d4d02008fff3b26ba0dd82c48035d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-02-08 18:39:01 +0100, , videostream add compacter packer,,
5452,d26330a9b9ecffcdb5477d3f876ea519b8758ef2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-02-07 23:08:59 +0100, , update doc new simulation api,,
5453,25acf17312b29e7b9d9c9c6f5eea28e3b9d05d6c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-01-28 13:50:01 +0100, , refresh testbenches convert new api,,
5454,2ab939e69d3e3bc855c658124073962cb469a8c0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-01-28 00:03:56 +0100, , fix simactor termination,,
5455,90f0dfad63a20d6977fb235c2a5d05b84bf09c63,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-01-27 23:58:46 +0100, , add passive simulation function taken account determining stop simulator,,
5456,63c1d7e4b7d41f71da7cd25a47457f4868410559,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-01-26 22:19:43 +0100, , new simulation api,,
5457,e464935119abf590157fd1770518c26e71c98921,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-01-21 15:56:51 +0100, , downscaler add chopper module,,
5458,8f69d9b669db18bd544ba968440d9e31e5412c27,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-01-06 22:13:06 +0100, , bank eventmanager add sharedirq,,
5459,ad974a07efc049c1d72f6c8c06afd12da4462b4d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2014-01-06 22:12:42 +0100, , gensoc support user defined uart add default value sram size,,
5460,be1c8551d2895c1e17daf08b09b7ccbf42689ff5,obert Jordens <jordens@gmail.com>, 2013-12-06 15:04:57 -0700, , migen fhdl tool speed half mixxeo runtime,,
5461,4e9dc297fd6de659b235b8142c761006f45f3fc6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-14 14:32:34 +0100, , platform rhino add gpmc wait pin,,
5462,a20688f777e360e60a78e90d011538d02ca9887b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-13 00:02:50 +0100, , fhdl simplify fullmemorywe fix slice multi port mem,,
5463,319646231162aa597892f515677e9b0c78e49865,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 23:17:51 +0100, , add support verilog include path,,
5464,c95b9d6d768327224c1cff313620ee10ed8f9da7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 23:17:16 +0100, , gensoc use,,
5465,ba46cd3da19c095286c9d52aba8671df51beceed,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 23:16:59 +0100, , make.py update description,,
5466,860f27300f611ebdb68d916c2a14d1119e8f2439,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 17:37:46 +0100, , make add decorator option,,
5467,adda930c682a6b2e2bb4e8b8d6da0ab055755645,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 17:37:31 +0100, , fhdl simplify add fullmemorywe decorator split memory remove partial wes,,
5468,adffec35f6cd0311f81c46250a0d65387a276b06,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 17:36:50 +0100, , utils misc add gcd_multiple function compute gcd number integer,,
5469,c13fe1bc63b01ea23dd658c343ae3845995d7b45,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 17:36:17 +0100, , special memory allow flexibility memory port signal,,
5470,9aa474c6f0163cd010d1600ffb4dd21c97d99ae3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-12 15:56:06 +0100, , gitmodules use http lab,,
5471,135a4fea25a776fcce0c8f19a23df26fcb34140c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-11 22:26:10 +0100, , fhdl verilog fix representation negative integer give explicit two complement representation given bit width result readable code compared using unary minus fix bug trying represent negative integer,,
5472,d6cb981c7a507ffc479abf58de36063096121d3b,obert Jordens <jordens@gmail.com>, 2013-12-08 20:23:21 -0700, , migen test test_signed add currently failing signed comparison testcase,,
5473,487df5b1747cd9eac6192c47ef7a449f4f379d9b,obert Jordens <jordens@gmail.com>, 2013-12-08 01:24:56 -0700, , migen fhdl bitcontainer fix signed array map iterator,,
5474,fe0263bb9accd5023ecbd46ad427e9496b3dd8db,obert Jordens <jordens@gmail.com>, 2013-12-06 03:49:44 -0700, , mibuild xilinx_ise use ngdbuild_opt also xst case,,
5475,0aa6329edbda1d07c0d1340a45b6a9c133f9bdd6,obert Jordens <jordens@gmail.com>, 2013-12-06 00:51:03 -0700, , mibuild xilinx_ise add support custom tool option,,
5476,58e9792132f34e6ceda6de9002c61dfb74a234dc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-06 00:07:05 +0100, , update submodule,,
5477,55a39269d22bbe5058d585cca269889c3cee51cc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-06 00:06:53 +0100, , gpio add inout,,
5478,65f3c1ddff7665c5321dcaf2563ade59e692bb08,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-05 23:55:14 +0100, , target mlabs_video use new cat syntax,,
5479,e09e85ec8e0a829ac4c671dab5c5b4e445a19673,obert Jordens <jordens@gmail.com>, 2013-11-16 03:22:09 -0700, , usrp_b100 platform,,
5480,5447eb51ba75dcf6435d984cf51371c830b0588d,obert Jordens <jordens@gmail.com>, 2013-07-16 23:23:40 -0600, , add zedboard platform,,
5481,bfdc14fbc3a7dce4a5185d5c825fc7c4b0c44658,obert Jordens <jordens@gmail.com>, 2013-07-04 01:06:55 -0600, , add initial ztex_115d platform,,
5482,8d093a4a08c960ab4679d120ca3a452495a49af7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-17 18:14:41 +0200, , lx9 fixups,,
5483,8d3d61ba9840ddbf6424a368aaab86e678404078,obert Jordens <jordens@gmail.com>, 2013-12-03 14:12:40 -0700, , fhdl.size rename bitcontainer,,
5484,86ba9c8bbc676758f8c7af3756d69fb6d5faa891,obert Jordens <jordens@gmail.com>, 2013-12-02 19:32:13 -0700, , migen.fhdl.size verify fslice negative value,,
5485,440b7d51700ba05472d0cef36f0cbcf63b602c8a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-03 21:36:58 +0100, , make _misoc_import force external path search,,
5486,c71eb5778f9d7ad8e782a68389b87349e35fb7df,obert Jordens <jordens@gmail.com>, 2013-12-02 17:23:56 -0700, , cat flat_iteration ize argument,,
5487,1bf133755e33e652d757f5c93960b7c6e46ca49b,obert Jordens <jordens@gmail.com>, 2013-12-02 17:23:22 -0700, , move flat_iteration migen.util.misc tool import thing,,
5488,fe67210d775763a835fbbf02b733217f17a3c767,obert Jordens <jordens@gmail.com>, 2013-12-02 17:19:32 -0700, , migen.fhdl.size add fiter fslice freversed overload __len__ __iter__ __reversed__ valid expression ints bools furthermore len different flen later raise error keep __getitem__ exception prof rule,,
5489,ae6b78faeb9fe45bcafe6be1133d7b6fbf75c9ed,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-02 17:56:03 +0100, , genlib divider fix diff computation,,
5490,ad70d056a84869b8791bed19fdc8bceb9b8c15b0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-02 13:18:37 +0100, , example sim cordic_err fix rms_err function name,,
5491,b3c79738e167fe10fe4ceb656558b9df7578c625,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-02 13:03:26 +0100, , example cordic cordic_impl fail build dir doe exist,,
5492,dd24fdd3563981417b1e9f1dc8616d83296e282c,obert Jordens <jordens@gmail.com>, 2013-11-29 19:52:42 -0700, , genlib sort add bitonic combinatorial sorter complete api documentation unittests,,
5493,ab48316fcd2023fdea79701cdb52a46b644c57ac,obert Jordens <jordens@gmail.com>, 2013-12-01 19:30:49 -0700, , example cordic scripted exploration parameter space,,
5494,9762546c95917d96ed4fd743ae3b8e1fd13b3a43,obert Jordens <jordens@gmail.com>, 2013-11-30 06:55:01 -0700, , genlib cordic cleanup documentation unittests,,
5495,e54fa6f5f4b7f087a10438bbc9402d0c2018d170,obert Jordens <jordens@gmail.com>, 2013-11-30 06:51:24 -0700, , migen test simcase testcase run every module import,,
5496,4eef3b9399f81bbbbcd3a6dc3eda951b6ec937d5,obert Jordens <jordens@gmail.com>, 2013-11-29 23:32:13 -0700, , migen test support allow easy setup testbench different parameter,,
5497,138181fa87bcf651c5f71e0ead473d4209b7264d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-01 18:19:51 +0100, , make support build option,,
5498,de830dc743dbf007aeb07d382efbc8cac0df5385,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-01 17:56:07 +0100, , mibuild use keyword argument directly build_cmdline,,
5499,80be6acfd14fc5d717b780480ddcfd618cbf06d8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-12-01 17:07:48 +0100, , mibuild add support yosys,,
5500,14b50dbb0c78ce0d0393156b3d5d6cb3104bc6c8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-30 23:07:19 +0100, , videomixer config system store video resolution flash,,
5501,cfb90747559d9886a53220edc9f83f2c0ec440db,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-30 23:06:51 +0100, , norflash16 fix lsb,,
5502,352919d17e49626afeed31af9f98094441361d32,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-30 20:37:56 +0100, , norflash add support writes,,
5503,9b0f43e63140386e7603dca2e8541fabbf878617,obert Jordens <jordens@gmail.com>, 2013-11-29 15:37:50 -0700, , doc index.rst drop index table chapter index search also generated without,,
5504,cbab9d2bff0ef15d00bf881e0a2b291891c1c04f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-29 23:26:52 +0100, , setup.py update repository address,,
5505,5b26fb10a9551e72d57c7d1894d067b19f55b00e,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-29 02:36:48 -0700, , genlib coding add docstrings add api doc,,
5506,5ccd1799f2cdd9b1b8f2d7017aabc3f071a726c8,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-29 02:20:29 -0700, , genlib coding test test_coding unittests,,
5507,205908791af54f98310b318d0017cba72da8b7b5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-29 23:18:03 +0100, , test test_fifo use relative import way test simply run python unittest test_fifo.py,,
5508,502a2871bcb3b85f5d194c8ce91b0c0edab3ea0d,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-29 01:48:57 -0700, , test test_fifo genlib fifo move test unittest,,
5509,cb5e0953aa3552c8d2fad507ec6b6994deaafcc9,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-29 01:47:32 -0700, , migen test start unittests,,
5510,55afab22761048900ed38eee06da5d36bf563fa6,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-29 01:43:44 -0700, , sim use simulator contextmanager __del__ garbage collector callback delicate e.g imported module garbage collected object using use os.remove ... added simulator garbage collected without .close called renamed __del__ callback close implemented context manager hook simulator use like simulator testbench s.run,,
5511,cf0fb5350fc8ac9bff46e85db40b1e1fe1f98101,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-28 23:38:24 -0700, , doc api index add fhdl.structure add index search genindex needed generate link member search useful html doc,,
5512,be9fea182d0c683c5f060d86dd324a2789140af4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-29 22:35:53 +0100, , fhdl structure clarify usage restriction cat,,
5513,a836cbb44ea835a011d8ed3ba98654f98423575f,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-28 23:35:34 -0700, , doc conf.py modindex numpydoc warning generate boring modindex html latex output false skip undocumented method http github.com phn pytpm issue issuecomment 12133978,,
5514,73db4944f137b6b025388893ad7e2b4ce78945de,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-28 23:34:06 -0700, , fhdl.structure document api,,
5515,e469e5e539d2dc5bd1453baf49cb51f26ba0fef6,obert JÃ¶rdens <jordens@gmail.com>, 2013-11-28 23:33:27 -0700, , genlib.fifo fix docstring section syntax,,
5516,e1b31ec4558ee0cb3b55180df09a26a15a0f8a99,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-28 22:31:10 +0100, , genlib fifo clarify behaviour writable,,
5517,6e9e0a60eb17bab313521cf12f12895ac2ec8678,obert Jordens <jordens@gmail.com>, 2013-11-28 01:46:52 -0700, , setup api documentation start documenting fifo,,
5518,89eb5ee315124c9ee8fc214185a614e6aeec2cfb,obert Jordens <jordens@gmail.com>, 2013-11-28 01:46:08 -0700, , add autodoc numpydoc doctest sphinx generate api doc,,
5519,6140fd25949ea2e53f3d8cdc60a91d555ccbc93f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-25 15:14:58 +0100, , platform papilio_pro add spi pin,,
5520,356178e68067822ce2d03c09403a1720e4e7abe1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-25 15:08:53 +0100, , target simple map spi flash,,
5521,5953f901c883fa3c485e8a22629b604b4beda956,obert Jordens <jordens@gmail.com>, 2013-11-08 00:56:17 -0700, , spiflash add read variable data width spi flash signed robert jordens jordens gmail.com,,
5522,b49e6f07b2b1cea4967d9033fcc900cb382b5620,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-25 12:16:20 +0100, , target simple add gpio led,,
5523,fa741f54fdeaac48af277f9e4972214f8f41cd51,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-25 12:09:51 +0100, , special instance add,,
5524,96600ad9d734333a73b456e175ce8b3345730985,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-25 12:09:16 +0100, , set lm32 reset address,,
5525,7459a849ee1ce9a7393ab8f3c2c9769e31afe72a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-25 10:25:05 +0100, , integratedbios read,,
5526,78cd7a288efd23a96af709c0532541fdbdc601bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-25 10:22:14 +0100, , move integrated bios code gensoc,,
5527,0dfaf6876af441138c7dd395b4a9459810450b29,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:52:05 +0100, , target add simple soc,,
5528,07d4cc70db81d8b7303d30534846771dd5ad7dd9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:51:51 +0100, , support bitstream loading papilio pro,,
5529,08b09fb02a7b2b785c7f0a8799c1861c9db2e9b4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:51:29 +0100, , attempt build sdram phy header sdram present,,
5530,b212e0279d7110e6d7c363a27171ac3f2ade42c6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:50:33 +0100, , gensoc add papilio pro,,
5531,4ba796417d40d4e8aa0244743126d8c268226c42,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:50:09 +0100, , software attempt build network sdram driver core present,,
5532,d4063409e157f9b0abe2e320468f81acc3ceb31a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:45:03 +0100, , software bios infer flash start linker,,
5533,29f7b94e37cc4fb0affe62258efe10d3ceb1db29,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:43:14 +0100, , bus wishbone sram expose memory component,,
5534,c5342c5b5cde1ab46502d548c17b00347ffa7e27,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:42:54 +0100, , bus wishbone style,,
5535,6e48682a5e735e17e71d6e617acb5f8b11359163,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 23:42:31 +0100, , platform papilio_pro fix clock signal handling,,
5536,07fc110fc166afdc02e74aa46a1f4ba92c7bd937,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 22:14:46 +0100, , allow bios data passed design,,
5537,257185cc9cefeeba00c507060514460e28cbeb47,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 20:16:19 +0100, , rename add register_rom,,
5538,fca0b968e7e3749e78625a7ccf48fa53dde07d9a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 19:50:17 +0100, , generate linker memory map move generated file folder,,
5539,b95563e45ed65ad7bc011639bdf5496ba2aec04a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 16:55:33 +0100, , add support external platform target,,
5540,c514fdc4a3a6bf440880ced5514f8de080d2d159,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 14:00:22 +0100, , platform use definition compatible mixxeo vga,,
5541,bc2b4a888bc6eb2fedf2d64a178ecd9979df2f5a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 13:59:45 +0100, , memtest flush cache display total error count use ifdef instead comment,,
5542,b1d1f9ecdea1c3024a659e7f5362d8e5d82fc573,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 13:59:15 +0100, , make.py support extra soc option,,
5543,fdff1ae5f85e9597c4c962ae58e08c1b01b4bdf8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 13:37:32 +0100, , make build system generic,,
5544,4a3a1d02e9b2b62072c18480800c14f76fdefc08,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-24 10:30:02 +0100, , modularize soc integration,,
5545,4c50923cdfe62ab505ab7b6a7fb130c7d6a35828,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-23 17:51:41 +0100, , use new master api,,
5546,948d7e7332c781c952d91a1590234abe9ed59d30,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-23 17:51:22 +0100, , lasmibus crossbar flexible master assignment,,
5547,8efd9d11dc683d96b5e428f8da30466695337599,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-23 15:16:27 +0100, , remove stale .gitignore,,
5548,eb1bd718082d9934c5d7067a275a09b1cdf68284,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-23 11:29:57 +0100, , update pointer,,
5549,2160636a5eedee73bb22cdfe97e7eb8235303656,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-23 11:29:20 +0100, , update pointer,,
5550,be3b603b17ca62def71588153e56778a14055f68,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-23 10:45:15 +0100, , merge mibuild migen,,
5551,62ec66bc0065c4fcca21967dde60e856dbc9d584,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-23 10:34:28 +0100, , add mibuild commit git subtree dir mibuild git subtree mainline git subtree split,,
5552,7e4024beb3cd10c31ee575eddf9a61d79e0d2c61,obert Jordens <jordens@gmail.com>, 2013-11-21 12:44:01 -0700, , genlib fsm rename entering leaving after_ entering leaving add before_ entering leaving,,
5553,7496ba636043594b51a467440a184a4f6ecf6245,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-21 00:33:22 +0100, , framebuffer fix resolution change,,
5554,f5ba0ac0232ce757c99d08893e2459a1cab0ba69,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-21 00:33:01 +0100, , videomixer select 1024x768 default,,
5555,cdabf34bee2022d9115213f87f71c4ed257e9bea,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-20 17:45:09 +0100, , flow isd update new apis,,
5556,96fcb3574e00d14a58d798c8d012f6d4dcacf53c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-19 23:48:00 +0100, , revert framebuffer reset vtg reverts commit conflict misoclib framebuffer __init__.py misoclib framebuffer format.py,,
5557,2eabf971478d9a2184dc9863341c32d33ee7d979,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-19 23:38:48 +0100, , dvisampler transfer last word frame correctly,,
5558,9d5931c969810a236de2a2713cfd5e509839d097,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-19 23:15:42 +0100, , platform mixxeo update dvi input timing constraint,,
5559,f62615054d51fcba7cd2d9faa95b7646de0f2819,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-18 20:43:30 +0100, , videomixer stick 20x pll configuration 10x cause traditional spartan6 weirdness,,
5560,a75be2e5dd77efb99f2e74c4b49117afc5022d6a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-18 20:37:45 +0100, , videomixer reconfigure pll resolution change,,
5561,72001addcb2e471fdfd965f66941b2fa308ab121,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-18 20:37:27 +0100, , videomixer add pll dump command,,
5562,6fc03946be2d031e690fc99c9950d63d12bd520d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-18 20:37:10 +0100, , videomixer add pll control code,,
5563,8b82575861717d5ca52b7b2865b5cc42051d50c9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-18 20:36:30 +0100, , dvisampler hold pll reset disabled,,
5564,de76e91147134069a0f0fa6234cd45aa6c4db44b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-18 20:32:33 +0100, , framebuffer expose pll drp csr,,
5565,9e883b8b02b14bc69c8d38a48318bf6e0db1d74d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-18 20:32:21 +0100, , dvisampler expose pll drp csr,,
5566,4cfcda6c8ca9ee7ff84384594afb581292da570a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-17 23:41:18 +0100, , framebuffer unpack memory word pixel clock domain better perf,,
5567,8f164d0d7b338aa6272126edecaa7363a7a20149,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-17 23:40:42 +0100, , videomixer reduce debug output,,
5568,64bfca56b44496d50ca8bee2c8bc5979c1c3e86b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-16 17:41:03 +0100, , videomixer add video mode,,
5569,ba15f1581fbf3cca392a8cf5ed6f85e9c359c379,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-16 16:27:58 +0100, , videomixer flush cpu framebuffer write,,
5570,c9e99dfca916be5ba33329af5bcb8ad74a39e3b7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-16 16:27:34 +0100, , bios flushl2 command,,
5571,c3d0985fb262183460485c207ea206aa783d951d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-16 16:27:21 +0100, , add cache size identifier function flush,,
5572,940341b4bf237b8d3dccf8ae2b7fc9acb46e27b9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-16 13:53:38 +0100, , videomixer fix stray dma detection,,
5573,6f990a017e03a781906347828b13913a0b2bcece,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-16 13:53:26 +0100, , dvisampler pack pixel pixel clock domain improve performance,,
5574,d225bdf362cf72c2d90bc7bd7a3f0c9555cde500,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-15 11:25:58 +0100, , videomixer clear framebuffers,,
5575,6cb18f5ce3c9c63250cfbe738b84ec7beb1a9412,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-15 11:25:07 +0100, , framebuffer reset vtg,,
5576,a5d9f729015e7019b81e0d46ea90b6e6949a7a2c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-13 18:57:39 +0100, , videomixer check resolution frame length,,
5577,34e8e8c25936dca00efd32f5c7fee43441ed64b4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-13 18:57:10 +0100, , dvisampler update address csr end dma,,
5578,1582bad2d65c9bae75ee3715b2737341b7fc63ee,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-13 16:50:09 +0100, , videomixer filter pll lock output,,
5579,1a28690fa05ae821e2e8ba689292e37a0e6f3491,obert Jordens <jordens@gmail.com>, 2013-11-11 15:45:45 -0700, , microudp fix udp txlen preample length already included sizeof struct ethernet_header minimum packet size exluding fcs including preample arp function correct,,
5580,69568adb8e50cd25a0f9888259541795dc71c48e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-11 23:20:21 +0100, , videomixer support resolution change runtime,,
5581,593867b92a2b41b23777c09521c428b50abae0e7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-11 22:16:56 +0100, , videomixer add video mode,,
5582,c8da400af0995b3880580d9f6822d91a9bf2e0b6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-11 21:30:12 +0100, , videomixer compute best value pixel clock synthesizer,,
5583,132b6ce87d888c433a26efd228118958dc25c9c3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-11 18:56:13 +0100, , videomixer set established timing bit edid,,
5584,3ba9fbefd56fd3da36a69a9a104589ef1df4fe10,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-11 17:52:07 +0100, , videomixer generate edid,,
5585,15499560b511a1a9ee480509ab839ce60e283ce5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-11 16:53:00 +0100, , cpuif add memory csr.h,,
5586,f5211aff30cb467c6a716abd6f52756a37947112,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-10 23:50:18 +0100, , videomixer add edid manipulation routine,,
5587,75d25af3aae4788570ed602ed11328c63c3a1a54,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-10 16:12:24 +0100, , cosmetic change,,
5588,de87149c8c60c6792b6d5ecf43b77b68f932466f,obert Jordens <jordens@gmail.com>, 2013-11-10 04:25:08 -0700, , common.mak drop echo version tag finding work use python signed robert jordens jordens gmail.com,,
5589,31ec33dbad37f4bcedfe0fb0e51fafd14784a46c,obert Jordens <jordens@gmail.com>, 2013-11-08 00:35:47 -0700, , s6ddrphy use shorter instance argument notation signed robert jordens jordens gmail.com,,
5590,e4db7d1c7fdb6a880156c0b63bda8398bf591841,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-10 11:29:27 +0100, , common.mak specify python3,,
5591,c1e5683ba24557f662975003bc757ecc125fb042,obert Jordens <jordens@gmail.com>, 2013-11-08 00:28:50 -0700, , s6ddrphy drop unused output shortens verilog produce readable warning signed robert jordens jordens gmail.com,,
5592,4fc301ceba71c18e3f299cf80a9ee998450e94d3,obert Jordens <jordens@gmail.com>, 2013-11-10 10:50:41 +0100, , common.mak instead smaller bios 32k,,
5593,05944cf9097d60179b6b276d7fcfaf87e842706b,obert Jordens <jordens@gmail.com>, 2013-11-08 00:25:38 -0700, , cpuif.py add _addr _size defines register signed robert jordens jordens gmail.com,,
5594,dad389eef752dadb850fbc5284f92a2ae08092af,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-09 18:51:16 +0100, , rename milkymist misoc,,
5595,5c5e62cc0d1d07e44ba96ebe83ce259e8bbe7b85,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-09 18:34:36 +0100, , top set platform,,
5596,d7a4d8b66ea31fe366a38d22d7dcc7bb22b3f8fc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-09 16:38:44 +0100, , use git commit version,,
5597,0b881d934ff8a7d88e3c2de35c5974b8d225176a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-09 15:27:32 +0100, , rename milkymist misoc,,
5598,307fb41ca3f24528b8833e021546f5456a170cff,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-11-06 15:56:53 +0100, , s6ddrphy improve genericity adding wr_bitslip parameter bitslip parameter renamed rd_bitslip,,
5599,416c8af1e23fd1dae8f2f593145efd251478b334,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-11-04 13:46:37 +0100, , plumbing use record.connect multiplexer demultiplexer,,
5600,7e2859f43fdcf0b41973be2b90dca3f013e951aa,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-11-04 13:45:39 +0100, , util add missing __init__.py,,
5601,c3aad937535d8d9334bf517d12c8249fbf91f6c9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-02 23:21:05 +0100, , actorlib spi make keyword arg,,
5602,e0e99ec385d963ac6e351123f37f190ff828ab5a,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-10-25 22:53:59 +0200, , actorlib spi add parameter dma write controller case want stall input pipeline dma inactive setting true enable acknowledge data dma inactive,,
5603,b4a7d36fa56eaea1de44e4ad9fa58f017aba2220,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-02 23:15:03 +0100, , flow plumbing muxdemux use existing connect method instead new function,,
5604,7170ae3a67b3da02018a7e11af623f2cbef47e28,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-02 23:14:32 +0100, , flow actor record.connect longer take kwargs,,
5605,84966af0988b029d12bfde0e97e48fbc9cf85efd,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-10-25 22:45:45 +0200, , flow plumbing add multiplexer demultiplexer,,
5606,f658802ff830f2638850e11bcb566cf6f79e447d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-11-02 16:03:47 +0100, , replace use __dict__ dir xdir,,
5607,892c12bff5df8e22c656f24a6e79f24c606a8c64,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-10-25 18:50:14 +0200, , flow add abstractactor busy signal,,
5608,e7c72a826c1d9180bfe9dcd5c6eae6072dd8af3d,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-10-22 19:44:58 +0200, , uart_isr fix interrupt clear,,
5609,99c53ed9e850186b0ce3840ab74b824263bf0bb4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-10-23 12:54:50 +0200, , better record layout mechanism,,
5610,98f79021cd56aadf5d0c069dba6d082c0429a6fe,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-10-22 15:23:00 +0200, , revert genlib record support passing params object reverts commit,,
5611,b782db14fcc9e4e7d825cc178e70410209183c1a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-10-22 15:22:40 +0200, , revert genlib fifo support recordp reverts commit,,
5612,c0d2b5a78947814eeb9476fe7ca4c1e3d27e02f4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-10-21 22:30:06 +0200, , genlib fifo support recordp,,
5613,018afe57ef52b8040934319cac848437a2ba0163,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-10-21 22:05:28 +0200, , genlib record support passing params object,,
5614,833d7c7eec41b0ebb3742cdac48f98d78ca109a1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-10-21 00:04:26 +0200, , add csv csr map output,,
5615,b766af0d992a9d4c478f40b652d7515609b9f871,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-25 15:07:23 +0200, , uart2csr add pad parameter,,
5616,69009c84057d75ce0970fad5e9adcf8a2c2e2de4,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 18:41:44 +0200, , mila test rle,,
5617,a880862628dd93f0adc2b0b2df2e2f1d2415b3a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 13:28:12 +0200, , mila symplify usage,,
5618,27f26dac030031fc3820713809519a4b57c18fe0,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 13:04:18 +0200, , use custom record instead sink source semms easier reverted,,
5619,39f1f2146fd8971e273a87ff34b8fa63cb1b78db,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 12:35:46 +0200, , storage add run length encoder,,
5620,4fd6619171accab11bc1b4ab82d5815f35e58cf4,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 12:15:11 +0200, , trigger add range_detector edge_detector,,
5621,980a83a74c6fd3c5e0edfe301636a5b3a6c50784,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 11:45:30 +0200, , move trigger recorder,,
5622,452d266b1471afebdb899d78f50249c7e2558b6c,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 11:36:13 +0200, , com add lm32 uart2wb bridge,,
5623,8f35ed11b5256a9623f745d2627fa19dabb8e28d,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-22 11:35:02 +0200, , clean simplify,,
5624,ce9bff21e9c02e5292d12313c27591730b1350d8,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-21 13:04:07 +0200, , refactoring,,
5625,1672c4a176ac363d1d2c84421395cfb7c1e15074,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-18 17:14:11 +0200, , framebuffer dvi minor fix,,
5626,ea0503173da85f0930eded372a155ddca8ac75e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-18 16:56:07 +0200, , add dvi output,,
5627,189803416b7ecdc9e167c6ae6003b578b4b59380,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-17 19:28:18 +0200, , framebuffer phy fix dvi clocking,,
5628,e6e04a2e3a8fd08a150ce5a2302f1ffa8a728465,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-17 18:15:22 +0200, , framebuffer prepare dvi,,
5629,140ddd31a415cdbc3a5c7c5cc8705105cbc98820,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-17 18:14:41 +0200, , mixxeo add dvi output pin,,
5630,20b758d52fd39db4d5bca33570ccfdd8f840f9e2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-17 00:25:07 +0200, , framebuffer dvi tmds encoder test bench,,
5631,78587d1eaabd60008abfb570567631eb58c79862,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-16 23:51:37 +0200, , framebuffer dvi add tmds encoder untested,,
5632,72eb523f7dbdf1617177a3aac2bffdfcc67ef26d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-16 19:17:09 +0200, , merge branch master github.com milkymist mibuild,,
5633,df7ca037cbee47ce76024796b3f1cf96bea124bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-16 19:17:00 +0200, , mixxeo use speed grade,,
5634,d421aae1a55fe2ec489a4159e1b9a466bb6fe7f1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-14 20:50:27 +0200, , dvisampler deserialization iserdes,,
5635,ebe8a27de9592a69656b946c5fc94335ac59227a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-14 19:36:02 +0200, , mixxeo swap pair dvi1,,
5636,ffe4bff396f74e50317e526ca9459c5ea4c19053,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-14 17:14:20 +0200, , dvisampler use hard differential phase detector,,
5637,8bc1620f2d5d0bc4522a16afb2e5562f2279d01b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-13 23:43:28 +0200, , dvisampler disable edid hpd_en low,,
5638,2459d9f559b015fc45eb99065d097af7020cf76d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-13 23:07:46 +0200, , top dvi sampler channel mixxeo,,
5639,cc0667df8d01b6365b32506eec0d81c3044a53d5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-13 18:32:23 +0200, , software videomixer 1024x768 default,,
5640,be9acc045fbff1980554a2de90748bfa02395df9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-13 18:32:01 +0200, , software videomixer support test mode without pot,,
5641,a0f0285bb9ab9adf89979c7fc3e2b1d788a2b831,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-08 12:48:35 +0200, , lasmicon multiplexer fix rdcmdphase wrcmdphase inversion,,
5642,d0edb7e2b8cc08c9d9f73d01abc2413c76a46d4b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-08 12:55:26 +0200, , dvisampler reset pll startup,,
5643,52be94f060ecdb17bad4499809097bf3e19d7838,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-08 12:54:48 +0200, , videomixer handle hpd,,
5644,dba6189e389a2d563f84efe81dac2ab7efbb8914,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-07 22:40:03 +0200, , dvisampler add hpd register,,
5645,d57344b8ae2861804aa0b430247d42dd69853ddf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-06 23:10:01 +0200, , platform mixxeo add led,,
5646,4fb3e970b130e9dad74c452d4c306fe5fdfc7e60,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-06 14:51:18 +0200, , genlib fsm add entering ongoing leaving method,,
5647,91422788efa153419e62bc47f5daa39478ee4269,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-04 17:33:53 +0200, , actorlib fifo duplicate safe write logic,,
5648,523565be638882eaed7dc277f9f46a3a3d06ad0a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-04 17:29:42 +0200, , actorlib spi dmacontroller use,,
5649,b6eb97e49fa44b5e189dba3a2888c8e4bbe34e51,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-04 00:06:53 +0200, , actorlib spi add optional irq generation dmacontroller,,
5650,1209ec17f6475445288fc10bfe3f1250685d1044,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-04 17:22:50 +0200, , actorlib fifo rewrite use class code duplication idea decorator avoid passing common parameter e.g clock domain name module constructor remove parameter style,,
5651,87a68ecd5762e25cfd2a9c1e071259ccc74b87c0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-09-04 17:20:40 +0200, , example basic namer cleanup,,
5652,71b14ac8731527de3aced1029fb38d9e3945cc04,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-09-04 00:01:33 +0200, , actorlib add fifo,,
5653,deb438ca184cec98708793f1fc62845007b366e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-26 21:21:00 +0200, , lasmicon multiplexer steerer_sel replace steer_ string,,
5654,d1dddad811455bf431b099700bfb521df40c91f6,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-26 15:01:48 +0200, , lasmicon remove limitation number phase,,
5655,7acd834964c483a3c6544210f09033de200c4588,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-26 14:33:45 +0200, , lasmicon update simu,,
5656,dac10f5570615a70a670347b08ad9919e8738f5d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-26 20:33:34 +0200, , bus wb2lasmi use existing interface determine width consistent module,,
5657,2cf6b6c768aafe9456a2043a5a0f2fdeabc878b4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-26 20:32:59 +0200, , wishbone sram fix non bit bus,,
5658,33ca4d778f3afed22da941e75f17b252bea2f41c,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-26 14:25:03 +0200, , wishbone2lasmi configurable data width,,
5659,628fa8ce9e8f3b375930e26dc2530eb767c535df,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-26 14:22:54 +0200, , wishbone add downconverter,,
5660,9569152309e2032b71f1712db9046741166dfce3,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-26 18:08:01 +0200, , altera_quartus fix import _fragment,,
5661,7b2110284914fb478276c975a0250bea83481792,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-22 22:55:36 +0200, , s6ddrphy drive odt exists,,
5662,a653a6144b0c4154a3a7064b3a648b0500daa0ca,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-20 16:53:55 +0200, , wishbone2lasmi add support bit lasmim data width,,
5663,37930d70acd64d2a646cc5fc84c716fdec213416,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-08-20 16:52:48 +0200, , genlib misc improve genericity split displacer chooser,,
5664,516a1d3464d6991eb55795daa23f479f16d7dcf5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-14 19:16:44 +0200, , update lm32 submodule,,
5665,316faa7fa88fe6add69addaf680726646496949f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-14 00:46:30 +0200, , platform resetless default,,
5666,6f9f08f6eb3970f46ec96993779e723c6d3d929a,ina Engelhardt <nina.engelhardt@omnium-gatherum.de>, 2013-08-11 23:53:33 +0200, , add ternary operator sel,,
5667,e12187aa807a724f5ba60ff5bf4ad4b32170cc15,ina Engelhardt <nina.engelhardt@omnium-gatherum.de>, 2013-08-11 23:11:30 +0200, , add operator fragment,,
5668,4ebbfa63bf0ef52be06a79a9d8f01af18dbb10d9,ina Engelhardt <nina.engelhardt@omnium-gatherum.de>, 2013-08-11 23:07:07 +0200, , add mist synthesis mode build,,
5669,fdf022a04b445f8bc290f656773337b739ebedf5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-08 19:22:17 +0200, , fhdl improve naming related signal,,
5670,2c580fff03c31b0b823ae47a38cdda3019714129,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-08 12:22:58 +0200, , fhdl namer detect leaf node better,,
5671,eb1417c5ed0d8ae1d102b900ed41d444fb651d4d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-08 11:32:58 +0200, , fhdl move insert_resets tool,,
5672,305c6985bccce056087b103680a53691df6df524,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-08 11:32:37 +0200, , fhdl support naming related signal,,
5673,88611be3685671c1f9e8bc1456b9e8fc16c17007,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-08 00:15:35 +0200, , xilinx_ise cleanup,,
5674,146a1b5d516878e3a1208c8b2c1490c6847dad54,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-08 00:15:18 +0200, , namer add huid suffix step,,
5675,9d531ba06a1d86edead693ef9db079b8c04a0286,ser <calle@alukiste>, 2013-08-07 18:26:40 +0200, , fix missing string replace added support bit ise bit version missing bit system,,
5676,fd34b75fb46b8424ca8c5c15a82d454c90da245d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-07 23:22:40 +0200, , namer split number,,
5677,0e369318bbaa9607e416c82b909cbdd8e4be1eb5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-07 21:46:03 +0200, , treeviz support multiline label,,
5678,ceddd8afa4905704f61ff0c39a46ce728e0d0af6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-07 18:32:02 +0200, , treeviz improve layout unbalanced tree,,
5679,7a243171bd33eb39e7945b1cc0812ba22317b977,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-07 17:13:52 +0200, , fhdl namer new namer explicit tree,,
5680,cc5ff7a772b29ce5571172f9b32c70e4cb845221,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-07 15:52:35 +0200, , add tree visualizer,,
5681,6e64016885592b93c9a2eb00041a939c3f18ad97,ina Engelhardt <nakengelhardt@gmail.com>, 2013-08-02 17:10:33 +0200, , add edif build routine,,
5682,efa7dc9cf4a665120fc348267376778f34e01d4a,ina Engelhardt <nakengelhardt@gmail.com>, 2013-08-03 10:54:04 +0200, , fhdl edif adjust use mibuild,,
5683,7372c7a97c721b2e13956371606278c6d82a8e0c,ina Engelhardt <nakengelhardt@gmail.com>, 2013-08-03 10:51:04 +0200, , fhdl edif add support inout signal,,
5684,0e195da3c0839cbc5e83bfa4391caa3adc65f844,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-02 23:05:54 +0200, , bank csrgen add get_offset function pre calculate register address,,
5685,2a296aced76fd2118593ea775df22193112d6f2b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-02 23:05:21 +0200, , bank description autocsr prefix csr mem,,
5686,c1fe6d1633b9e58c3809f9840c10c2cee7655afc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-01 17:46:46 +0200, , setup.py change license bsd,,
5687,275a7ea94a24d0b277a40c2ae96d424879ad9c87,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-08-01 17:46:09 +0200, , change license bsd,,
5688,3d3d658795f817b90d2454c4b16e6343b8056a0a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-31 23:29:26 +0200, , m1nor,,
5689,3a4e7ae1e928b55f7b805fa7a18de3ff5ff1ade6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-31 23:22:06 +0200, , typo,,
5690,524b631c83c319318652badddbca29629eb03cb6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-31 23:20:32 +0200, , change license bsd,,
5691,17002fb05e6f15632beb2904057de0420da83a3f,ina Engelhardt <nakengelhardt@gmail.com>, 2013-07-31 22:47:30 +0200, , fhdl add edif back end,,
5692,702471aa3c06ac3dba4589ef86a154068dd8112b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-29 12:24:49 +0200, , platform mixxeo new pin assignment ease routing,,
5693,246b860a8550a3972bfb63d50a8656e02e8cdebe,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-28 16:33:36 +0200, , csr new data width api,,
5694,6ba0d4bd0d8a7d4f45e3276c891aa64e5320512b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-27 22:25:07 +0200, , bus wishbone configurable data width,,
5695,14ed5c1acc603d506cfdc56f00e1eafb81404df3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-27 22:18:06 +0200, , genlib record support abstract signal width,,
5696,7e20320b9d61fcb7d39a9e15806b19873740965a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-27 15:38:48 +0200, , pytholite len flen,,
5697,04ec60541c63ab704fe9d8869add008dc3b36a7d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-27 15:38:29 +0200, , pythloite exprcompiler attempt compile time evaluation first,,
5698,f62eff0309f37791ce14581322046e8dfdbd8a0b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-27 15:37:47 +0200, , bus csr initiator correct read latency,,
5699,e05f520cdf205044f112d8ce629de958eee17e12,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-27 15:36:42 +0200, , actorlib spi remove unused function,,
5700,61b8958953eb062e08a1c6994b255c1f79c57dd8,ina Engelhardt <nina.engelhardt@omnium-gatherum.de>, 2013-07-26 15:48:25 +0200, , fix synthesis translate switch,,
5701,bf325594eec9fa726e273f3f8db0800f4bcba1b8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-26 15:42:44 +0200, , use decorator instead add_submodule,,
5702,9c7ad6b05bb1343c7448d9207032e2a9e6f6d19a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-26 15:42:14 +0200, , fhdl decorator,,
5703,f7f19b78e4d3168eda675eea1a484cec81f6511f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-26 15:13:24 +0200, , fragment _fragment,,
5704,cec8fc4ca4b60e7081d969531a6c793646d855b9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-26 14:00:29 +0200, , fhdl special instance fix item sorting,,
5705,6e1195415e29958a430f379584a1366d53f07bca,obert Jordens <jordens@gmail.com>, 2013-07-26 09:33:18 +0200, , genlib roundrobin fix case correctly,,
5706,b8ff2f27928b57c1f8eff959f34edd9d12b15a29,obert Jordens <jordens@gmail.com>, 2013-07-25 15:55:05 -0600, , genlib roundrobin.py fix case,,
5707,b96eb339afd7ec6e7729984ba0c00ade35e5c754,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-25 20:34:19 +0200, , fhdl compact instance syntax,,
5708,b7ed19c6c5427ae1cfa95e9f5d32fb2ba115d45f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-25 18:52:54 +0200, , fhdl export fragment,,
5709,8e04de524bf4ec77cd131076c9a8de181f83c8bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-25 17:57:17 +0200, , memtest lfsr use module decorator,,
5710,fcd48dafec4eef222ab7e7ba0415406c2bb0ab7e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-25 17:56:55 +0200, , example two_dividers demonstrate insertce insertreset decorator,,
5711,b367932498b826da81e4e67587bbef48a93b2d76,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-25 17:56:31 +0200, , fhdl introduce module decorator,,
5712,cabae0c32b0caac9ed8104c5119b9839eb822f06,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-24 19:25:14 +0200, , genlib remove direct fragment,,
5713,83e2b0243d1d8e754977320747a87408a80fffc4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-24 18:47:25 +0200, , example remove direct fragment,,
5714,3a3bc2e8765bb6aeb78cf5537ae9b5479d534f0f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-22 20:54:32 +0200, , doc dataflow update new api,,
5715,cf22aae06fd4d96964b1640ad14a510b5886cceb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-22 18:28:57 +0200, , doc asmi lasmi,,
5716,794c4e60418f793e362a3ea86dbebb8a3a8b3e54,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-22 16:48:05 +0200, , doc fhdl document module api,,
5717,aef78b239571fb3d4d10c28e5395138d8e622dee,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-22 16:47:49 +0200, , doc bus csr add automatic csr name info,,
5718,fe18397accdcc7eb0647eea64b9e6eed45d8c0a0,obert JÃ¶rdens <jordens@gmail.com>, 2013-07-22 02:12:50 -0600, , wishbone.py add crossbar concurrent parallel many many interconnect,,
5719,5bc9a0b38345c145f2bacf2442a076cfe0f7e37f,obert JÃ¶rdens <jordens@gmail.com>, 2013-07-22 02:09:12 -0600, , fsm.py set reset_state,,
5720,78776b4bc9a68a3e2b31fb65f1f46d9ec53f8e9e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-21 15:55:31 +0200, , platform mixxeo new pin assignment hdmi input port,,
5721,0cef98373ffa3e9bef02f37bb45fbb5a956001ea,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-20 17:01:58 +0200, , doc bus update,,
5722,764e7c07e4ddf38b6c9add871446a46635cb1586,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-07-18 23:10:15 +0200, , cif fix ddr2 configuration,,
5723,38e8ea683e39a67af41862ab908cacb7b082434b,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-07-18 19:52:09 +0200, , s6ddrphy add support differential dqs optional cs_n,,
5724,411e6ec1149e51a7cf1ecefa81a8d4a427f5c853,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-17 16:50:09 +0200, , fhdl tool export,,
5725,d5d2e64dc3c3c612bbfd4d33b884d0544d3cf0df,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-17 16:49:26 +0200, , revert fhdl tool group_by_target remove reverts commit,,
5726,ea65aaaddd2fcf4c4d3fddc9e709704d1bafc264,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-17 13:58:58 +0200, , s6ddrphy cleanup,,
5727,da2b7aa961dc0c3dbf5a7f17a8669b273b70b69b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-17 13:54:05 +0200, , cif fix indentation,,
5728,fb06d803e1e4a60c00d0df09e6ef7bfc1c2d1df1,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-07-16 10:43:15 +0200, , s6ddrphy revert latency configurable latency buggy,,
5729,525c32976b7161fabb8e4a85a94d3948124065a9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-17 13:08:40 +0200, , software memtest fix bandwidth computation,,
5730,9190568685694189dff1e4c12d04c7f669736e46,avid Carne <davidcarne@gmail.com>, 2013-07-17 12:10:08 +0200, , genlib fifo asyncfifo fix data corruption bug,,
5731,939f01cee2ebec6df738652412b1048b958bf09f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-17 10:38:39 +0200, , fhdl tool group_by_target remove,,
5732,16ebe41028257839455596aba58989df170c36de,avid Carne <davidcarne@gmail.com>, 2013-07-17 00:40:46 -0700, , fhdl tool bugfix fix group_by_target grouping group_by_target doe properly combine target group statement presented order statement1 statement2 statement3 return group statement1 statement3 statement2 patch fix group_by_target resulting group statement1 statement2 statement3,,
5733,5b36f688ea5319fc927e1f5ce410a5c7fbeca7e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-16 18:50:50 +0200, , remove asmi,,
5734,7e3b84ad3671cc7cdbc38c201c3058c9e458346a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-16 18:49:35 +0200, , framebuffer remove workaround asyncfifo bug,,
5735,faa8b7c49a0affebf476ec9c57387203e2906ec7,avid Carne <davidcarne@gmail.com>, 2013-07-16 18:17:21 +0200, , fhdl tool clock domain merging clock renaming,,
5736,b016a60b853918fab3d2c1538b7e7ffa74fe85e9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-15 21:45:07 +0200, , lasmibus fix master locking,,
5737,7083764b53537ffe6b464f323203b8ad4535b5ff,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-15 21:36:39 +0200, , genlib fifo add test bench,,
5738,8c44c7249996eed743ea7887d3047735b14c2d3e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-15 21:34:53 +0200, , lasmicon add test,,
5739,90fecb920c9617168e23c3f129e3bef9df855f25,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-15 21:34:14 +0200, , memtest use actual value,,
5740,7ce2031d07df604eb40e79eaaaa463923f044575,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-15 17:46:18 +0200, , lasmicon bankmachine remove stale import,,
5741,a0f1ee3fbbd69140e66184b77c63dbda5d6f331b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-15 17:45:55 +0200, , lasmicon update test bench,,
5742,d753c52225dd96870c6b0add837898a255ea8287,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-15 00:57:37 +0200, , lasmicon fix fsm reset state delayed_enter,,
5743,2f662bf8ab6431e7b8dc8b1e2860fdb4d5f6bea5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-14 20:05:18 +0200, , software videomixer fix overflow memory bandwidth computation,,
5744,f3e07db1ef9921a1a3cbd495f4df5cb33c9d11ab,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-13 17:31:46 +0200, , software memtest basic test,,
5745,65a0b128123eac51d78a259bc64413b071602d4c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-13 17:13:15 +0200, , actorlib spi dmacontroller export length storage trigger,,
5746,6595b9a111a9a6e8080d85f545d2e3bef54c7cc5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-13 17:12:51 +0200, , actorlib spi singlegenerator export csrs,,
5747,9ab22fe3b179d1ca5c756e72ed2782cb3b0bef47,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-13 17:11:23 +0200, , memtest memtestwriter fix busy status stuck bug,,
5748,c2d6f14087d7ce29353bcc7f7ad63c7c3f9adff9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-12 18:52:34 +0200, , flow actor pipelinedactor clean,,
5749,3d899f04fd1baf7ab21a88d8e6780ea2398100fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-07-12 15:18:29 +0200, , cif fix autorefresh,,
5750,6aa1e0c1992f4c6cdbedaf0eb2fc76fc3af42fe1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 19:22:56 +0200, , actorlib spi len flen,,
5751,379a48bb3101e3bd62e733cafb9906b2a286b10d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 19:03:45 +0200, , software add memtest,,
5752,e42a42ce401217669561f47832014e3d9163e293,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 19:00:48 +0200, , software move time.c libbase,,
5753,c2ec077d8f7ad1d229d0d27420ada5e61f61bf31,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 18:49:42 +0200, , software share sdram linker script,,
5754,25506c1ab5194dcbe8048ccda6f7c1f29118a65f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 18:36:26 +0200, , software share crt0,,
5755,aa5cdd5e67643beaa32594e8ce419cc411d6ce59,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 18:32:05 +0200, , make add option include memtest core,,
5756,be40cf178cfbf4670f2f9b532b0fab6c018b224d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 18:31:51 +0200, , top integrate memtest core,,
5757,3162949f82856d93bd859f69f9088ac9b12cce38,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 18:31:38 +0200, , memtest add dma core,,
5758,805432bec701827c763a0dceab32a6a94a3afb01,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-11 16:23:05 +0200, , memtest lfsr test bench,,
5759,d3bbbded0fc0baf93d7c5583fe0a179644c3a796,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-07-11 09:46:56 +0200, , cif.py use format instead,,
5760,a7a7cc0b954f2301a7aa98e4e1911b3f83a0afba,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-10 21:08:57 +0200, , memtest lfsr,,
5761,26ff6f2a9c63694d51d0ca79d8db753e0818f7ff,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-10 20:39:53 +0200, , s6ddrphy style minor fix,,
5762,f5ddd33e7ead91d798c48b90b158ca6b64c39615,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-07-10 16:42:41 +0200, , dfi split phase description,,
5763,60f1585fef12c986b068247ce0cae2e4d9e6db59,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-07-09 19:41:28 +0200, , use migen s6ddrphy generate sdram init_sequence cif.py,,
5764,9d9270b5cd4646993282946077f0e035956e6c03,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-10 19:55:36 +0200, , dvisampler report fifo overflow,,
5765,1d33c61308df220d57387b87a1581d27a058ca9a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-10 19:11:02 +0200, , example sim check data,,
5766,43fe16ef73c94f4e772a29ec6aa4c55dccecfb44,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-10 19:09:51 +0200, , bus lasmibus add separate req data ack target initiator,,
5767,af6ef0a3b4d3f7a627cbaefd2432f68a13928a6a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-07 20:01:55 +0200, , dma_lasmi writer fix default fifo depth,,
5768,fa8112c3f536406d5aa996c2778205c2a04a92ff,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-07 18:57:05 +0200, , dma_lasmi reader handle ack stb,,
5769,7e6fbd31a40d1ad2a0c8d3e2854f3fc5643cc8b6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-07 18:56:43 +0200, , lasmibus crossbar simplify master ack generation,,
5770,d0b21469e52bdc7863f3f2fa20c225a8d1c046c2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-07 14:55:06 +0200, , make fix byteswap invocation,,
5771,b18cffb5e8f37a0acb516da340817225d46a8bf8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 23:49:12 +0200, , xilinx_ise run tool like project navigator doe avoid weird bitgen behavior,,
5772,05bc2885e98cdf9103a5c93736f054d2a334b938,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 19:49:39 +0200, , call finalize crg creation,,
5773,71c2c5813b3c289e4ec306f3dff55bd25a602633,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 19:27:28 +0200, , platform mixxeo remove bank dvi input,,
5774,0883e99de3aad61fa98a73a5e61d9785ee5668e2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 19:25:29 +0200, , specify period constraint twice,,
5775,0784cd164f71425ada626006069a46be4252e1e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 19:23:25 +0200, , add mixxeo platform,,
5776,1f3c941a7875013f62e741bcf6f5795b081cff4f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 19:22:59 +0200, , platform move generic platform command do_finalize,,
5777,4cd360e6e14540b52e2a71425324715c6e81359e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 19:19:39 +0200, , mixxeo support,,
5778,eff7882721fc337713e5a754bb22709c1e98c16b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-04 19:18:24 +0200, , dvisampler support differential input,,
5779,b68c00d36fcc5cfc1223160bea847b53ef5a8ec3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-03 17:20:05 +0200, , pytholite fix kwargs handling,,
5780,4096a785f9a839316dfeda3e66b9a507d01964e9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-03 16:35:24 +0200, , example pytholite basic demonstrate generator argument,,
5781,0aa58f5dcfe74ae7d47965b75beedd8157427e03,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-07-03 16:35:07 +0200, , pytholite support generator argument,,
5782,04efee784747fcd70f8b3b11d0cc59f9d25a02e0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-30 20:14:20 +0200, , fhdl mark variable deprecated,,
5783,6420b5690859d727cf008aae9b6c75df0f126a66,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-30 19:27:01 +0200, , example complex use variable,,
5784,71b89e4c46e5487e995f6de6f2d1cb478479264c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-30 14:32:47 +0200, , fhdl verilog lower complex slice reset insertion,,
5785,ded5e569ebbf4927c04f9be5194e20393546ea44,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-30 14:32:19 +0200, , fhdl tool separate complex slice lowerer basic lowerer,,
5786,9c59ea1e26a1b1197b8cf2b5ea7831158138b2be,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-30 14:31:25 +0200, , genlib misc remove bitreverse,,
5787,a255296171e3a2736d1331d80eee7d9073b186c7,obert JÃ¶rdens <jordens@gmail.com>, 2013-06-27 13:31:00 -0600, , support slicing non unit step size support slicing slice cat replicate lowering support non unit step size slice unpacking cat,,
5788,9d241f8cd3409c959eb25de83fb5cbb1a3334788,obert JÃ¶rdens <jordens@gmail.com>, 2013-06-29 21:25:06 -0600, , coding.py rewrite make verilog readable,,
5789,b0d467d7443564fb95eca383308e17f93a70f376,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-28 19:03:55 +0200, , pytholite use eval instead literal_eval,,
5790,ecc40620715a996e57d3777f4a7cdeb2ad74697d,obert JÃ¶rdens <jordens@gmail.com>, 2013-06-27 12:56:57 -0600, , genlib coding.py binary vs. one hot priority coding,,
5791,7e4552bbfc839ddaea7161ed6f19a1bd2dec9445,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-27 19:30:57 +0200, , lx9_microboard improve compat board,,
5792,c1cf37f05a5f065fe4a6691691a4a5c6df3b6a0f,obert Jordens <jordens@gmail.com>, 2013-06-26 20:49:07 -0600, , add avnet spartan6 lx9 micrboard platform,,
5793,e233c62d276908c0aea8f6982711ee277c679ec4,obert Jordens <jordens@gmail.com>, 2013-06-25 16:27:41 -0600, , add finalize method ... add e.g timing constraint module say signal name known,,
5794,48a5b86dcda170ce48ed878f912529b2988f06f3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-26 22:46:04 +0200, , genlib cordic cleanup,,
5795,080afdc3f9db811d7b53dd0da33d122219c594fd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-26 22:45:47 +0200, , fhdl verilog fix signedness rule comparison,,
5796,0224ea01cb83d26885514c1c8b9270399d1cf4c5,obert Jordens <jordens@gmail.com>, 2013-06-25 16:47:51 -0600, , migen genlib cordic.py generic cordic rotating vectoring cordic mode circular linear hyperbolic function combinatorial pipelined iterative evaluation arbitrary width stage guard bit two four quadrant mode circular rotate,,
5797,6b56428a2186cbbf385f1e408492637149d9cb5c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-25 22:57:31 +0200, , shorter multipin signal definition,,
5798,22e25347fed50cf0859f08010c92dfe9dc1610f0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-25 22:48:25 +0200, , software videomixer increase framebuffer size,,
5799,35f4ddf9f1df70fb316f42ba09e66eec184a373d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-25 22:47:54 +0200, , dvisampler edid add nonstandard 1024x768 30hz mode,,
5800,f3e2f85dfad43eb8e5d65b837e70b8a01c439e7a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-25 22:25:10 +0200, , use new fsm api,,
5801,d0caa738bd262a2ad4bb7d083d366e54bb02c840,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-25 22:17:39 +0200, , fsm new api,,
5802,93efc7297e3caf7c445911ea04ffedf19b9c5559,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-25 19:14:13 +0200, , revert dvisampler dma buffer full memory word reverts commit,,
5803,b56cb3cefc2e46e8316de37abf1cdd3de7d1ee9b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-24 19:44:25 +0200, , fhdl verilog improve error reporting,,
5804,8504313572def10eb49e061fc8888f6967681236,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-24 16:55:59 +0200, , lasmicon use namedtuple,,
5805,d6f7b4cee6a242d1962766f53a09b48871a188fc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-17 23:36:03 +0200, , lasmi separate request data ack support bankmachine fifo buggy incomplete,,
5806,5cd0019231b754247b9f6a920b3f774162c04cc5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-17 23:35:10 +0200, , genlib fifo support record,,
5807,e5737331ec504bb26e364e7d18dbe2d5e204f5a6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-17 23:33:57 +0200, , lasmicon add fifo bankmachine input ease timing,,
5808,a04d53be0734c5a0df81a793e04999b4beea2244,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-17 23:32:41 +0200, , top raise frequency back mhz,,
5809,89a8d8daf35955bd8a0e4f541a720f155f79e4dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-06-16 13:12:57 +0200, , use new migen api,,
5810,6d6d232cadd7e531e5566c1115a14c79e559b9eb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-15 16:51:09 +0200, , lasmibus crossbar better switching policy,,
5811,6d3af8a914ac1a093ed801862471bd7ea297c1d3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-15 16:50:27 +0200, , videomixer better memory bandwidth reporting,,
5812,351ba863e09e22b03f2191e01e5d05bce81c840a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-15 15:15:39 +0200, , lasmicon multiplexer remove unnecessary wait state,,
5813,3644d2a6effa05a52d1b77b271863003fd4c4529,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-15 12:51:11 +0200, , lasmicon bandwidth monitoring,,
5814,13bf6f51f3d6bebf5bb668ef3c6f30f5fd96315c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-14 23:37:56 +0200, , videomixer timeout idelay busy,,
5815,81d35ef85d8255358530208f4a60726154368dfc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-14 18:32:37 +0200, , videomixer add fb.c,,
5816,bb43171274f1847fa3bd8f40d8081f3182c70321,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-14 18:17:04 +0200, , videomixer support different resolution,,
5817,ac2cde0e873a8223c5c71f8c284ceb47d9583ffb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-14 18:34:36 +0200, , asmibus remove port sharing,,
5818,0c52c08989d3bee4b78572efc69ac583bd0fa757,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-14 17:57:43 +0200, , bus asmibus fix slot aging timer,,
5819,df23431d7782172b6bfcdac3074928c9d59086f3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-13 09:41:17 +0200, , framebuffer work around dysfunctional xst retiming,,
5820,1ec1fb9ebe53c19bf5d1e2e4dfe1af8f3d4cad7c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-11 18:15:49 +0200, , bus lasmibus crossbar support cba_shift,,
5821,1c8ef0fe3e5a799ce811b0052a073481e26181a4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-11 18:15:16 +0200, , dvisampler dma buffer full memory word,,
5822,ce2f08844a8e93e684d1e6fe7dad537b08723258,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-11 16:02:34 +0200, , s6ddrphy fix read latency,,
5823,4d0c80ca1af8eeae7d2ddfa6b17ca591fb9b1a10,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-11 15:27:05 +0200, , lasmicon fix computation interface latency,,
5824,422c9a1db90bd067a3c5b00bb55060f18771263b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-11 15:26:47 +0200, , lasmi reduce latency cycle,,
5825,91d7b656a9be99e0e7d3812f915f41af74c76440,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-11 14:18:16 +0200, , switch lasmi bug pandemonium,,
5826,6f2c05d436ade263fe67f68f4026f48eb9849a6e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-11 14:03:39 +0200, , microudp fix compilation warning,,
5827,fe54c687629f810ed5b2689f062eeb0aeb24cc23,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-10 22:49:33 +0200, , lasmi fix minor problem,,
5828,aea3b594327907f0263ec72c7f36387ad1c84311,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-10 22:49:05 +0200, , genlib fsm fix handling zero delayed_enter,,
5829,3a284b9c1ece996bad1e0d83c5d8edfed72ea16b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-10 22:29:39 +0200, , actorlib lasmi dma untested,,
5830,932bfa7e759b2a9f637795e0d0f8f486149853b6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-10 18:52:07 +0200, , bus wishbone lasmi bridge untested,,
5831,9f560cb758e9938594b0c9414e20e12d9c0722c7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-09 23:36:51 +0200, , example sim add lasmi demo,,
5832,f2e2397c9dcc5bc706a1cd4b322e41f89c4066b3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-09 23:36:32 +0200, , bus lasmibus bugfixes,,
5833,a836cba790d7e886ceec9f39031edcaf6e28111d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-09 16:03:22 +0200, , bus lasmibus add target initiator,,
5834,2948f6a16a36a95ab578610d5b2fb83f5d7d2bf2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-09 14:17:30 +0200, , example sim rename use new apis remove asmi,,
5835,35f9f2e9d7c7dd374a0decea8a5ee28cfaa87f4c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-08 15:49:50 +0200, , bus lasmi interface definition crossbar untested,,
5836,85813b3b586313a63bcb1b84ba22a176c3344b6e,enneth Ryerson <kryerson@vermeer.com>, 2013-06-03 21:52:21 +0200, , csr sram fix read high address word_bits,,
5837,e5e3492afe4d6a730034c034e2c8c24e31402f96,enneth Ryerson <kryerson@vermeer.com>, 2013-06-03 21:51:14 +0200, , csr sram fix page_bits computation,,
5838,5c298f406cca361d7161cc50da952e484ad467cd,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-06-02 15:15:47 +0200, , simplify signal connexion,,
5839,953e603915cddfc9d887912391e8fe85b31d3699,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-01 17:22:57 +0200, , xilinx_ise improve parameter passing,,
5840,45cfdf41fcd4c1635676a4073ef7ff65eced386f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-06-01 17:20:40 +0200, , new simplified flash layout build flashable image soc videomixer,,
5841,cbd621ef2c4d5698493b45995f19eea62c2e4de1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-31 14:44:52 +0200, , software stdlib fix atoi,,
5842,7c95d253d939dffa8f4c4db549882fa81756f13d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 21:40:16 +0200, , software videomixer improve phase calibration,,
5843,30f5ef8895f8e5d01dc228ae4b248d20be61cccd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 21:39:56 +0200, , software videomixer remove unneeded dcm reset,,
5844,084aa64a2ae5fd01f310960b52604d5fc18138dc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 21:38:45 +0200, , dvisampler clocking remove dcm_clkgen,,
5845,6d71e09281bfba4fabd55dc2b1fdd59d32bf5254,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 21:38:21 +0200, , cif move milkymist folder,,
5846,cebfe787db78d61a4e77be1c9fa696ae590db4f3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 18:46:52 +0200, , genlib misc fix import,,
5847,ebbd5ebcd213c7b8e4640d5e1fbe413273724b09,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 18:45:04 +0200, , bus csr sram better handling writes memory larger csr width,,
5848,f0b094205540c960a3b418049604b99a46841524,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 18:44:37 +0200, , bitreverse fhdl tool genlib misc,,
5849,548f2685bb96345c495dad56baaf9ead8455691d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-30 11:06:02 +0200, , platform rhino rename ismm data signal locked,,
5850,b6448ba5fc18847e901a5a55daa1af58e0c07300,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-28 16:15:30 +0200, , bios remove rescue,,
5851,701aac251322cf040ade58765ab41154f0a2bef7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-28 16:15:17 +0200, , bios linker.ld flash rom,,
5852,fdb021c992b17efacc49f50d36ef844ff97be8da,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-28 16:15:00 +0200, , dvisampler increase frequency report avoid missing wer value,,
5853,bac62a32a9a6537ff02d71a84a9948a7dee93dc0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-28 16:11:34 +0200, , make memory port part special needed handle case single memory port two different module one module subject clock domain remapping clock domain port module must remapped,,
5854,fb3e61230b71a0b1b72821683b43ae0bcda12f30,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-28 15:56:14 +0200, , use new memory port api,,
5855,759858f7398094f26a89be802e942c9da021c55f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-26 18:07:26 +0200, , use migen.fhdl.std,,
5856,c13e573e9f39d329b5aa96b47842592972c6e043,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-26 18:02:18 +0200, , require python 3.3,,
5857,70ffe86356f927460094fee2a57afc06177cc0c3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-22 17:11:09 +0200, , new migen.fhdl.std simplify import len flen,,
5858,611c4192b1f1a919511e612c717eaaaa99bcd180,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-22 17:10:13 +0200, , use migen.fhdl.std,,
5859,5208baada8efa5d1f25b43148f6143819991d298,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-19 20:53:54 +0200, , bus wishbone sram support init read_only,,
5860,7ada0159fda8e470b40570089634b95f2d973600,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-19 20:53:37 +0200, , bus csr sram support init,,
5861,e272e68facceca3e9a8a3abe684d4b8d29c5b831,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-19 20:24:47 +0200, , platform papilio_pro swap consistent,,
5862,3eb41f73e637f5e0ef87c9a163b00936455443f1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-19 19:44:00 +0200, , simplify system,,
5863,d487dc607faf8568b52c8535eff7330a91250e11,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-19 12:41:40 +0200, , software add nofloat libbase size optimized binary,,
5864,fb6cd481f05cc098095314ebd89e61115d4fe35f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-16 22:38:55 +0200, , dvisampler report word error rate,,
5865,45797f9132b9e1a3d81f510ef908b029af778ffb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-16 17:45:21 +0200, , framebuffer saturate instead overflow,,
5866,a39bf8ca7b59a998b33d811b58059885bc672a6e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-16 17:44:49 +0200, , software videomixer support additive blending enable sw1 status led,,
5867,ac64701e194c9471eefd5c0baccf8abf827a0353,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-16 17:43:56 +0200, , software videomixer better pot calibration,,
5868,71cc2db867263c63497344795a0f50f875cf3941,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-16 17:43:20 +0200, , add gpio button led,,
5869,27accd72b550ddc23c90c376466f09aa3f4dfefa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-16 15:24:11 +0200, , setup.py update required python version,,
5870,581cf5bcb8985ca05de5dd38e53bbd0006a2114f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-13 17:18:30 +0200, , timer atomic read,,
5871,9f81afb844c5d7607ed941ac9f686561e97193e5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-13 15:45:28 +0200, , software videomixer connect crossfade blackout pot,,
5872,32c478af16e0186975b056a69d0bbd59b36a78bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-13 15:45:06 +0200, , top integrate adc pot,,
5873,fe64ade1ac342bd70bcbe034862fa24074d8dbed,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-13 15:38:20 +0200, , platform add pot pin,,
5874,6bf6477dbc43dff6d9a5717aeec09f5cd8323066,Ã©bastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-13 00:38:26 -0700,1, merge pull request fallen makefile 001 makefile love,,
5875,bb73558ccc13a01090b4230c9494204335984e12,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-12 21:46:16 +0200, , software videomixer framebuffer enable disable,,
5876,792b8fed1bfd78cc228cec85ec4c4acc59aee180,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-12 15:58:39 +0200, , bus asmi port sharing support,,
5877,534dec62eb3056a515428f305bcf70d57e7e02da,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-12 15:58:08 +0200, , first video mixing working hacky,,
5878,301008cd0cddacacf6208f2769868c7d39704834,ann Sionneau <yann.sionneau@gmail.com>, 2013-05-10 23:30:28 +0300, , makefile love,,
5879,f20294671753230ae274a5c82ea340caf2c6b0b8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-11 17:28:41 +0200, , fhdl tool _targetlister include array key target,,
5880,e35315bb24266aefc6479e305927f1e54b19a8a1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-11 12:45:30 +0200, , cleanup,,
5881,0ec6a7eb4e0e0cd275f5597ba4a8be0d0fc73085,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-11 11:48:21 +0200, , genlib record connect_flat,,
5882,8c335d66fdd1ef8a62dcd9c81904b947cde6ad2e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-11 09:21:12 +0200, , framebuffer fix alpha blending,,
5883,e96b027deee11ddbeba9d08627922fc5a7662316,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-10 21:03:55 +0200, , framebuffer mixing,,
5884,955a9733c8deb6236be58e3957627d61d4dae72a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-10 17:41:51 +0200, , revert genlib record connect add reverts commit,,
5885,3ab83fb693e4e5595e518b3e3ba4f79797bcad45,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-09 19:23:22 +0200, , framebuffer reorganize preparation mixer,,
5886,6f11ddb079dd2aa072f2446708d71fa5fae34750,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-09 14:11:08 +0200, , software dvisampler periodically reset pll locked recalibrate every second,,
5887,546aa76aef8eee75c1cc93371e4748843777dc7c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-09 13:41:21 +0200, , software dvimixer support two channel,,
5888,06064d33aa1b2d6cd607ceb94770e97610a20d85,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-09 11:27:24 +0200, , dvisampler dma better conversion,,
5889,c6d553e4e4ff9ea728d023ffeb8ee66dabf7c288,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-09 10:52:43 +0200, , software videomixer interrupt driven video passthrough,,
5890,fe87221d2b4da14ba7a99e27aed80d1bbbe8f715,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-09 10:51:50 +0200, , dvisampler dma reverse slot allocation order,,
5891,2df4ff0ad97c5ed220870441c2509175d35db70a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-09 10:51:34 +0200, , dvisampler dma fix interrupt generation,,
5892,d685ed21fc456b83180e2435fb0ae9696d553f03,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 22:50:40 +0200, , dvisampler dma bugfixes,,
5893,66b4bae7c8c9c6442a1265566c5efc26e8652da8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 22:31:42 +0200, , top connect dvisampler dma irqs,,
5894,b3d87e1c79c6eb24c70306f3e7795ed351b5aec3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 22:31:18 +0200, , software videomixer use new dma engine,,
5895,29efa85deceefec40ece7ab75835456006553c0d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 22:31:01 +0200, , dvisampler new dma engine buggy,,
5896,c82b53f1cd813e20dfc15e77b0611f68a583ae27,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 20:58:57 +0200, , bank description autocsr add autocsr_exclude,,
5897,89dbc37ecebe2b76bbeaa245c937fe529fe23983,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 20:58:27 +0200, , cif generate write function csrstatus,,
5898,10212e85e72e643d4de4b88d237d44668cbb9109,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 18:58:50 +0200, , dma_asmi cleanup,,
5899,b9b6df6f291f8d1377f5175adc050a900bf9404e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 18:12:26 +0200, , bank eventmanager refactor rename add fully externally controlled event source,,
5900,8e76c960d9c4c15e541548173df71ad79e1048d2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-08 18:11:42 +0200, , timer uart,,
5901,7a2f31b2e8880f9ec8e13f416cf35a27f734f1e6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-07 19:10:18 +0200, , platform papilio_pro reset signal default,,
5902,439f032921e3ddc1c1e3b13288f0d024aaa009ac,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-07 19:09:56 +0200, , crg support resetless system clock domain,,
5903,6a4c194aabd364945d8fb813de9abfdfe498bb22,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-05-07 10:30:56 +0200, , platform add kc705,,
5904,3d0894465c6835f11dfbd49d234062b64d97cba3,randon Hamilton <brandon.hamilton@gmail.com>, 2013-05-06 11:55:30 +0200, , mibuild add platform xilinx ml605 board,,
5905,e4b0e8ed6d3397698913ab946c54437107830fd8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-06 14:21:39 +0200, , xilinx_ise enable register balancing,,
5906,e2d15b169a019ad2955e93cbce824d2694c8d007,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-06 09:58:12 +0200, , dvisampler mostly working basic slightly buggy dma,,
5907,f82a16f3a3dab2d4328a93078a52c05682a35874,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-06 09:56:49 +0200, , software videomixer send framebuffer,,
5908,679d13c99c68f545933aecadd63de07de2d3d902,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-06 09:56:10 +0200, , another attempt fixing clock routing issue,,
5909,784e96bb8764ed212b530c159c1f66386fb28e3c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 23:07:15 +0200, , build.py loc clock generator component limit breakage ise shitware,,
5910,11cbdf0d4f1bb1f9581140ae4c5eb7867375c72c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 20:56:58 +0200, , build.py support single dvi sampler,,
5911,d05f3d22e0514cd03181f315311cc53b09703ece,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 15:07:57 +0200, , chansync bugfix,,
5912,9c0d13b615e04dd440b7a4550c4f9c69c2d1bf8a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 15:07:36 +0200, , add chansync,,
5913,d175e01876b40e07c37eef7f10241e2fe1d50827,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 12:58:53 +0200, , dvisampler connect sync polarity detection,,
5914,cb008a061cea67599ce3710bf5aaa0eeb9706015,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 12:58:24 +0200, , dvisampler chansync fix fifo width,,
5915,ad01dc8a744538b33c1e0cd152c1c8b5ebb1b7b0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 11:58:43 +0200, , software videomixer use new resdetection regs,,
5916,ea20b74ed1da1a19dcb71cb1861bfc8c93961695,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 11:54:36 +0200, , dvisampler resdetection use instead hsync,,
5917,e3e1dcd5477b5dc305fec82645e2850591d0cd2e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 11:53:38 +0200, , dvisampler add sync polarity detection module thanks lars suggestion,,
5918,71e3bba2285e9011abf3c4547969ae8e5e45d4ca,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-05 11:51:48 +0200, , dvisampler decoding hold,,
5919,4259699d7819cc12e653ee23b56c5e851f470ccf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-04 20:40:21 +0200, , dvisampler add rawdvisampler,,
5920,63073319b00ad56844b5e11e4108e79eb15d9ee3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-04 20:38:50 +0200, , dvisampler datacapture swap bit pair,,
5921,7a74dae461b3b40d8ea11bf895a896447db0c748,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-04 17:38:54 +0200, , actorlib spi add,,
5922,fd089b146f1b17513e8f5a04c285f44de12a8e74,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-04 17:38:17 +0200, , actorlib dma_asmi ooowriter fix tag offset,,
5923,53e5c4f59ce9d974cfbafe91a0d7b76d7f08440d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-02 23:56:09 +0200, , build add ucf constraint core present,,
5924,12deaa91d8b1afef7490b8196e983b83b07f8399,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-02 13:25:30 +0200, , flow network dataflowgraph,,
5925,b5b29f6d5d7717799395c83bfcfc4e75088ed3ff,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-02 11:49:23 +0200, , bank description csrstorage set reset property storage use test bench,,
5926,8ffa273719af7405e444470d7b124e4168a9deb6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-01 22:13:26 +0200, , flow network better determination plumbing layout,,
5927,471393d0f98a6b6fa631be72e1154e0bb0e5f8fd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-01 21:52:26 +0200, , actorlib dma_asmi drive dat_wm,,
5928,26c0261a4e292f0f6435f70d9df36ac554940e9d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-01 17:13:40 +0200, , remove unneeded file,,
5929,2e3c2611a660daf5a846f5eba844ab65f688f7cf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-05-01 00:12:13 +0200, , software put network code library,,
5930,8222ee7f46ef53775dd319b9e82352c1281158cf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-30 18:55:35 +0200, , framebuffer use dma controller migen,,
5931,c8810a016f412bf786d92e4d9c5a479df4a77f3e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-30 18:55:01 +0200, , actorlib spi add dma read controller,,
5932,c70c71502e489c4bf453b49539b54b2ac0aec197,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-30 18:54:47 +0200, , actorlib spi singlegenerator use csr alignment bit,,
5933,dc0304a87b299d35c90419afad494c5d0b67a61c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-30 18:53:40 +0200, , bank description csrstorage support alignment bit,,
5934,51f1ace0614df7c72ff47ceb3c95e6172b29e4d0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-30 18:53:02 +0200, , flow network compositeactor expose unconnected endpoint,,
5935,4f13c5b74d4392db26b2572fd1312d0410bffcd4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-30 15:49:51 +0200, , flow network dataflowgraph add add_pipeline,,
5936,fb83794ef441e2f07749efd7f25ff5fd2a90c2ed,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-28 18:32:46 +0200, , actorlib spi collector cleanup new apis,,
5937,746e452838036abf22e15763e5f85d1fed1874c4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-28 18:06:36 +0200, , actorlib dma_asmi support writes,,
5938,43ac5c847124fd2c131c3ead02c3c6f358c588b6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 20:19:49 +0200, , remove undriven reset signal,,
5939,de76faf7577c23fba99365afda5377237f4b6f20,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 20:18:45 +0200, , tell xilinx crapware dcm_clkgen doe phase align ise tool remark,,
5940,4ff1175dcf504968706abe3fc8a09c1d2e701bca,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 19:43:26 +0200, , use migen asynchronous fifo,,
5941,d64b64501a53ef6673c4c6a97d9ab17ea6d8b66d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 18:36:45 +0200, , minimac3 move psync,,
5942,85e06cc100e90fe23c1032f4d74c7de749970741,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 14:57:45 +0200, , xilinx_ise implement noretiming synthesis constraint,,
5943,e97edd7253a3eb4b1d02ad3da1bb61a242c7e6e8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 14:57:07 +0200, , genlib fifo disable retiming gray counter output,,
5944,156ef43ace874235b75162d16d40bbd50ff3a160,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 14:56:45 +0200, , genlib cdc add noretiming,,
5945,b862b070d6283525424a57a1a714beb05e242b71,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 14:56:26 +0200, , fhdl verilog recursive special lowering,,
5946,67c3119249da0f7b6ba9747d7b11e47459f0ee47,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 13:30:37 +0200, , genlib fifo add asynchronous fifo,,
5947,fee228a09f55bc91a9c5e900b35520e1456a62d6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 13:30:05 +0200, , fhdl special memory write address register async read,,
5948,6c08cd67aaf42667115efba485adf61e7b27c3cf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-25 13:11:15 +0200, , graycounter expose binary output,,
5949,0f9df2d7322a88cbbe1c25dfcac45f9fd4ed75d8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-24 19:13:36 +0200, , genlib add gray counter,,
5950,f599fe4ade7e9333837abbe7aa2ceda802593981,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-04-23 11:53:37 +0200, , support resetless clock domain,,
5951,bd0ae6592e620a83689a45ee40dbbfbd5c0ab174,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-19 14:04:59 +0200, , add setup.py,,
5952,6204bcfa100509cb9bb73b5ee49de3316ae4c859,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-19 14:00:46 +0200, , readme fix quick intro,,
5953,117b3b8ec79e9dd34d5d20151e4da939ed32b999,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-19 12:32:12 +0200, , adc double register asynchronous input,,
5954,0dca526a85b6a0f3ee12253a3c2e676f4a2d86b8,erner Almesberger <werner@almesberger.net>, 2013-04-18 13:33:25 -0300, , milkymist adc __init__.py counteradc simple counter based adc revised version counter based adc,,
5955,29eaf068f384d08b128bed213483318ce1691246,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-16 22:55:24 +0200, , xilinx_ise attempt source setting file window,,
5956,31b1960188f58d55cd3784f1d2d295db8f37ad22,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-16 22:39:35 +0200, , xilinx_ise add source option disable sourcing ise setting file,,
5957,b018fcedc48003dc2fa3c69d0246daecadf1598f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-16 22:21:03 +0200, , dvisampler chansync set synced control token arrive time,,
5958,1ab89d6a623a009283cf6394a5e1418c05b61573,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:28 -0300, , tftp.h tftp.c add tftp_put,,
5959,22f39b9d262b82de7123fc700c3f9b479600a93f,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:27 -0300, , tftp.c use symbolic constant block size,,
5960,944dd5932decddd77d4f35c65737c3617505ed65,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:26 -0300, , tftp.c format_request pas opcode argument,,
5961,aafb3ef8d734af1012545ab9e32a05fb0d56de09,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:25 -0300, , tftp.c use uintnn_t instead unsigned short etc,,
5962,cdb5519272ab59462c570a32a811782d3e26068b,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:24 -0300, , tftp.h tftp.c tftp_get make buffer void use unsigned char internally,,
5963,effa71a811c791b096fd1995d8e5fdae76a07f48,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:23 -0300, , tftp.c make packet_data unsigned optimize strcpy strlen,,
5964,e0e447f0e06c5133967fcf24873d42bbe5bb5d71,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:22 -0300, , tftp.c rx_callback simplify expression containing unnecessary cast,,
5965,36613c795506867104df0e099a080eceb9696218,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:21 -0300, , tftp.c use symbolic constant protocol opcodes,,
5966,65b807b63f294680159bc14ee526d1b4af5dcce1,erner Almesberger <werner@almesberger.net>, 2013-04-16 13:55:20 -0300, , microudp.c avoid redundant access multi level structure,,
5967,ceb0a99d83ed992a3a3164f91f4c4c6d632550a5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-15 23:55:30 +0200, , change license clause bsd,,
5968,9405729b95204d1c322d9b81c48402685113ae67,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-04-15 16:26:49 +0200, , update readme,,
5969,48c1a902e55d814589ee7723d3a8ba5ff33496fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-04-14 18:23:37 +0200, , adapt new csr api,,
5970,0d21711c1b601968ea324c3ec5416a76649760fa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-14 17:06:29 +0200, , dvisampler chansync use record.raw_bits,,
5971,8914969760583e3803b4028ad193b48b353b2898,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-14 16:53:19 +0200, , dvisampler clocking insert dcm_clkgen pll,,
5972,f833bc9aa97eee9235a0d0de005bf8a3012d8e3b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-14 16:33:00 +0200, , software videomixer use new csr.h,,
5973,8e11fcf1d004f1d244d5a0ac4aecefe4cc1cb50e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-14 13:55:04 +0200, , bus csr sram fix module conversion error,,
5974,ea633898233150c4f929c6d756641e23ade448e6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-14 13:50:26 +0200, , fhdl support len value,,
5975,7a6e56492cd5d446007d6bfe851d14ee3a850aa7,erner Almesberger <werner@almesberger.net>, 2013-04-12 17:38:31 -0300, , edid.py sample scl every clock cycle avoid bouncing possibly due scl rising fairly slowly 0.5 range bouncing observed crossing forbidden region vil max vih min lowering sample rate per system clock every clock cycle make sure sample bounce interval thus never see false edge although may see rising edge one sample time late perfectly harmless,,
5976,59d64e92e84239ab444c44c8a91af6a5ccd07291,erner Almesberger <werner@almesberger.net>, 2013-04-11 21:37:28 -0300, , mibuild define memory card pin milkymist one platorm patch add memory card pin platform definition mibuild tentatively named mmc far tell mmc trademarked multimediacard new emmc would mmc commonly used industry descriptive way refer sort interface original verilog based call interface since several name changed milkymist thought use familiar name usage example clock signal divided power two mmc tps http github.com wpwrak ming ddc debug blob counter mmc build.py werner,,
5977,75d33a0c051899ef8abe3de70756bce6279c4271,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-11 18:55:49 +0200, , fhdl verilog _printinit initialize undriven special input bug reported florent kermarrec,,
5978,72ef4b9683b02a99495944f812ff9948c82fa031,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 23:42:46 +0200, , ioo pytholite use new module api,,
5979,4c9018ea171474ef07cb1df9c69713770232c1b7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 23:42:14 +0200, , fhdl visit add transformmodule,,
5980,746acdacd1a9575f2ac51b1a386227040746b876,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 22:28:53 +0200, , ioo move genlib,,
5981,1cc4c8ee9f0943a231f75eff441fa1dc17699bc8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 22:15:28 +0200, , uio remove trampoline python 3.3 provides generator delegation instead,,
5982,950d3a44694dc0e47baa90d7dda2ea1cb1c435b9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 21:34:15 +0200, , framebuffer use new flow api,,
5983,6ce856290a8d285a1baf7d5cf02732e425b6e220,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 21:33:56 +0200, , flow match record field position,,
5984,df1ed32765510421fee07a8d5ff29afa9ce7c7c5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 21:33:45 +0200, , genlib record connect add,,
5985,692794a21f5a6f156032516e8d215695d8b4824e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-10 19:12:42 +0200, , flow use module new record apis,,
5986,843f8a5bfc9c1e1e747fdeb16f8dbd3eee83b1f2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-08 20:28:23 +0200, , platform add papilio pro,,
5987,715d332c3d76b89053e15259accc4c4ae979e51b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-08 20:28:11 +0200, , crg apply constraint pin internal signal,,
5988,4281a18deb78e7b6a8af724fdbbafe742f3a70a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-04-02 21:13:21 +0200, , add stb signal,,
5989,3be20f6ae4eabf0867f6606d36ee3478ed79b221,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-02 00:15:42 +0200, , dfii adapt new record api,,
5990,20bdd424c81178a859351c211b3f4960fa135902,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-01 22:15:23 +0200, , flow adapt new record api,,
5991,29b468529f7d26173e74a3b7aae42cbd93ac2813,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-01 21:54:21 +0200, , bus replace simple bus module new bidirectional record,,
5992,6a3c413717519c942b9113969402250d489eab5c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-04-01 21:53:33 +0200, , new bidirectional capable record api,,
5993,c4f41435910aeec750b8d13a83dda6942ed3dc2b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-30 17:28:41 +0100, , new csr api,,
5994,4f4f260e76eb15259bd0e8ed03260b4fa0b11ce9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-30 17:28:15 +0100, , convert new csr api,,
5995,633e5e6747755319a983a8c6d96189f885b98559,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-30 11:29:46 +0100, , fhdl module finalize pas additional args do_finalize,,
5996,caa19f9ab2190a42fb2e42b8e244f80cf9f04140,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-29 17:15:11 +0100, , framebuffer larger counter,,
5997,7133d9abb0219ba8998d2ddf4233e10adefdb5fe,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-29 17:14:48 +0100, , m1crg reset vga clock generator,,
5998,854c0461b488103324a333c35efe66bf52b1445a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-28 20:46:16 +0100, , framebuffer process two pixel per system clock cycle,,
5999,4dcec32010db8e6c26d4540bfb74e472bf0f1726,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-28 20:46:00 +0100, , top allocate one asmi port framebuffer,,
6000,b603eaf7d4e924d15dcad8a9693cf4df2e88a8df,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-28 20:45:42 +0100, , m1crg allow 150mhz pixel clock,,
6001,8fd092ca1273f23d690c33d8791d4ee7cbc1f9bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-28 19:07:17 +0100, , crg support vga pixel clock reprogramming,,
6002,8cf7c96a53bc5edb38fa18461a029e66e5644792,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-26 23:08:35 +0100, , crg use new,,
6003,38e92eb92b28bd0605a6bd52c8ccf353a5729ef6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-26 23:05:46 +0100, , altera_quartus fix clock domain name,,
6004,e5bf5f42d6188c2c418bd905152137b98d12f314,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-26 22:14:25 +0100, , adapt mibuild migen change,,
6005,3b19dfc412137393f1f3d3d5907f3aca05c21bd8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-26 19:17:35 +0100, , support platform info,,
6006,1e860c74725ab8add215b3f19634ddf043244bec,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-26 17:57:17 +0100, , use new mibuild api,,
6007,74cc4d22cd2a582800369b7eba56313bcc2ca4c4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-26 17:56:53 +0100, , remove obj request add lookup_request,,
6008,574becc1fcb647e63e0730eb87ae4c5365622478,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-26 11:58:34 +0100, , fhdl special clean clock domain handling,,
6009,1045d64e6ec4a580b5e6ed2bff17f44bc500f0e0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-25 18:32:25 +0100, , framebuffer rgba argb,,
6010,8ee6dab4f9eabc63c55485274845a2505211bde6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-25 15:56:54 +0100, , better ordering pixel within asmi word,,
6011,77a0f0a3bb4b971bb30643935c295940680b72c1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-25 15:54:09 +0100, , actorlib structuring cast support inversion,,
6012,c4c4765a4e25e0aacc6989318a9892ab0a844cc0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-25 14:44:15 +0100, , bank csrgen bankarray retain name information,,
6013,53edc3557e9d828a7899888dde028f6dffe2ac7c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-25 14:43:44 +0100, , bank description register add get_size,,
6014,fdf7f10f54cf806b5b1973a67ee871e5b61ea53b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-25 14:42:48 +0100, , automatically build csr access function,,
6015,6a54276d55c217f980591001e558e1f53e4f720a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-25 14:38:58 +0100, , software include base compatibility,,
6016,3640cab439a1872dd5e9691f3b4d92a9a0d52ad6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 16:11:53 +0100, , software common.mak add definition,,
6017,3da98ea04d66da7d2193e9bd38801528ef526dfa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:51:01 +0100, , genlib record use getattr instead __dict__,,
6018,1897b74f979c9050ff2ae9489e6fe45a0fca275d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:50:33 +0100, , genlib record add,,
6019,60103083170c6631bf376b21283802b242ff890f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:46:23 +0100, , software videomixer report char position detected resolution detect phase beginning,,
6020,1333367de805261bdf0f6500874f3d2799eeb5d1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:45:29 +0100, , dvisampler add resolution detection,,
6021,ee5bfd4d3d840c1ba7bcabcf7bb1896a566ac592,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:44:50 +0100, , dvisampler charsync report position,,
6022,99f9ffa7e8ec96d5d91411baf08ccd77146e7abb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:44:19 +0100, , dvisampler decoding set data,,
6023,fb9a2788e8f87eb3ba2cbabd781e32b6e870b038,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:43:22 +0100, , dvisampler charsync fix found_control signal,,
6024,80f3e97ca923ff5be7ba2642f35c053da72bb6c9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-24 00:17:42 +0100, , software stddef.h compat null,,
6025,492a5acfe3286b5a48da97c093ec6cc15aad9d73,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-23 13:57:59 +0100, , add run length encoding,,
6026,003f1950cdefd9decd3569ce3db6bf6caa9db68a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-23 19:37:16 +0100, , xilinx_ise fix clock domain name,,
6027,e06585d9fe50183c42dacd5b44da2f71e744c43b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-23 13:48:40 +0100, , dvisampler clean edid data,,
6028,eeab7051be4e27f6f8c230a9f6980deed08c6a34,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-23 12:28:18 +0100, , remove doc written,,
6029,88748bd74fbd2a9394b1a4b8e3837c0a165e8652,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-23 12:26:22 +0100, , simplify recorder,,
6030,34b8388b45a8d19d958be8f3b6ef2571edf7baa7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-22 23:49:25 +0100, , dvisampler decode channel sync,,
6031,037625886d5a71ff46968396a3a0b3364d6acb7b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-22 21:28:17 +0100, , dvisampler decoding,,
6032,d65941d6cc4429ed7640173712698cb0b3111e3e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-22 18:37:10 +0100, , dvisampler channel synchronization,,
6033,9d7c679b8c29a91af37519d3fca8aa5bb18f80d2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-22 18:18:38 +0100, , genlib fifo simple synchronous fifo,,
6034,ca431fc7c23893d9940b3a3f0bc273c45ec73626,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-22 18:17:54 +0100, , fhdl module support clock domain remapping submodules,,
6035,99a78b8e3301af62857bdd6e39601b214979c7a9,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-22 13:50:16 +0100, , clean,,
6036,5e48f9c005050ddf823527937798d635cf028267,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-22 12:35:12 +0100, , update driver api,,
6037,b1cbfe2326957d97bab9404e461f7bd7a31aa990,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-21 12:23:44 +0100, , clean fix,,
6038,515cdb2bd8c6c138e47c4b0f2776ea9a86299b12,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 22:56:13 +0100, , dvisampler character synchronization,,
6039,7c4ca4fd66f2b9f60188b6ad42210e525df161c7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 19:06:15 +0100, , dvisampler datacapture deserialize bit,,
6040,fa2331e084ba72708ed4b823fed8571f5a09d9ad,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 19:02:04 +0100, , dvisampler clocking generate pix reset,,
6041,2315544b36f411b03748693acadbce0b3ea05a2a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 15:32:26 +0100, , software videomixer quick hack phase detection,,
6042,db1ceccca1febfdbb147af9aec108d5896f4b627,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-18 23:57:51 +0100, , fix uart2csr update miio example,,
6043,a6a3d9305979561b89246cda9fdbf2f2142172dc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 10:42:31 +0100, , software add videomixer base file,,
6044,bb566c9e7ca03c5619cea160bfe6fcfe85399b7e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 10:41:56 +0100, , software bios change boot order,,
6045,a94bf3b2c5f235ddb4e28b5e5ef0caa6c147f5fe,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 10:40:02 +0100, , genlib cdc multireg output clock domain default sys,,
6046,0a14c3714b26dcf451cd9dd541d071ac3b538ce3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-21 00:46:29 +0100, , dvisampler software controlled phase detector,,
6047,b38818eb1771bcf8dc294fd9f597e82f2f92540c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-19 11:46:27 +0100, , example sim fir convert new api,,
6048,24211574ec7ae4fd485577a20f4ff868638e7466,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-18 23:03:52 +0100, , update de0nano example remove de1 wip,,
6049,36f3556028081f485f6014159041fc817eea7115,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-18 21:45:07 +0100, , add uart2csr,,
6050,28cb97068c3d4a05e302f89647f42691e6663829,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 20:31:59 +0100, , dvisampler clocking proper pix5x reset synchronization,,
6051,5126f616fb261b35815881adf07690a3616baff9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 19:03:17 +0100, , dvisampler use pix5x iodelay clock,,
6052,17f2b176541ea34fee2c6e7bfc37eea095127994,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 18:45:19 +0100, , fhdl verilog optionally disable clock domain creation,,
6053,797411c1a9bc0c0a90a0d0cb0ed867d3bb7c12ee,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 18:44:58 +0100, , create clock domain verilog conversion,,
6054,af4eb02551300434d676980d9877da428ad63adf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 18:37:23 +0100, , example basic array demonstrate lowering array instance expression,,
6055,7a06e9457cf005dc1c105c448ade794ae9572adc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 18:36:50 +0100, , lowering special expression support clocksignal resetsignal,,
6056,48aae9bee507793b043849e243e190143f00a7bb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 17:44:01 +0100, , use instance.input ... clocksignal resetsignal instead resetport,,
6057,dc552893239d87196ed5218e21219f119759de03,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 14:38:01 +0100, , fhdl tool _arraylowerer complete support array target,,
6058,e95d2f47791f1b5accdb883536a098d079b37541,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-18 09:52:43 +0100, , fhdl tool value_bits_sign support,,
6059,0c0140a8fb9d15777a04c8bd673727a5f58d1ace,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-17 20:16:58 +0100, , m1crg set clkin_period vga_clock_gen,,
6060,74cc045ee1c4c35953d67f55b9cc3cf135c03b79,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-17 17:42:22 +0100, , dvisampler datacapture connect iodelay ioclk0,,
6061,621526fb7d3e620896aa335d21c558e9f9cc4be6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-17 17:36:49 +0100, , dvisampler datacapture fix tap counter reg,,
6062,3a0cf278fd91cf0b7a9986cf81845348d16b357a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-17 15:41:50 +0100, , dvisampler fix,,
6063,b6fe3ace058ba8ccb57f71e5ce9b9052f8955882,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-17 15:33:38 +0100, , fhdl structure style fix,,
6064,2a4cc3875cd15bbf6322d86a407a1c48c1c09f50,Ã©bastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-17 07:33:14 -0700,6, merge pull request larsclausen master minor improvement,,
6065,9f02ced39e89b829504744f5f03558b6933ff1ea,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-17 14:43:10 +0100, , dvisampler add clocking phase detector,,
6066,4bf31902441d8713a8c24dfbe596843dbaa5562a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:54:25 +0100, , multireg remove idomain,,
6067,0168f83523b927bc81576fc2b16a91062310112c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:51:29 +0100, , multireg remove idomain,,
6068,2f522bdd9f3ff825b51b9accf67cf76f449742b8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:50:24 +0100, , genlib cdc multireg implement,,
6069,e2d156ef6497705e50b862c653612b0c1a528aef,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:49:24 +0100, , genlib cdc multireg remove idomain,,
6070,7b49fd9386abd4e19bd097d6643c97f153aa488d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:47:01 +0100, , fhdl special fix declaration,,
6071,51bec340ab74f05dac8cbc907505f326db072501,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:41:30 +0100, , sim remove puresimulable superseded module,,
6072,b2173bba9f4a550de530bef7e8227e744abfd7b1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:17:05 +0100, , use new clockdomain api,,
6073,dd0f3311cd4d2090ffe2717a9e87812f5cab15c1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:15:48 +0100, , structure remove,,
6074,9b9bd77d0098463a5828a3ca5d2bade6572b1cf6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 19:15:28 +0100, , sim compatibility new clockdomain api,,
6075,6feb6e60b065aa28b06b6b22325e3426cf7a9e1a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 18:46:11 +0100, , new clock_domain api,,
6076,208e039bbbd854e63c4632b2085b96e8b99145f0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 18:18:32 +0100, , local clock domain example,,
6077,bd8bbd93050110a467df212c147546067bbdb351,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 18:17:33 +0100, , make clockdomains part fragment,,
6078,001beadb971f6666258ea1cf8e4cc857a85d3705,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 12:37:25 +0100, , altera_quartus de0nano add copyright notice,,
6079,f9e07b92a4461a23a918ac3da911eba93db5eaa9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 11:41:38 +0100, , added platform file de0 nano florent kermarrec,,
6080,86d6f1d01164aa14772d4f011aba575b280af507,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 11:32:12 +0100, , added support altera quartus florent kermarrec,,
6081,71c817283677d58da610c57bb21a1510d1847b4e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 11:31:36 +0100, , xilinx_ise crg_se reset inversion support,,
6082,37d8029848db6badb0b7de79f890abfe3ea01493,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 10:49:18 +0100, , crg support reset inversion,,
6083,24910173b7ac82573805f3eb1aa87b2c4b76c4f4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-15 10:48:43 +0100, , crg use new module api,,
6084,5adab17efa28ac4329a22d10c3644c33cc69b1d0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-14 12:20:18 +0100, , flow actor deterministic order,,
6085,fc883198ae6ffa986ec084651005793648d98f45,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-13 23:07:44 +0100, , bank csrgen bankarray create bank sorted order,,
6086,2ae504fb9bcc83133eefe1e1d6ff00ee774fdd7b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-13 19:59:39 +0100, , software bios default length command,,
6087,eaef3464e9f5241749dcdf54ad19822c820e0fd5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-13 19:56:56 +0100, , instantiate dvi sampler core port,,
6088,e99bafe52bab2d96ff043c19c6cfc0667ac1b7a0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-13 19:56:26 +0100, , dvisampler add core edid support,,
6089,52d13959f2eac08c129da014298960c0d40caf6b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-13 19:46:34 +0100, , bank description modify reg mem place,,
6090,dea46749220fb78154b9cb3355b87275b4339707,ars-Peter Clausen <lars@metafoo.de>, 2013-03-12 22:27:19 +0100, , allow simactors produce consume constant stream token currently simactor requires one clock period recover consuming producing token ack stb deasserted cycle token consumed produced asserted next cycle patch update code keep control signal asserted actor able produce consume token next cycle patch also set initialize attribute simulation method make sure control data signal ready right first clock cycle signed lars peter clausen lars metafoo.de,,
6091,72579a612960c4c97f159da110249abd38c95d28,ars-Peter Clausen <lars@metafoo.de>, 2013-03-12 21:34:36 +0100, , add support negative slice index python negative index usually mean start counting right side i.e index negative acutal index used len e.g equal len able specify index way also come handy migen slice case e.g following snippet implement shift abitrary length register bit right reg.eq cat replicate reg signed lars peter clausen lars metafoo.de,,
6092,c99cc9343fc382d5be9ffe0da58de58c24c29670,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 16:59:24 +0100, , example pytholite use new apis,,
6093,69dbf84e545066c2908a8cf4fa9c4e618d595051,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 16:54:01 +0100, , sim generic support implicit get_fragment,,
6094,d92ca43cd0a6a887595d72b1c51dd40341d50c61,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 16:51:58 +0100, , vpi make work default arch,,
6095,907bfa87f44567526b408318da712cce1c687c35,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 16:45:28 +0100, , example basic use new apis,,
6096,ecfe1646ec4600a12a5e33da63b7947c1f205b42,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 16:16:06 +0100, , fhdl verilog implicit get_fragment,,
6097,c06a821452be8b331548641d5adc82df9891d0e8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 16:14:13 +0100, , implicit get_fragment,,
6098,1e7783a41e0a6639094967432e5c34d1ddc9e17a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 16:13:20 +0100, , build.py use implicit get_fragment,,
6099,4ada2ead05c0cf11a8591579545ad88a4208d423,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 15:58:39 +0100, , fhdl special memory automatic name,,
6100,a23df42a7a0e58e09c96084d140f94d25df330c4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 15:47:54 +0100, , use automatic register naming,,
6101,04df076fba63205e1d8d6c00f7f78338d21a59d6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 15:45:24 +0100, , bank automatic register naming,,
6102,7e2581bf1708eb1ca4679d1629bd4a0a31010346,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 13:48:09 +0100, , fhdl tracer recognize opcode,,
6103,12158ceadfaa9b8100fc727b9db03d3f3f6d6d3b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-12 10:31:56 +0100, , fhdl tracer recognize load_deref opcode,,
6104,3c75121783e5a484d734b0449a8670368e6ac98a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-11 22:21:58 +0100, , fhdl tracer remove leading underscore name,,
6105,c4d9734e539ebad7e90189586e6fb92ddea8ab70,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-11 20:29:47 +0100, , readme update,,
6106,60e2cdfe7972ba2884d8fa6611d1eaf2a60bedba,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-11 20:05:30 +0100, , get_registers since conflicting new migen register automatic detection,,
6107,80970b203c436af87a2133e7b9ce927c23cb5df1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-11 17:11:59 +0100, , bus asmibus use implicit finalization,,
6108,b04275718748023518a7486aa28322804ee11570,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 19:47:21 +0100, , fix register name conflict pytholite bank,,
6109,a9b723568a7d5b84859687a07b8283e22b12ea39,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 19:32:38 +0100, , use new module autoreg eventmanager migen apis,,
6110,f93695f60e8b41003477cc92ba4c868d404615cb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 19:29:05 +0100, , bank eventmanager use module autoreg,,
6111,174e8cb8d6ebdb24a6b2304d44a2e320c60ec2c7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 19:28:22 +0100, , bus asmibus use fhdl.module api,,
6112,17e0dfe120eb28d5e4fd6c34395be051f788f275,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 19:27:55 +0100, , fhdl module replace autofragment,,
6113,cddbc1157d793c334be4dfdfe1c3f85a21aa0d30,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 18:11:29 +0100, , bank description autoreg check get_memories get_registers callable,,
6114,68fe4c269c44e8aaf21c788a2cb2480a4aa372d4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 00:45:16 +0100, , bank csrgen bankarray,,
6115,f1474420dff33adb7f966dc032a848ab6d825f7e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-10 00:43:16 +0100, , bank description autoreg,,
6116,d0676e2dd1200944d8ac9a9a87ead7e4f9320314,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-09 23:23:24 +0100, , migen fhdl autofragment factorize,,
6117,d0d2df3c4b4f7e3ed5718d900d7444623379578d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-09 23:05:45 +0100, , fhdl autofragment remove legacy function,,
6118,72fb6fd6bd6707a5044b0c7f723aedfef87b66df,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-09 23:03:15 +0100, , fhdl tool flat_iteration generalize,,
6119,f53acb92e73f68caf936303b79a6ec2b4c9ad371,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-09 21:15:38 +0100, , fhdl autofragment fix submodules,,
6120,6da8eb906fc67b48b50038187c08116a3ac6d777,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-09 19:10:47 +0100, , fhdl autofragment empty build_fragment default,,
6121,2b8dc52c131a6d21b3562f18c80673aaab551ad1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-09 19:03:13 +0100, , use common definition finalizeerror,,
6122,b75fb7f97c5e69d6756ac20c0f1000b5cbdc757a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-09 00:50:57 +0100, , csr sram support writes memory width larger bus word,,
6123,6fa30053bf1b247007426e61bee1a286f0226390,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-06 11:30:52 +0100, , fhdl verilog tristate output always wire,,
6124,2059592db289be46e35e7657c69d1bd56aa24ded,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-06 11:10:16 +0100, , software libcompiler add ctzsi2,,
6125,4d4d6c1f88cceb5c3e72b44dcd8ad326af2bfee9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-05 23:03:01 +0100, , platform add video mixer extension board,,
6126,9b4ca987e04591d5e865fe0797566b4d114f2134,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-03 19:27:13 +0100, , bus csr support memory larger word width bus read,,
6127,bb5ee8d3bd9755bb8c0e608db21038f0b776a719,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-03 17:53:06 +0100, , fhdl autofragment bugfixes add auto_attr,,
6128,cc8118d35cd0fdb11ee7c1840dc727884968f6c5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-02 23:30:54 +0100, , fhdl autofragment fmodule,,
6129,d2491828a426f8167709e543969777549e1b72a8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-01 12:06:12 +0100, , csr sram prefix page register memory name,,
6130,6a412f796e1986dd31a91dc75c6e8592bedfe854,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-03-01 11:29:40 +0100, , xilinx_ise add lock cycle bitgen,,
6131,edce543b14a8883245be304774857c4375d8ded9,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-03-01 01:09:00 +0100, , adapt migen change,,
6132,80e9db7e6129360b2f02a869f7242b20744dcf8c,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-28 23:11:41 +0100, , use mibuild de1 example,,
6133,58a6acba2779248bdabb522bd4a66b42e68dba08,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-28 22:40:35 +0100, , use mibuild de0_nano example,,
6134,58edd7632c27cd2da887b477682ceb28f7ab889f,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-28 00:32:42 +0100, , compiles untested,,
6135,c10622f5e295ec69e7e687a6bc65db0cd8afbb96,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-27 18:10:04 +0100, , fhdl verilog insert reset listing signal,,
6136,5accd48a1786c2233a49e6ce3fdbc22dcd3d4a4b,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-26 23:41:22 +0100, , doc update,,
6137,87336128a3769d278b6c0fe29520e5785e5cf03b,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-26 23:25:10 +0100, , sim update,,
6138,ae900c9c16d5651566512987b6b527edbfe020b5,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-26 23:20:29 +0100, , example use miscope.bridges,,
6139,5fc89f0c7167ec65438fbb43b80bb7f6d8a43aa5,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-26 23:17:34 +0100, , move spi2csr briges spi2csr,,
6140,f823d06cf10b133683d8970e69af1140418802dd,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-26 23:14:09 +0100, , example update simplify,,
6141,b3ae31ee2f72a869a503fe24827e45d30047605d,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-26 23:00:28 +0100, , example top update,,
6142,d2cbc70190a7157f477a6b8b32a38c5603fb1df8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-25 23:14:15 +0100, , bank description memprefix,,
6143,a81781f589d9e1e434c391f4863ada079cf73b1f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-25 23:14:03 +0100, , fhdl special allow setting memory name,,
6144,425de02f42afa2754dd6246c8d61b5e72f1e1e31,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-25 23:13:38 +0100, , uio ioo fix special,,
6145,356416fcdc7ca97db9805bbc291d8fcbb0fe199d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 17:42:28 +0100, , lm32 update,,
6146,70f4c74d46e69753990ebbf2ed7831a0d9e29317,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 17:41:56 +0100, , m1crg advance chip ddr clock phase,,
6147,5e6505b94624d3c9e256c94f4ef503899b55a6f0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 16:51:03 +0100, , bios print number memory error,,
6148,b854f1ad32338e8eb5336bc62b2817117857096f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 16:28:59 +0100, , build support optional mmu,,
6149,43343b131f4cc1e7ea910a89f67c8633daa2bd2c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 15:57:19 +0100, , lm32 use submodule,,
6150,2b902fdcbdc2d316061a5e0e701e3f903a6d2cf6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 15:36:56 +0100, , xilinx_ise import instance,,
6151,55ab01f928a6d531d5576853e808563fd5ed0582,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 13:08:01 +0100, , fhdl special instance _printintbool,,
6152,0caac2246d180bd73ac520c9a46e84a2810ba1f4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 13:07:25 +0100, , use new special api,,
6153,a22ada36d7a3aa5a490cc13bf2fac74ff8bd1afa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 12:31:00 +0100, , corelogic genlib,,
6154,d60ab1d2154e2b898f7dec475c7eb8a757d74672,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-24 12:21:01 +0100, , use new special api,,
6155,56ae0f0714f2159f34d76d15d4fc4ef1077e708e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-23 19:43:12 +0100, , xilinx_ise disable srl extraction synchronizer,,
6156,ef833422c77c83ee81018ceb7cec30914a733fd3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-23 19:42:29 +0100, , get_verilog pas additional args verilog.convert,,
6157,0321513726cce7b2160257544983da7e1d48e741,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-23 19:37:27 +0100, , corelogic genlib,,
6158,c2d54f481f999bd2d56645b026d51512f62e1fd6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-23 19:14:31 +0100, , example psync cleanup,,
6159,6abac5907b386bf7cc6ea36ecd91ba4f21047859,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-23 19:04:11 +0100, , example basic psync demonstrate new feature,,
6160,a878db1e3cd11ec7babb155b2110148f77c65575,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-23 19:03:35 +0100, , genlib clock domain crossing element,,
6161,7c4e6c35e56519cb76ac909bc60222a22f0be331,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-23 19:03:16 +0100, , fhdl verilog support special lowering override,,
6162,3a591c358cd7af74a80c7f382a739ec0c9c115e9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-22 23:19:56 +0100, , example fir better filter,,
6163,f9acee4e68471c0084cb1247f688d0d02edfb982,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-22 23:19:37 +0100, , corelogic genlib,,
6164,38664d6e163ea290cabe6fad43eb311020b58b69,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-22 19:10:02 +0100, , fhdl inline synthesis directive support,,
6165,587f50cf90f358f95df34332ee1c72b974d11014,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-22 18:12:42 +0100, , doc new special api,,
6166,49cfba50fabfed542980e7dca4683bef2fbb4110,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-22 17:56:35 +0100, , new special api,,
6167,e95e8b03b7dd00e8b6cbe687b8e1f03a37940527,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-02-22 14:28:05 +0100, , reworking wip,,
6168,44ae20d3c4e32c62599a4b23373f91f5ddd102f3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-20 18:27:04 +0100, , prefix subsignals,,
6169,e82ea19cdc73de09758a7aae1c020fe99a4d9cd1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-19 17:52:57 +0100, , doc tristates,,
6170,1b18194b1d83345d0d163fd2446ece84917182e8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-19 17:26:02 +0100, , fhdl tstriple,,
6171,dfec1524225ad39335179c77396d6765fd74ec14,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-19 13:27:43 +0100, , build fpg file,,
6172,3f22930b1fced27081d110ebf0d7f825ed4e07ae,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-19 13:22:35 +0100, , tool add byteswap,,
6173,07120e3c3e418ac8e93241171375944850af84c7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-17 16:21:25 +0100, , bios use put long string,,
6174,8247f3a154b8c59fc09c61e81bd04ffedc438bce,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-17 14:29:11 +0100, , bios add build date banner,,
6175,b135d87ca2dc1d78c73f9facabb6dd5d166441e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-17 00:12:15 +0100, , makefile correct bitstream filename,,
6176,20003f0adac77cdd695b956740ebefa99b71df65,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-16 23:41:42 +0100, , software back gcc,,
6177,244cfbc7a21d0db5cd323be87e560d4cab93f45c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-15 19:56:44 +0100, , add readme license gitignore,,
6178,c56c916129b77603a476a58b132cc3eb80f2bccf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-15 19:39:54 +0100, , load.jtag remove cfg_out cfg_in instruction,,
6179,dc93a231c65dc644d5a360ae4f4a4f52965f33b0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-15 00:17:24 +0100, , fhdl tristate support,,
6180,38c356671741dddea401c34af42a01fb862a7f3f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-14 20:02:35 +0100, , add name,,
6181,7ad2f7081bf1c6d7d33f11b1045fbd6e350503d3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-13 23:59:35 +0100, , m1crg fix signal name,,
6182,ed4d65f2be3b4cf3c5065feb70b6c8f3c2216882,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-13 23:29:33 +0100, , fix signal set using existing record object,,
6183,feec035cc89a491249309cd356d9911d8dc68342,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-12 19:16:00 +0100, , get absolute path added source,,
6184,63d399b6adbd3feb410127f48a15d9195fcac396,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-11 18:34:01 +0100, , fhdl autofragment from_attributes,,
6185,5649e88a90c85040796bf473c164df76f0a7f1b9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-11 18:23:06 +0100, , use mibuild,,
6186,709845e61858f2789bd0622362b5012e9ededebe,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-11 17:54:01 +0100, , fix request,,
6187,ce6701c6e48f1f0edc628be608342c6b57f7d478,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-11 17:46:27 +0100, , platform norflash_reset norflash_rst_n,,
6188,4b78d90aad9d723f0f91c323199eeca3e205df99,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-11 17:46:03 +0100, , platform add serial pin,,
6189,7ff61d8930a8181ec598c641947ea43d1787b7b0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-10 19:39:18 +0100, , doc fix signal desc layout,,
6190,d78fc48805fad1cf82958b891c95e74ac8fc1105,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-10 19:03:32 +0100, , merge branch master github.com milkymist migen,,
6191,1794b45ed34fc18e2a89baf503eacd002c9e85a7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-10 19:03:18 +0100, , doc dataflow remove actornode,,
6192,f2665efbfeeed7aabced6edfcf7a49ce5ea9a12c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-10 18:57:03 +0100, , doc dataflow remove ala,,
6193,b98800387826b33f4b544af06416da54c1384142,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-10 18:56:45 +0100, , doc multiple clock domain,,
6194,6bca9c8b984fb1357e01aa3bb7dd3357c22a9732,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-10 18:45:06 +0100, , doc inline example never work sphinx setup ...,,
6195,3f063db2811f734ee3bea2e450267355003fde98,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-10 18:42:47 +0100, , doc update new migen apis,,
6196,f68fcef90cc90ebfa1c8b8aea6b5831a17841924,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-09 17:09:29 +0100, , use default runner,,
6197,92b67df41c49bffa4a65fa990b60ee13c29ad8f7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-09 17:04:53 +0100, , sim default runner icarus verilog,,
6198,bd6856ba7a674baa5b3d072ee3df555acb62d54d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-09 17:03:48 +0100, , flow perftools finish removing actornode,,
6199,f13ad035e14b46b4098d93b621a6362d10472b98,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-08 22:23:58 +0100, , support command line argument,,
6200,b092237fa641a4ec338ec79e0766e2d9e8f014ef,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-08 20:31:45 +0100, , xilinx_ise support building file without running ise,,
6201,7b8e8a19f320d6c37e748bc7d7a08bb6ba953e84,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-08 20:25:20 +0100, , support adding verilog vhdl file,,
6202,32dcfc6d02ec7955bfe196f3c7c077bb5a3516b5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-08 18:27:46 +0100, , support name remapping,,
6203,9ecfdeccec3aa9a987b52e8bc80e04f7f21aa8d9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-08 17:44:13 +0100, , platform rhino add pca9555 i2c expander,,
6204,fef9d0fc78e81a9cbbf6feb55cf1c3ec60b55750,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-08 17:43:04 +0100, , fix typo,,
6205,78f8ec1a53daf2b09dcf662621e066f7d4ab16b7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-08 17:42:35 +0100, , platform add,,
6206,25882c6c8382b8ab82e2422fb6b918b4435165ff,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-07 22:38:33 +0100, , platform roach incomplete,,
6207,fb5130fc1fbebe88d68f04e96b6b2819b180eea5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-02-07 22:07:30 +0100, , initial version,,
6208,21b677244824b2bdc81e57ea6e602dacadf5bdb7,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-01-27 13:59:44 +0100, , fix timings.py,,
6209,473fd20f8c2f0aa6c118d6b4c8231e8a311cc0cf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-24 13:49:49 +0100, , fhdl structure store clock domain name,,
6210,3201554f7646e8cbd007124104ee5198a1dbb83d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-23 15:13:06 +0100, , fhdl verilog fix spurious clock reset signal multiple call convert,,
6211,8975fa2e4496f6ab73296f809342343de20dbf56,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-01-21 22:40:36 +0100, , update readme ...,,
6212,d7f932b13ce35e18be39b6c7f66d87b5822b702f,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-01-21 22:35:22 +0100, , update readme,,
6213,2079a24151bb266f93ffa675cd28a788bf7ec100,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-01-21 22:20:44 +0100, , update readme,,
6214,35495d889646c88695e28f1766c0c2147b7fd7b8,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-01-21 22:20:44 +0100, , update readme,,
6215,a94ee3884f611aa69c8d3beb883947fad7487204,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-12 10:57:43 +0100, , software include add float.h,,
6216,83f562a76c366cbffe67ca297123553888dcad6e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-12 10:51:07 +0100, , software include add stdbool.h,,
6217,080dbaa206ef70a9b65a53a8963328e3e7340d0f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-10 18:01:42 +0100, , software hide delete .ts file,,
6218,7adee988f218282aed07804649b931cf424cda62,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-10 17:59:00 +0100, , software compile compiler,,
6219,d576893bdaffe858501fcf6b9f3e335d3d1c5273,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-10 17:58:17 +0100, , software include base stdint.h add int32_c,,
6220,c5c29199be027bbeb948ab6e620bc2474b1f22c7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-10 17:20:31 +0100, , software run assembler prevent future time wastage due breakage custom clang toolchain,,
6221,c490917aec77f56180300d9507953a47b7b6360c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-10 17:14:51 +0100, , software common.mak remove fsigned char cflags,,
6222,e4144f2c7dc983d3b58bbf0eae6551cbd44732bd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-10 17:13:33 +0100, , software common.mak use target instead deprecated ccc host triple,,
6223,b0503aaf852460fd467bb84129273a028270f069,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-10 17:10:29 +0100, , software include base stdint.h definition,,
6224,314a6c774380a9d2f5c77f24fd3589728c8704f4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-05 14:18:36 +0100, , corelogic complex arithmetic support,,
6225,badba89686d55d709cb4fca93b623674d09bebe9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2013-01-05 14:18:15 +0100, , fhdl support nested statement list,,
6226,e6042c122c257cb769bee8d9f9fbdd4a12c8e766,lorent Kermarrec <florent@enjoy-digital.fr>, 2013-01-03 22:57:26 +0100, , adapt migscope migen change,,
6227,47f5fc70e48ba0ed9745cdb728c6ee723172e992,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-19 16:21:57 +0100, , pytholite fix bug constant assignment register,,
6228,9c65402fda758f14d67ecf24adfbfbe6367f0f8a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-19 16:03:05 +0100, , pytholite prune unused register,,
6229,51f4f920a24d2adb2db2d442fc01ae8325be5c5b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-18 14:55:58 +0100, , use super,,
6230,3fae6c8f03a4a9c20ba4d638df16df1a2ecf9177,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-18 14:54:33 +0100, , use super,,
6231,4d0db2cb0599d8c10a54893a9dc6a24e2d9c9ab7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-16 20:26:23 +0100, , example pytholite fix import,,
6232,b06fbdedd6bbc3e2fe7db86964bc84a6f10aa811,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-14 23:56:16 +0100, , fhdl tool bitreverse,,
6233,1f350adf14c7f1b371a9a2930ad5b61fc6472650,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-14 23:56:03 +0100, , actorlib sim simactor drive busy low generator yield none,,
6234,a67f483f0fcdfaa8d00ee4cb706d3e11b6ada8b2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-14 19:16:22 +0100, , token support idle_wait,,
6235,6f992415852ef8d4d2c10a597b51b2ad72c43723,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-14 15:55:38 +0100, , move token,,
6236,c44ff8941c9094370b6c0e2804ef413c5e6b7e29,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-14 15:54:16 +0100, , move token,,
6237,398679062121908a9806b622d5c12a86b4dbafbf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-12 22:52:55 +0100, , remove actornode,,
6238,28b4d99d31b4fb55f375d57553fc267af28e1bb7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-12 22:36:45 +0100, , replace forgotten is_abstract,,
6239,a7227d7d2bbf8d58de1a12180f40ea82cf473900,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-12 22:20:48 +0100, , remove actornode,,
6240,8163ed48280e533d44fa06c91bed3a2eca0f4dfd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 20:57:30 +0100, , merge branch master github.com milkymist migen,,
6241,053f8ed82ced5a14c29a500b3f8adeaa4497bdc0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 20:57:00 +0100, , fix instantiation,,
6242,483b821342c656c1d086a3a2b910c2b15c0f11ac,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 20:56:46 +0100, , fhdl structure create signal instance parameter int,,
6243,280a87ea694e0d403732ee1a9f30821e777bc5bd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 17:34:48 +0100, , elsewhere create interface default param,,
6244,62187aa23d5e2ee3d81185b799f5ed5037d66d03,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 17:28:28 +0100, , migen bank create interface default param,,
6245,c3fdf42825290323979730c8c3d21375853469e3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 17:16:17 +0100, , bus csr add sram,,
6246,0392dd8ac2d495f2a9a11390a87668737ffc79da,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 17:15:47 +0100, , bank csrgen interface bus,,
6247,e89c66bf1404f9ef77a8561f73a4e495407b1438,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-06 17:15:34 +0100, , bank csrgen interface bus,,
6248,273d9d285b98a6a690dd74621dc7f6acdb533c25,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-05 16:40:44 +0100, , bank description define reset value read signal,,
6249,34ce934809cf4bd451d23352efd564692b86e426,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-05 16:40:12 +0100, , actorlib sim drive busy high generator finished,,
6250,4bcb39699b3b454823a9677b043f977a1bed03ee,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-01 13:04:22 +0100, , bus wishbone sram accept memory bit,,
6251,bec02c4783aad26bfc5506c833b0b3af93e4e938,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-01 12:59:47 +0100, , merge branch master github.com milkymist milkymist,,
6252,fee70e9866f722e5bf2ff10cce7db506cff735ea,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-01 12:59:32 +0100, , use wishbone sram component migen,,
6253,523816982a7dc9c80ab6d9d08165d7da30bc18f0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-12-01 12:59:09 +0100, , bus wishbone add sram,,
6254,adb1565d7a4076039f5cde517a7134b4aa0ccd2f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-30 17:07:32 +0100, , pytholite fix bit width selection signal,,
6255,cfb23c442f26d3be14b62240dbb6c10cb47bdbdb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-30 17:07:12 +0100, , pytholite support signed register,,
6256,7a1e4cb66b21ba0e0f7c18d2b4e7b1afd6776d95,ichael Walle <michael@walle.cc>, 2012-11-30 00:19:44 +0100, , lm32 fix watchpoints wp_match_n vector one result undefined state least simulation signed michael walle michael walle.cc,,
6257,7093939309a0d0d77f1dc78ba0f5a12826a37010,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 23:47:51 +0100, , corelogic roundrobin fix request width,,
6258,31c722f993f47b97a9e66a893045d2e765722d16,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 23:47:08 +0100, , corelogic roundrobin fix request width,,
6259,293a62dabefa4d74030adfb1a00226b96e4c1abe,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 23:41:51 +0100, , replace signal bits_for ... signal max ...,,
6260,8bf6945dfd42d8cc77bf33756522c4a3e4cd4f77,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 23:38:04 +0100, , use new bitwidth signedness system,,
6261,70e97e0456cbfd469e98efa684964c03224195df,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 23:36:55 +0100, , fix various error new bitwidth signedness system conversion,,
6262,261166d92b06a96b473b4434a68f7dc6cde77b7e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 22:59:54 +0100, , fhdl verilog make signal behave integer arithmetic myhdl style see http jandecaluwe.com hdldesign counting.html,,
6263,55d143a454d76ba52363757ba41772b9b9c30389,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 22:52:57 +0100, , fhdl structure add unary minus,,
6264,d8e478efeee174b7c3d5590bcc6aa7277f03784f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 21:53:36 +0100, , replace signal bits_for ... signal max ...,,
6265,50ed73c937b073efc9452cdcf09e29d2d87f089a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 21:22:38 +0100, , new specification width signedness,,
6266,6eebfce44aa62ca0e2010e2250fa96017d4b4382,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 01:11:15 +0100, , refactor case,,
6267,070652cc39210408ecaefdf1c1335360297d6a07,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-29 00:09:35 +0100, , pytholite reg use source dictionary,,
6268,7e2bc00c0a020052b8bf18290e4b2cf00454fc07,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 23:18:53 +0100, , remove constant,,
6269,fee22a4631b00aa7354e49fdd5153a6f6ec4eb51,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 23:18:43 +0100, , remove constant,,
6270,79e5f24a652708b768151845fe63174d6ae975c7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 22:49:22 +0100, , workaround zero delay loop simulation problem icarus verilog todo clarify revert commit,,
6271,2a3ef28041d43582ebc1737a83337e4b2f694758,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 22:44:14 +0100, , example sim dataflow update new apis,,
6272,39d577d65e0c5369397d9448f9c93b0d44bcaa33,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 22:42:01 +0100, , example dataflow dma update new apis,,
6273,7c4b5931bccd331c7a6e62d726737afd3569a591,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 22:16:02 +0100, , example basic remove unroll example,,
6274,59831e0485643453eb2495c607e64620cbe3688f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 18:39:44 +0100, , fhdl structure improved bits_for function,,
6275,11b1e532248579791b1c0a0f682e3d4d20ba545b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 17:50:55 +0100, , visit nodetransformer copy node,,
6276,a2bcbfdf8fa724bbbb0af33da87766c7f7aa2822,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-28 17:46:15 +0100, , fhdl tool use nodetransformer lower array,,
6277,5440fa715cb7665d57ef02d719e3d0a568a1a263,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 22:47:35 +0100, , example basic array add array assignment fragment,,
6278,3bc15024ac637f570e17816e86b68671b9bbf93b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 21:40:23 +0100, , fhdl tool use nodevisitor,,
6279,e3a983d731933b5cf8755848a37c8991ed7e7411,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 20:07:48 +0100, , remove unroll,,
6280,1460f069f6fc709541bc32b103ea1540951d5195,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 19:36:43 +0100, , fhdl structure remove deprecated memoryport,,
6281,0620e75cb8af6de67abee43114a469955ec8fbdf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 19:32:56 +0100, , sram use memoryport,,
6282,5183774ec8d903809a838d736dc257c9500049a1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 19:14:59 +0100, , bus wishbone2asmi use memoryport,,
6283,fc85ca53ad658907e3abf1d705293b192557cba5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 18:27:59 +0100, , actorlib spi use memoryport,,
6284,0c29775a8f184c7ac0bf22838c107b39b458ed1c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 18:19:41 +0100, , asmicon asmicon_wb complete testing default,,
6285,2418367c7a7e834243dbfd78aebbee90d105795c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-26 18:19:10 +0100, , example sim memory use memoryport,,
6286,dac0d11e5268066c496856b8dec453a24c5e9df7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-24 00:00:07 +0100, , actorlib sim dumper,,
6287,27d87c9412c37048f53b2a2a2c7ad89843fb99f5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 23:08:12 +0100, , fhdl structure disable we_granularity larger width,,
6288,d2c61e6a904d70d94acdf72f708b24d7d8f7ac55,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 23:07:25 +0100, , sim generic multiread return spurious item,,
6289,74721b206f4ce4f145916c3e2c47beb7cc121903,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 21:20:18 +0100, , pytholite fix import _slice,,
6290,95122bb7782dce8057a3febb32d78317c404b636,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 20:36:09 +0100, , pytholite support memory,,
6291,f42683b71eae6b08581cee3887846a9c619c5e42,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 19:21:52 +0100, , fhdl structure memory fix width,,
6292,784a39943125b94c4d5bdbd7cf40531d47ced6e2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 19:18:08 +0100, , example memory use new get_port api,,
6293,0f6215a13a69c2209fe62d615df585ae8d67fb72,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 19:17:49 +0100, , fhdl structure add memory.get_port api,,
6294,9d3e21886302757f4b2be860fcde32adc11e37d0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 18:38:03 +0100, , fhdl use object creation counter huid hash finally make generated code textually across run,,
6295,3971600917a9179777715b1b0b160d24cf4ed48e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 17:20:08 +0100, , fhdl structure use set memory instance collection,,
6296,7c6ebcf753b49340dd165290b472a93ca1ea4be4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 16:24:20 +0100, , example pytholite uio demonstrate memory,,
6297,f3efd74dfde7606975340e7ca8b1dea6845f8ffd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 16:23:24 +0100, , uio support memory,,
6298,ab31b4d99c381b1941adbc0c406359d258e32424,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 16:22:50 +0100, , bus memory initiator,,
6299,0b7dd7bdce9606c90c78f8791e5d0fb051b560cb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 13:40:46 +0100, , pytholite fix wishbone writes support sel attribute,,
6300,20d87682adf1533bd9651e7b97683539c8c5a8f9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 13:10:40 +0100, , example pytholite uio simulate convert pytholite,,
6301,4c216d8f118742a0fe9a765e59111084c0c10807,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 13:09:55 +0100, , pytholite support wishbone read,,
6302,0b24a2ff36378450d15cddafb5206b08f6532f9a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 12:41:50 +0100, , pytholite support wishbone writes,,
6303,f098c5c695812d25e8cc8c5e5d37732864f5e2fb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-23 12:40:57 +0100, , pytholite compiler pas keyword argument gen_io,,
6304,51e2e6ecd076178584910f231dbace7656eb23cd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-18 16:32:51 +0100, , fhdl verilog remove empty case,,
6305,89643bc4346d2f31a3dfb1c7852768ec4a4b550a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 23:19:40 +0100, , sim ipc message convert value,,
6306,e92af9de59755417fd5891a183a521488ce531f8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 23:16:07 +0100, , pytholite transel use python3 compatible comparison method,,
6307,6434ddd95ad30876146fbdc0ba27e263f1337d5a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 22:26:14 +0100, , example pytholite add uio example,,
6308,b6b4c5d70e4501b6be17e0aa331b92d7bc8d3636,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 22:25:42 +0100, , uio ioo fix,,
6309,1cabcb3c3fce5c7bd0baa2c6b9075c1b35124892,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:59:22 +0100, , uio support generator trampolining simulation,,
6310,be68ecfc72973114e62e038db29a1cdea98dc8ff,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:55:33 +0100, , uio add simulation object,,
6311,7add4c6f3c66925be3634a13f9293b1be54835b9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:54:50 +0100, , uio unified object,,
6312,d10df1a8abb6e2d64ae6fb1f58874d66eb06711e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:46:28 +0100, , actorlib sim swap tokenexchanger parameter,,
6313,d4baac6c0f8241c6807632d62e9e13709141758c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:44:25 +0100, , bus csr allow specifying existing interface,,
6314,5ae1b2644e8e7867490c14c3e4f964df50113581,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:43:30 +0100, , asmicon new initiator api,,
6315,86090e1cbd78d8dfbce8b9e1a6afac6c0a01badf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:42:39 +0100, , bus asmibus swap port position consistent wishbone api,,
6316,ece786d6aa75c1fc6623384dd054de213b728141,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:42:06 +0100, , bus wishbone allow specifying existing interface,,
6317,d0d4c48098e4f78eeee6417314ea144957d88aa3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 19:36:08 +0100, , bus transaction add busname parameter,,
6318,897a2e3f9c5920587db384235cc80f4cb000107d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-17 14:15:51 +0100, , actorlib sim split tokenexchanger,,
6319,eb156af20ccc3c4f46274bfb3a4b535ca25461b1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-16 23:48:41 +0100, , pytholite support token pull,,
6320,748741b49ade77c8604f1e06a57b6585a58ccfee,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-16 19:38:57 +0100, , example pytholite basic demonstrate conversion verilog,,
6321,7c7addbbe88d1fdef909df3003ea4bfb005aeb9e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-16 19:34:34 +0100, , example basic pytholite demo,,
6322,dd9a102a780b473ede794b8089b90a45b973c011,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-16 19:24:45 +0100, , pytholite support token push,,
6323,a0ff666628695e11037568e998c11125b243f225,ichael Walle <michael@walle.cc>, 2012-11-12 19:36:22 +0100, , lm32 replace clog2 macro unfortunately xst doe support clog2 localparam keyword parameter keyword work fine define macro replaces call constant function commit reverted bug xst fixed signed michael walle michael walle.cc,,
6324,d15d9829045fbd4396756be48f5232636b050875,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-14 14:25:15 +0100, , lm32 split lm32_include.v,,
6325,2ae17af75be84e662d8d517a2c14b61bcce49d73,ichael Walle <michael@walle.cc>, 2012-11-12 19:36:16 +0100, , lm32 fix documentation style signed michael walle michael walle.cc,,
6326,4bee685c546d32f83a65e42a9066240be9c2bcde,ichael Walle <michael@walle.cc>, 2012-11-12 19:36:15 +0100, , lm32 remove unneeded parameter lm32_dp_ram addr_depth computed addr_width signed michael walle michael walle.cc,,
6327,10495e72d00a3d940430ed5f04edf455cdb734a8,ichael Walle <michael@walle.cc>, 2012-11-12 19:36:14 +0100, , lm32 rename mem array lm32_dp_ram compatible original proprietary ram instantiation needed simulation initialized zero lm32_cpu.v signed michael walle michael walle.cc,,
6328,47baad4fe1c0468f06706f98eaa0738826e03eab,ichael Walle <michael@walle.cc>, 2012-11-12 19:36:13 +0100, , lm32 replace clogb2 builtin clog2 function fixed ise since version 14.1 see 44586 builtin function used design simulated icarus verilog signed michael walle michael walle.cc,,
6329,bf5ce8dc20339c93a201a38d02b9a59d58082278,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-11 23:48:23 +0100, , pytholite move expression register handling separate module,,
6330,f59fd69e34a0b6f516c8d37c55d9adbdccf093cd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-11 18:03:16 +0100, , pytholite compiler recognize composite pattern,,
6331,0b5652bb79fecb094e27ca8f24476f5c8d6c68ef,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-11 15:52:06 +0100, , pytholite compiler,,
6332,687d18a1503d391cf7e2a6d18c3d19e8a543a7a1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-11 14:30:25 +0100, , pytholite move fsm management separate module,,
6333,409a5570e4510cf4b092028c488bf0796fdab851,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-11 14:17:52 +0100, , pytholite compiler refactor visit_block,,
6334,fb63698ef470992dc53570b98c2341db098d3dc0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 23:30:14 +0100, , pytholite compiler clean visit_statement,,
6335,6ebd1e4503d201ad5075c1b0c6b91d7514b058a7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 22:59:14 +0100, , pytholite forward yield call statement module,,
6336,48acb1bcfd09121bc1df307d4c6eff3a9a3fd5cd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 21:51:19 +0100, , pytholite introduce module,,
6337,6776f06a4207c00a1e5c559f898a6c0234dca467,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 18:04:05 +0100, , pytholite compiler support bitslice,,
6338,37f113c3ea5173d218a582a74037b61a6c94692b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 15:26:13 +0100, , pytholite compiler support range constant loop,,
6339,370bab11908a90485fe609a8fd0010b9bd937e10,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 15:10:57 +0100, , pytholite compiler cleanup print statement,,
6340,39c7dc7d63c061aa17655967e7f96b2a245a082a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 15:02:55 +0100, , pytholite compiler support loop iterating list,,
6341,93db3edd0088d1a1376ea3793a9a8b39004a9c58,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 14:37:33 +0100, , pytholite compiler support loop,,
6342,a901ef46ab9137317670e9866c09e15baf0c282c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-10 12:09:45 +0100, , revert pytholite compiler symbolstack reverts commit,,
6343,f57da497b2a96ab53de2fac37a34cdbc668c9636,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 23:02:16 +0100, , pytholite compiler symbolstack,,
6344,5750c7c07e8f66618f1cb0879dc3058d9eb98924,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 20:19:22 +0100, , pytholite compiler improve naming selection signal,,
6345,4921a34616d39b2cf0bd0fe6ad1267cfbd1fb7ba,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 20:17:57 +0100, , pytholite compiler fix handling constant,,
6346,26cf1b8840ef3dbb02115bce230304f37acba823,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 20:17:43 +0100, , fhdl make constant hashable,,
6347,c1b8492b614978348b45db8dcd3194e320770711,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 20:12:15 +0100, , pytholite compiler next state,,
6348,e1075a962ceebdb993d67e7d1a8d0c9b29809c0f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 19:37:52 +0100, , pytholite compiler support statement,,
6349,92ff5095daee369aa8815c011839aecf62cc6009,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 18:41:32 +0100, , pytholite compiler support comparison expression,,
6350,a645e0b24e69f36c3702e8480a0d3ca2dfd1934a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 17:37:42 +0100, , pytholite compiler create fsm,,
6351,7744655ef22aec7351d7dd659807647b4399f8ec,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 17:37:24 +0100, , fhdl visit add missing self,,
6352,13af0ce556d65858d39ccd7b2caade6da5d793bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-09 16:00:11 +0100, , fhdl visit module untested,,
6353,9c182c47d10316bde40d055fbff98810ccce0f72,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-08 21:49:20 +0100, , pytholith add register muxes,,
6354,18758d87f69212a5f81f014114502b022f6064b8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-06 13:52:19 +0100, , pytholite use ast.nodevisitor,,
6355,56d4cdeb48b25df1f86bfcf8f8c1c89b1e6cdf9c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-11-06 13:51:51 +0100, , fhdl structure make value hashable,,
6356,3042f047fec718abb234d40019eb203c90f6fb51,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-31 15:59:12 +0100, , pytholite visit ast list register,,
6357,b171b3b3c2ebecbcb15ecd38e116399f4acde439,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-29 18:13:03 +0100, , pytholite transformable element,,
6358,31cdb02eff9b55086219560ea385841a1aff5464,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-15 21:21:59 +0200, , bank description regprefix,,
6359,7a1a781f49f311e5275706db8877a41ce4240e22,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-15 21:21:42 +0200, , actorlib spi typo,,
6360,daee4fb58c94db71885bfacbded5e4b77f8f6a93,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-15 20:32:07 +0200, , transform unroll_sync autodetect,,
6361,fecab5518bfef72105ab4ba437f0cad51fc4e6f4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-15 19:42:30 +0200, , transform unroll_sync support generator function,,
6362,9efc581bee2f4a6da6174a5e295021f0bbc75ed0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-12 21:54:48 +0200, , transform unroll support empty dictionary,,
6363,eacba52fba973d91671e827746d1b016427d29e9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-12 19:54:03 +0200, , transform unroll support variable,,
6364,e5fc9cc675902b6eff9ff10c48249cd6206b35d0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-12 13:16:39 +0200, , transform unroll,,
6365,ced98d7beed4f5c6831a5668dce9068dae81b022,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-09 21:11:26 +0200, , framebuffer use new singlegenerator,,
6366,d329d40fe9b85cc19c40091d57d52a3f19a64611,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-09 21:11:15 +0200, , actorlib spi singlegenerator,,
6367,dd6eacba622a8773d53a5910c7dd5f848b1db88b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-09 19:08:37 +0200, , remove signal field register,,
6368,c473718a12c2298aea56ae0bba1af85daaa4d3cb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-09 19:08:09 +0200, , actorlib spi collector atomic update write_count,,
6369,85081793cf5c43ed3a602a8ce8a709ae5b1a9518,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-09 19:07:53 +0200, , bank remove signal field register,,
6370,e410973352617a0b0ee0f1bd6ddc04f0172f9e63,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-08 18:43:18 +0200, , bank support atomic writes,,
6371,24877f271bdec534e8c213d2b4738f47bc0f20a2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-04 20:10:24 +0200, , actorlib spi fix memory port,,
6372,035870703f28b71e17b965b466345978590a3b0d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-10-04 18:22:22 +0200, , flow actorlib simple processor interface wip,,
6373,8101b689650c229bf2d5b255c7a200b2231d24e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-28 18:02:03 +0200, , fhdl fix instance get_io,,
6374,f96a28fc32c57745b1dec8e6feacfd58b33b587d,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-26 23:05:38 +0200, , start migla doc,,
6375,c273866b08cda39dd933ffc5a49338dc591bbd0c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-22 20:51:10 +0200, , fhdl support expression instance port,,
6376,2fc9cae88a0b553268798c8004c13ed809d190f9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-22 20:50:49 +0200, , fhdl support inverted clock port instance,,
6377,6aeb69b3298893f2060e8b34895ba7f37fc169a4,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-18 23:09:21 +0200, , update schematic,,
6378,7b7ef4f8dc6df12df3b2b19f8b2dc5b1369c79d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-18 16:21:32 +0200, , update doc,,
6379,4864e08b88e402e63791fa73c41a46cd14398b8e,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-18 00:22:52 +0200, , add setup.py .gitignore start documentation,,
6380,b5980a90ccf38bd32cc2895f901c98b877b2c97d,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-17 20:15:35 +0200, , add test_migla_1 example csr access analyzing,,
6381,0be7704a851baceed63c9f5c09f1f8f0c3fbddc8,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-17 18:37:23 +0200, , add mask term,,
6382,62bede5eeff4f71cc5fd9f70dcc25c30a2940a14,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-17 17:27:50 +0200, , improve truthtable tool,,
6383,eba6a2c7649329c43bfac90a20f8b0b7550f520a,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-17 17:00:47 +0200, , new migla class simplify clean,,
6384,dbc208395deab2d2470b859d935c6a71595b6af9,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-17 15:27:37 +0200, , use new migen clock_domains convention,,
6385,a7658cdc6cc256b7189035997305ff7a531fc528,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-16 11:51:03 +0200, , update readme,,
6386,d97a640b53901765c9d8a3d26080321e43d91ec7,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-16 11:49:16 +0200, , add ramp square sinus signal generation example,,
6387,5e84b12980758181ec685ea541ca751c09d72c2f,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-16 11:48:32 +0200, , simplify recorder,,
6388,d21099f764b91af91ffe008a62e03bc37c64229c,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-15 22:29:50 +0200, , example de1 add ramp square mode,,
6389,88d5a593efc5d22c5eec1ae4ab731d9238978d65,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-15 20:22:02 +0200, , fix bug put_ptr start separate put get process,,
6390,50da5bfbf011dc4d675dc012e4b46401a43b76ad,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-15 20:13:18 +0200, , remove buggy workaround read,,
6391,84fabd28a212db173ffb6ab947fa80599610581b,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-15 00:57:52 +0200, , fix clean,,
6392,5b0a8a798f55a74f76929fe15cecc80cdc1b7efa,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-14 14:08:20 +0200, , add test_migla.py wip fix,,
6393,79af96c190a5ec095dac8d90bc45396da23b0542,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-14 12:57:09 +0200, , add access method,,
6394,cde176a0b7d62fd76ccce12fad50d115cd6e240d,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-14 12:26:48 +0200, , migscope tool truthtable.py add function remove duplicate operand,,
6395,aac16a9e11c10ff8a6663cdd4cd6aefa473e485b,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-13 13:18:03 +0200, , add test_migio.py de0_nano de1 example,,
6396,619671ad7376cdc1536e72bd0d1948e8d3747e7e,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-13 13:15:05 +0200, , fix write function,,
6397,8e86be1a6af41beb0d6296c1d4f3fe5b0d367f81,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-13 13:14:27 +0200, , add address parameter migio,,
6398,f4369c917f0943bd8cc0783454ea9fecca8b956d,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-13 11:34:19 +0200, , add spi2csr tool python host arduino uart spi bridge,,
6399,c7e2b0c43ee615a611b48c6e910771a6d458dae7,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-12 22:20:07 +0200, , example de1 use migio,,
6400,fc6225273bd49bab73cc9a6f53f350511ef032a1,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-12 22:19:42 +0200, , add migio class,,
6401,bb6045e27961016acafbef8a0d1603c0617e7b6f,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-12 18:09:12 +0200, , update readme,,
6402,af64beec53f49c02886635a3f1513ecc79819c80,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-12 18:07:36 +0200, , example de1 fix top,,
6403,fb624fddc4ce40941684025462704268d1bf61fe,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-12 17:56:36 +0200, , initialize de1 example,,
6404,24b7ba872280b823ca81dfc5e556a272012a87f6,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-12 16:28:52 +0200, , example de0_nano add load cmd change rst polarity,,
6405,2e14569b5c640d11e2b51a9aead9c1dfb134569e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-11 10:00:03 +0200, , fhdl verilog sort clock domain name,,
6406,9a18a9df3fc842639f0c24d0634f67c6fb8ac3a9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-11 09:59:37 +0200, , fhdl list signal execution order,,
6407,c86dd3cbefcc282ad59c40dd81c78edcf81f56f5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-11 00:21:07 +0200, , define clock domain instead passing extra clock regular signal,,
6408,3b3e2f19eb2154100520c26c77645cd5f8556d17,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-11 00:09:11 +0200, , merge branch master github.com milkymist migen,,
6409,5931c5eb592d81b7dc68ab1d43e2114dadea83cb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-10 23:47:06 +0200, , basic support new clock domain instance api,,
6410,fc3187317b0ef60cc1510f4607f781aa8e8465c5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-10 23:46:19 +0200, , example demonstrate multi clock support,,
6411,f7b1e67d08c143996eaea2263c67b6b38e0e5ba6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-10 23:45:27 +0200, , example update lm32 instance,,
6412,e16353a281bdfb65547a20575f2a5d96bd744f8e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-10 23:45:02 +0200, , multi clock design support new instance api,,
6413,4a59b631514c3898132e01c29df175f592b9ef98,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-09 23:46:26 +0200, , clean,,
6414,7a24ee7027d93f24d3d63725f7e3c9c440a1f120,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-09 23:27:51 +0200, , wip de0_nano example,,
6415,6b8dda03c6247877511e263743d8ad3453227ec3,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-09 22:32:09 +0200, , wip de0_nano example,,
6416,1578c74895e9da783a8a57697721346269bc4c49,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-09 21:18:09 +0200, , initialize de0_nano example,,
6417,b8eaf0906af3edabf04c53bf354d481e7a44a4f5,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-09 20:51:15 +0200, , clean,,
6418,2092c5a1381996c351f5081377f7b382fc01f2d5,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-09 20:38:01 +0200, , add global fix bug,,
6419,f40ca52e5f5c95226ebcfacfb3b915b9400a43f2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 19:56:04 +0200, , setup.py cosmetic,,
6420,6490785b6c68509347e02fea22aedc1b9f974cbc,Ã©bastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 10:52:52 -0700,3, merge pull request brandonhamilton upstream optionally accept iverilog simulator option,,
6421,2a7d2908d1d48abe0516eb136097ecbc907c5f78,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 19:34:46 +0200, , example new namer,,
6422,b45c9546eb2444dee6c6af11d100819561f414da,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 19:33:55 +0200, , fhdl namer better handling index,,
6423,589251fffdec9baeb7fdbdcad910d79795212083,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 18:53:24 +0200, , fhdl tracer support build_list opcode,,
6424,910c350021d8480f2b62963a08e586963dca8182,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 17:31:35 +0200, , fhdl namer use execution order index variable name well,,
6425,289d35b9526bf7539ba99ed3a58ad30d4aadbed2,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-09-09 14:37:55 +0200, , simplify register mgnt,,
6426,f3e3a3eec7ec3568e48edf8abd0bfe116282255a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 12:27:32 +0200, , fhdl namer number object according execution order,,
6427,51f9a2a963c52cff1174954ca9f48fc9e3a20ab6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-09-09 01:26:33 +0200, , fhdl namer simplify relevant name,,
6428,2abd7f664dbd3f96263269621f63eb075081640c,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-27 00:44:26 +0200, , add fix recorder.py,,
6429,d34c8774011096137fc0320ce31ff448513e45ef,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-26 21:30:23 +0200, , split migscope trigger recorder,,
6430,4164fb4ac93a77cff1a777a52efe8a728bebec03,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-26 21:19:34 +0200, , bus csr configurable data width,,
6431,a99a902fef9d6a7c048c306dbcd2642c41791816,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-26 20:56:56 +0200, , add vcd generator,,
6432,97cca81e0cde05380e9bfe79f7303f41ca3f958b,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-26 15:44:43 +0200, , use truth table generator sum lut,,
6433,68750445cd5d0178796b01d0cd8731132d02f270,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-26 15:15:44 +0200, , add truth table generator,,
6434,bf7864104a042a93583da8c29ba5125997ee25c1,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-26 13:03:11 +0200, , tb_spi2csr add clk_ratio tb_spi2csr add read spi2csr fix,,
6435,2e54001fc1878e6909c5e871b278504add3bf9fc,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-25 23:29:23 +0200, , fix spi2csr mistake,,
6436,b5a44f2e982fb66f98cb7d4d28356f140b9d39d6,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-25 21:53:06 +0200, , add sim tb_spi2csr.py skeleton wip,,
6437,d14ffb9146f71ef22fa4180e16bdebf434e3b51e,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-25 18:46:58 +0200, , add sim,,
6438,a7d85af25bf2c3746a0fa8c2f76530de58b9205d,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-24 00:16:00 +0200, , use ram sum,,
6439,f4cac2c1021974a3857e1f42ab7a31f782556bd5,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-22 23:59:00 +0200, , add simulation skeleton remove srlc16e replaced distributed ram,,
6440,7dd51b3d924d078ba9fb16730d8587c01029b675,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-13 01:02:38 +0200, , new library spi2csr skeleton,,
6441,f586b13d4bc0cbdb79e82110e8e17740545bfe16,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 21:17:17 +0200, , add register interface trigger,,
6442,051e8ac5702df95b4c1276c9f5c33f09d0c01328,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 19:42:25 +0200, , simplify edgedetector,,
6443,09bcfb0fa54d3020283015df1d10174b81787d33,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 19:39:26 +0200, , fix mask edgedetector,,
6444,68c451148a5d1d38c2d5e36c90080bc2b97260d7,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 19:30:27 +0200, , add trigger,,
6445,9aa5ceb6d9a6896855179b48ea61f8f6ed3be367,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-12 18:04:29 +0200, , doc asmi reader,,
6446,dc241639fd3fc8f8ed3457455aa7e5e3fb9dda2d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-12 17:55:29 +0200, , doc intsequence,,
6447,449466d5b7ccee603fc389b068ce157a823873bf,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 17:31:15 +0200, , rename recorder storage add recorder,,
6448,18452c8193b9823f02b5449e941b01a19ad4a156,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 16:04:52 +0200, , add simple sequencer,,
6449,d22101eaa1f12d394d3405f2cbecb8a47faa7d3f,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 14:41:17 +0200, , add readme,,
6450,db2d3418c3721eb4092372b4348efd6cf92b57d2,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 14:38:49 +0200, , add readme,,
6451,dbb363f039f00f0948f702a14c37422b770616a7,lorent Kermarrec <florent@enjoy-digital.fr>, 2012-08-12 14:21:30 +0200, , init repo,,
6452,dad4a91793f15864ab7e852aaf37e240c55758be,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-08 17:30:18 +0200, , doc framebuffer example,,
6453,166e03d5f093e24d4ae33749cf14ec546c0f3a26,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-06 19:12:33 +0200, , doc array,,
6454,42d5e850fe2f3d34ef26996a3a2f7994d929e9d6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-05 01:11:37 +0200, , framebuffer disable debugger default,,
6455,5bf19c155f398248ba92a0c721740d6625c08002,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-05 00:16:11 +0200, , sim ensure clean ipc shutdown,,
6456,47c341ecdf43c77a32c92e0b73bd344e085b0df3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-04 23:39:52 +0200, , flow isd add freeze register,,
6457,5ef8d5f534e0f6e4300f0215a3495f01ab88bd83,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-04 23:39:29 +0200, , bios dataflow use freeze register,,
6458,a5d6ced1810d1d3222316b796254f4c1ab7d61a4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-04 22:59:21 +0200, , asmicon fix simplify refresh grant logic,,
6459,ea4c214790a5133a3f3edca2b1681ad7be2643ee,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-04 22:49:43 +0200, , asmicon bankmachine respect sdram write precharge specification,,
6460,1451cad710dfade3c5ce7ab593a9b0419fcc2906,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-04 17:38:42 +0200, , asmicon multiplexer correct read write delay prevent conflict tag bus,,
6461,274a00217ec9f491cc1444fa49328f46ba266250,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-04 16:32:15 +0200, , bios asmiprobe command reordering architecture come order dependent intermittent bug,,
6462,855eec776da03a37aa8b602a72dc54e097a0c9f4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-04 16:31:24 +0200, , add asmiprobe core,,
6463,6807dba8bc6f35e5d58902afcd654bb9f92a1f78,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 22:33:52 +0200, , asmicon bankmachine selector fix round robin,,
6464,df2b653c670f1f4be56b7a4d03b62c5dda1d0422,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 22:11:16 +0200, , asmicon bankmachine insert buffer using _simpleselector,,
6465,6078a4e6d065863f206bb7d5769a9eb30463a0fc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 22:10:04 +0200, , selector use _simpleselector,,
6466,5bbdab1fd6b1ab54d92baba3867310bff44bc3c4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 22:09:23 +0200, , asmicon concurrent read writes,,
6467,bf8f387324d58fc43671537a1364de9739e95ad7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 21:23:54 +0200, , asmicon bring full_selector param top level,,
6468,eb751f6e80e08cccb5ac3a674a6072bc6bcb90a0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 18:51:39 +0200, , bios add command print debug info,,
6469,0642f0ca94def7e680d763def680543a9f0f796d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 18:51:18 +0200, , framebuffer support debugger,,
6470,6de517f59ca969c28ea6cf1498411c5ed5542e51,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 18:50:57 +0200, , flow network remove print,,
6471,25cb25a8aeeb326b6219224f978b8076e69dcf76,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 18:49:35 +0200, , flow network option add debugger,,
6472,fd0e281dfc15b2fb15f8a7f9ae1a1ceab7561a24,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 18:49:04 +0200, , flow system debugger module,,
6473,adacdadd58b1cad4fb6df8994f925343c1114794,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 18:48:35 +0200, , flow hook dfghook add iterator hook,,
6474,37fe6d64c369296bd66550c3b987f2e25a43d524,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-08-03 12:58:41 +0200, , flow endpointhook endpointsimhook,,
6475,30f1e77c1889dec9444443521cc65f1631c9f083,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 20:21:04 +0200, , corelogic reorderbuffer touch empty count issuing reading time,,
6476,6073f68b69a1742af354430327d139c153143114,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 19:25:38 +0200, , asmicon simple selector option,,
6477,768a3a826af4502690759e35e062f9dfdc711422,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 18:33:03 +0200, , x.bv.width len,,
6478,8de192dfbd58fc4448ef84292209c9409bcaac9d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 18:32:54 +0200, , x.bv.width len,,
6479,9cdc88eadff3581b4685f99edc5f901f6cf15f77,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 18:16:50 +0200, , fhdl len constant,,
6480,8c169a99df695fe3e2290ea59f13796f15d80ae7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 18:05:57 +0200, , corelogic misc remove multimux,,
6481,809cd99205d2c4769ad945bdb1f25007244dab1f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 18:05:26 +0200, , asmicon remove multimux,,
6482,599ed8d4700d76b36ab201b37aa0f41df1a7f248,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 17:40:49 +0200, , fhdl fix value_bv operator,,
6483,b4613d913f1640040d8c40540296ebf5cd9a5935,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 17:17:20 +0200, , bus wishbone remove use deprecated multimux,,
6484,7f47a2568a414139524baca2edd0961d92307d44,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-13 17:07:56 +0200, , fhdl remove _statementlist,,
6485,99b889a551f9be7854b24f94bcd75a7f81f18240,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-12 20:13:31 +0200, , framebuffer clean shutdown,,
6486,a55fee78d282b592518446270aa47c627d5d9c9c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-12 19:45:12 +0200, , example dataflow dma test ooo asmi reader,,
6487,b7aec21a47c8228be991678181fe03b57308d629,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-12 19:40:49 +0200, , top use two slot framebuffer asmi port,,
6488,8062e48697bba406f3ab8edec1357e9175b7d739,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-12 19:37:50 +0200, , bus asmibus fix per port tag generation,,
6489,58d1e8a541fd0dee8bc3c435339fa3758ae2f1b8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-12 18:56:17 +0200, , framebuffer use asmi reader factory,,
6490,c543edf6f36a38a4d384c701d0311f0f4ef59460,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-12 18:34:13 +0200, , actorlib dma_asmi order reader class factory,,
6491,43653dbe1aafc9a9036735d9c2eb31f291c4bd68,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-12 18:33:28 +0200, , corelogic reorder buffer untested,,
6492,eed8fa374d876d89e23a2db760ae92ad002e8bfa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-11 12:06:32 +0200, , fhdl array use correct intermediate signal,,
6493,ed27783a5363cd80ad9409aa8298d40bcf8ed412,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-09 15:16:38 +0200, , fhdl array todo use correct intermediate signal,,
6494,c82a468506be54756993281ffa48e7cf5cb17951,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 22:36:15 +0200, , bus csr initiator,,
6495,73a58977e4e4d4f8fd53ec532bbbe9281ac16f98,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 11:34:22 +0200, , framebuffer print rgb simulation,,
6496,da478d044a9275e23c7ba113e28ff4c7803a664c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 11:30:43 +0200, , framebuffer remove vcd,,
6497,99bb70540713867ed33ff1ab42bb9bc42b8af216,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 11:30:27 +0200, , framebuffer fix fifo read clocking,,
6498,2dfdc8f3c5b06ffe24b44083e248471abef92a6e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 10:58:13 +0200, , revert framebuffer switch real dma reverts commit,,
6499,3add96212bfb23e459a703a54b8e7e0a1551456b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 00:23:56 +0200, , framebuffer switch real dma,,
6500,ce82f188d06d7e7bb4c8a4df9d49fd5dbaa6ff99,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 00:12:34 +0200, , framebuffer fix deadlock,,
6501,de287609132cd026a7ca4d94ba631d045e02a1e9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 00:11:58 +0200, , framebuffer compute parameter,,
6502,0b19112f8ffb27f0b7a28b1ee54aeb3ed62de915,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-07 00:10:23 +0200, , actorlib misc intsequence add offset feature,,
6503,518501c493d850f3bcfaa3d2b911cfb00eb3ffc4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-06 23:36:23 +0200, , flow perftools refactor use hook,,
6504,6cf38bfcbac424a7d50cba253cc646d442e210d1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-06 23:36:10 +0200, , flow hook,,
6505,2b8562492415e37d4547ec621c4c1dbbf3c71ee6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-03 19:04:44 +0200, , framebuffer make simulation easier,,
6506,210e473b5d11895288047a02cfee83f294aefa14,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-03 18:14:39 +0200, , framebuffer fix computation alignment bit,,
6507,59289cfa3b3e11312b45dfcc0c0c0a167ad2e3fc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 22:30:07 +0200, , framebuffer indentation,,
6508,e2463da7878fbbb2a3c0227835a671aa751e4baa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 21:46:11 +0200, , framebuffer fake dma testing wip,,
6509,fc458a51c90141b52aa52664c659071f5b703e6f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 21:45:52 +0200, , framebuffer vtg fix dataflow control inc. migen bug fixme,,
6510,7bf5461ac01d584c7464fff29050746a3843a6c2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 21:44:33 +0200, , framebuffer fix pixel split,,
6511,0a29b74ccee1cf54396b69d98ea27d239c9b6acc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 18:43:39 +0200, , framebuffer fix sync generation,,
6512,6776e2275c645c9376b7883db356f7c67040b628,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 18:14:16 +0200, , work around imbecilic timing constraint system,,
6513,8ba3118a83cb458f3b0cad0590595c93a9c75aa0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 18:13:49 +0200, , framebuffer register output fifo,,
6514,309124711fad64b0e6d8881bff44fe10fb4dc938,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 17:03:40 +0200, , framebuffer video timing generator,,
6515,16c6e4f4a70920f3cc4533fdd5557c1ae5696775,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-07-01 15:22:57 +0200, , framebuffer fifo,,
6516,acdd34e4aebbd0751493909894c24b8eb4c0520e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-29 17:09:16 +0200, , framebuffer vtg fifo skeleton,,
6517,ccbd5e8baf58d457583858a3115b340b7ede0a39,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-29 16:11:05 +0200, , framebuffer chop memory word,,
6518,a49dcb328ab6c1f419e3fd04499f720146ac343b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-29 16:10:50 +0200, , actorlib structuring cast rawbits parameter,,
6519,ed144199fee893d46d2bbc1d82ed34f7fc23b0e9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-28 16:02:09 +0200, , doc interrupt controller,,
6520,95a0a313ba20683b3e2f721038dd0d597f128cd1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-28 15:20:51 +0200, , doc asmi topology,,
6521,dce00a02d17f239d211b3a4f0b002190197dd5e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-28 14:22:38 +0200, , doc performance tool,,
6522,a50df0a6ed741db0a838e5764b33be034606a17d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-28 00:43:27 +0200, , doc link simulation example,,
6523,fa5a9915c3eaf5235411e3b0ea5f912f1c731ef7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-25 16:07:45 +0200, , doc actor network,,
6524,920aa5dc60c0cccd706a51f480a70c845a58b4bf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-25 11:34:58 +0200, , actorlib merge composer ala derive actornode,,
6525,6409f6a4ce737ee106042885444f941959260416,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 20:16:59 +0200, , doc bus actor,,
6526,bbfa120e2fbb2f3f49403d3325e1b63c7ba45d8c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 19:56:31 +0200, , doc arithmetic logic actor,,
6527,0f9e16a034b418d24cc03b01a4cfef8953f3e34a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 19:15:19 +0200, , framebuffer ala flow actorlib,,
6528,fd233d5b3c2e5157febd42bf5c7de4cc622d4cdc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 19:13:49 +0200, , move arithmetic actor actorlib,,
6529,33f2d1b44455cb833b53bd8927bfdedb566afe38,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 18:59:36 +0200, , doc simulation actor,,
6530,83e81caf58c4046e76981fb73997c81378ead3bd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 18:17:55 +0200, , doc structuring actor,,
6531,df8c2b4915b2e205f4215f58325fe7bda3166ae6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 18:01:58 +0200, , doc plumbing actor,,
6532,377cfd2d2eae37eb3bf7106a1e9bf81640ffd6d8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 17:18:45 +0200, , doc common scheduling model,,
6533,1972de0c590e85273638bb794b762cdc39b4f50c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 16:39:49 +0200, , doc detailed actor description,,
6534,d381d25482e2132ab4c73efa7e5c2469017968dd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-24 11:27:42 +0200, , doc flow intro,,
6535,bd4cc7fe47f3a1f7386a4ba6ed9d0248a66e4c4b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-22 18:02:35 +0200, , doc split rst file,,
6536,a9fb0e4ab82e8820d536f0eecda841285f22164e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-22 17:43:24 +0200, , doc dataflow chapter structure,,
6537,1edaec0d758c5e6853ce4685f711779fa43d5745,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-22 15:01:47 +0200, , control.for,,
6538,53fec3191cbd1da859120c8c8fca4fa61a6d9eb5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-22 15:01:25 +0200, , framebuffer control.for,,
6539,8142c4f0d988242c0e5c2efc5f792356f378d4f7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-22 13:58:36 +0200, , example dataflow dma use new dataflow api thanks ross manyika reporting,,
6540,67dc911788a76722aea383c8ce6da07757a82e79,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-22 13:22:36 +0200, , example sim dataflow use new dataflow api thanks ross manyika reporting,,
6541,956d1257c2bf88f0e69d2f0c4f57375a7f887ce6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-21 00:44:41 +0200, , example dataflow structuring infinite source,,
6542,4785ca526b26452e461ec8989d604e8a627ea301,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-21 00:41:22 +0200, , flow perftool fix cpt equation,,
6543,cbc387f69e4fc96a79f1a8d502c27f95753befe5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-20 22:39:52 +0200, , actorlib sim simactor remove dead time transaction,,
6544,6aff41a883bb3b5aea58357add71f020894ad2fa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-20 22:39:03 +0200, , actorlib structuring pack drive busy signal,,
6545,34d8ae3c11eeb366320544a3ecdfc1479a9c93f9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-20 21:59:17 +0200, , flow perftools,,
6546,9a38c47048b2f7de0883d95342704587a228098f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-20 18:29:03 +0200, , example dataflow structuring test cast,,
6547,6fac3f027fc9c5bd779ee47e566b8065f8659356,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-20 18:25:01 +0200, , example dataflow structuring test,,
6548,7d0e179a035e4f9d8517250d4737d5dce169647b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-20 16:35:01 +0200, , actorlib structuring untested,,
6549,1576cb0950d6cbcb9dcb4b9b5dd93a3033388859,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 21:19:47 +0200, , actorlib control simplify fix,,
6550,e1ff77675218901ee66abdc6e47ba38aa7b37b23,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 21:19:22 +0200, , remove spurious module,,
6551,ef13dc1eb1b161d5642b99052521519e3b5fc310,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 18:36:23 +0200, , framebuffer address generator dma,,
6552,66ac62d0bbcb4e4a46584dbc6ac93f2ddef4986c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 18:31:45 +0200, , flow network fix handling edge subrecords end,,
6553,75d569a12c8f0bb96bac4359a8406219165ef060,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 18:29:57 +0200, , actorlib control use number bit instead maximum,,
6554,a52c3135c1a4cff9b63a7efa6c5962d605dde165,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 17:22:02 +0200, , framebuffer frame initiator,,
6555,4873cfe1a70ae9c42d3b16665769acb423a5e572,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 13:45:18 +0200, , flow plumbing combinator splitter inherit,,
6556,3a02524cc7cfec4290e6445973e7444d57fedc22,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-17 13:41:26 +0200, , vga framebuffer connection,,
6557,21eb17fc3621ff213bbc32a63c83cff354be2fe6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 22:41:34 +0200, , example flow fibonacci demo,,
6558,98c9da95d1bb1386071b4bb18cfe9d103785848b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 22:41:15 +0200, , flow network handle default endpoint correctly,,
6559,9af87367eb549b37fe37c42b0f64ad1fefbff519,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 22:40:26 +0200, , flow network require actornode passed add_connection,,
6560,b0b0380ea7564ab15e8de624afb5d3ad6992e3c0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 22:39:31 +0200, , flow network fix actornode default params,,
6561,1a576e5c83675c9e8d585e18df0cccf8ffeb5592,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 22:38:45 +0200, , flow actor fix busy signal generation pipelined actor,,
6562,9228e8a96debfbb92530bc354d28334ecaf801cc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 22:38:16 +0200, , flow actor add single_sink single_source retrieval method,,
6563,f7cac15b34d7457809a8154dba3013c76bea0edc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 22:37:25 +0200, , example flow arithmetic cleanup,,
6564,c1450daa93ac2013115635841b3a7d49a9452c94,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 21:23:42 +0200, , flow insert splitter,,
6565,5c139511e888218731c59a4a51248a13683197db,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 19:23:59 +0200, , example flow arithmetic simulate,,
6566,bde8361e193038f07dff94398ac9fb8e06186c30,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-16 17:30:54 +0200, , flow insert combinators infer plumbing layout,,
6567,da522cd58d86713b93da1e5f49b0f280a5f35245,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-15 17:52:19 +0200, , abstract actor graph,,
6568,b14be4c8a339eb1a39d9abb8576d990d71518fd0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-12 21:04:47 +0200, , actorlib asmi sequential reader,,
6569,3a58916a4ffc6917a634530e16337699963d9864,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-12 19:55:57 +0200, , example dataflow dma refactor,,
6570,ce9e35b8efe93bd8312fc83836a79b69076b481b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-12 17:52:08 +0200, , fix simactor get_fragment,,
6571,973c00938d8701df595e1504c89c6279d7b72bb6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-12 17:49:50 +0200, , reorganize example folder,,
6572,8a2345123773cd9187cfcf9d24c627d7e85585a8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-12 17:08:56 +0200, , puresimulable,,
6573,a5915101890ecf7052c058d860aad546170f792c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-12 16:57:00 +0200, , asmi simulation model,,
6574,b7a84b37501ac3426af8fb843e278ccf73faa11b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-10 17:05:10 +0200, , wishbone base targetmodel class,,
6575,ec501e77971a2b1a3aa7c802ad3a92f7bf80aa8e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-10 16:40:33 +0200, , bus wishbone target model,,
6576,f061b25a248b809498bf540e02e0f167476d44f7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-10 12:46:24 +0200, , bus wishbone tap remove ack feature,,
6577,5964df62db1cb040574517c6864cc4a8a12db0ae,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 22:54:04 +0200, , example dataflow import needed,,
6578,009f26bb9d658f5c7269c77440c0c3625a50fb26,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 22:49:49 +0200, , flow network refactor graph,,
6579,de408b2cbaa51baa9b860b29434ffa2ea2bbee10,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 22:48:47 +0200, , flow ala fix typo,,
6580,f86170e3491ed9e59be3e805ce47f7f2c334856b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 21:31:57 +0200, , actorlib writer simulation,,
6581,356051e8a88b65562eb24a240df5c7c78e3239c0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 21:31:05 +0200, , actorlib reader simulation,,
6582,11674242c4c18da46df504ac85eaa3814c8b53b3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 18:06:12 +0200, , use super instead calling parent constructor directly,,
6583,152a7e282ebe68ea63b7b4da4e4c248eca51b719,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 17:56:52 +0200, , actorlib sim use set instead list represent active transaction,,
6584,910c7806cf619a501ff2d09f87e4fda6beee1de3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 17:54:03 +0200, , actorlib generator based generic simulation actor,,
6585,b145f9e5e2b0e1936fb19d3b483c718b64594696,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 17:52:32 +0200, , sim multiread multiwrite,,
6586,f38ef626dec3f2efe7601b81138d8c350ace1b72,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 17:49:31 +0200, , corelogic record better repr,,
6587,d280723618b8a75c7f6a0d283c89b0fc43410af4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-08 14:00:49 +0200, , example fir print verilog source,,
6588,b00e8fa826f14c067b70b630acd72d1d439bd0b8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-07 23:20:59 +0200, , example fir plot input output signal,,
6589,1c0f636c8d5b20de23ea2f7b60f988cabc3e80f0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-07 18:24:33 +0200, , flow generic parameter passing actor sequential pipelined,,
6590,a1fc86af8fe31b6a1c187dd13e76376c6d0efa34,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-07 15:48:35 +0200, , flow fix actor repr,,
6591,680a34465d6b664b9c459595ffa9f27282aa0f16,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-07 14:44:43 +0200, , flow refactor scheduling model,,
6592,59f44906308744348d791071ee947ee9a552cbf1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-04 19:45:13 +0200, , software libbase qsort,,
6593,2dc346dfd6a74f8976ce6cb81b72b66928acb246,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-04 19:41:49 +0200, , base stdlib.h lab,,
6594,b4f49cc48fec2fb0985e6df03873b9a4b01c79db,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-04 19:41:41 +0200, , software base limits.h add,,
6595,2a7ff97d2911effddcf3ba4902e602bdb4a7fe54,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-03 22:20:50 +0200, , m1nor fjmem urjtag clarification,,
6596,9496fffbbff360122a3baad6add2c6e74bfae477,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-03 22:17:34 +0200, , readme software instruction,,
6597,ebed9ca6f8dac9ecce341015111ab8bc2925fdcf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-03 21:32:36 +0200, , software libbase add fseek ftell decls,,
6598,674b3f1a8c28360054467b1e22123e7acc1cef80,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-02 23:44:57 +0200, , software include add flash offset filesystem,,
6599,964dc8050c8ac5b1f307068d6379d0a8f72d7b6e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-02 17:12:37 +0200, , software stdarg.h cleanup add va_copy,,
6600,5fe1aade34fc6619c07c90fb21d06c03bbfa77c6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-06-02 00:16:38 +0200, , software libbase uintptr_t,,
6601,8fa0198089fa26dcc47e2c7aceccca34a50a4e99,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-31 21:03:52 +0200, , software libbase add strcat strncat,,
6602,20b137fce9a0b0bb86c9be00cb856ac2c1423dbf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-31 20:17:33 +0200, , software flexible compilation target,,
6603,ee8ef23f2f72f63d7ca56dcd5d1a5b30b67edf48,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-31 20:17:02 +0200, , software use new clang target name,,
6604,b13bc6ed6447650d0b97c55bdb78ecae4c638fdc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-31 20:16:24 +0200, , software libbase add type,,
6605,fc9e723175492ade1bd9b598306724f4360c9862,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-31 20:16:05 +0200, , remove compiler config,,
6606,3a4408a88069b15ce1de5e770002b034bc75b5be,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-31 16:30:30 +0200, , software merge flash.h mem.h,,
6607,8d63c249e388ee6c9d01cc5667816bfbea6a261e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-29 16:40:04 +0200, , software platform configuration file compiler,,
6608,e18447d166dd82c995154e906123e229d164b3af,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-29 16:39:47 +0200, , software common.mak use clang lm32 elf binutils,,
6609,8d1bc501202d7de0c3e0dd0ce8473423817a710f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-28 21:18:25 +0200, , software libbase vsnprintf treat temporary hack,,
6610,e9825719535edf016c6c86b7cd899c624f987c97,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-28 19:48:20 +0200, , software libbase remove fabsf,,
6611,771a27d96438c0714bc10c0f446847404273984e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-28 19:48:11 +0200, , software libbase add strerror,,
6612,8e03ea26d62a6168c6722691a3e57dd22ef1281e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-28 19:41:31 +0200, , software libbase use compiler,,
6613,e115eb08fb76eb845586d322e7b248bc6c256be1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-28 19:32:38 +0200, , software libbase fix stupid mistake limits.h,,
6614,2428057c2f9e4d3af84b4c5c78fd775f5f5035e4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-28 17:20:06 +0200, , software libbase malloc family decl stdlib,,
6615,56e201fd5d40a128a4703b9843dea27c86ca86bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-28 17:17:13 +0200, , software libbase file decls stdio,,
6616,333179e1c565d9d7b9ed970d806b04544e0b634c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-27 16:06:23 +0200, , software libbase memcpy alignment,,
6617,c4a28a404b06eaaf46114bd6ad9fc36b1f2f2384,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-27 16:05:04 +0200, , software libbase __floatunsisf __floatunsidf,,
6618,48b70f09a87ae5c06e62fc29ecd2d480e8b4198d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-27 15:45:45 +0200, , software libbase fix memcpy handling buffer differing alignment,,
6619,4dbc938f7c1655c80f5ef84f64b90c4eda6ea4d5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 23:26:43 +0200, , software string function,,
6620,a481db612a13e9b31c350a65620de59cf64dc419,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 23:26:17 +0200, , software libbase strtod,,
6621,99070f0afd81fafded7ef5725fb07d63a9aa8c8c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 23:24:53 +0200, , software libbase errno,,
6622,0b99cbf7b9ee0801805bc113e71a23ed9ec6ca89,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 22:50:30 +0200, , software libbase provide getenv declaration,,
6623,37b578854b6bd0d95dfdd49220d13831f34cf85c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 22:45:28 +0200, , software libbase provide file declaration,,
6624,cd546edc1903e009dea4c25b18f345f35869deaf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 22:30:17 +0200, , software libbase stddef.h,,
6625,fdc7da582624011e373f37156462c021270db46d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 22:29:37 +0200, , software libbase improve limits.h,,
6626,d66835d3ab923f7dbf2acea7d1a3a09c4290becb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 22:29:15 +0200, , software common.mak support changing source directory,,
6627,598498ec2b6ad56fec55b01df545655c1c22bed7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 22:28:38 +0200, , libbase setjmp longjmp,,
6628,8e0461121f15caae1433a6008eb6f00c7cfbf0e2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 18:57:23 +0200, , software libbase srand rand_max,,
6629,88a909e86cebb9d93e404546e67fc4dd1ace0ca5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-25 17:20:04 +0200, , software cleanup cflags,,
6630,80f3d83c34c230ecb558ca89dda2228f74c1a89d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 23:47:56 +0200, , software libbase double precision printf hack longer needed,,
6631,78d56452365fe5535aac7d1cced77d8cc0300d2b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 23:47:32 +0200, , software libbase double precision glue,,
6632,275caae7f00c3bd05c496d49667ac04d3269a529,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 23:25:59 +0200, , software libbase fix softfloat compilation warning,,
6633,97b77945e5dc0c7cb1760ad5d665b3e664253f25,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 23:21:18 +0200, , software libbase upgrade softfloat version add support precision,,
6634,22f7d1716e18e8ca6a575cd13ef6fd8d432445cb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 19:22:27 +0200, , remove boilerplate,,
6635,5d0d24923660143788f6d24e46309bd6e9e443d7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 19:04:30 +0200, , readme update build command,,
6636,473c75898e3a3baff8d8da6a1f7dc85d3ce169f8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 19:02:59 +0200, , software include.mak common.mak,,
6637,2500e71cb72de3555a3f0536fc59694fa0db82f7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 19:01:47 +0200, , software merge libextra libbase,,
6638,2823034a7b203fdf8f535ed3a57bcf86827d3fef,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-24 18:51:27 +0200, , software libextra remove blockdev fatfs,,
6639,f6f42293d1a289c6db3dc9a0373169520d50f569,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-22 13:23:44 +0200, , clock frequency detection,,
6640,4d754dbb33cd28b3ee6a31976b6f7c3b2e5ed1b1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 22:57:12 +0200, , bios serial network flash boot support,,
6641,5917048a3701b2de36ac18fc27853d97be115b32,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 22:56:41 +0200, , minimac add start register,,
6642,275ed9cd9ce4033f29cad0a05c15e51be2264238,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 22:56:21 +0200, , bios timer support,,
6643,e33399de822999fb863be093439902b8b6bf1b29,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 22:55:45 +0200, , bios ddrinit use new padding scheme address register,,
6644,493b181af1e3a3dd889b1923e9295d058cce4e45,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 22:55:23 +0200, , bank description pad unaligned multi word register top,,
6645,9958aab342f8baeb40948ebc2d8abef93f4d6dd3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 22:01:57 +0200, , tool mkmmimg remove lzma option,,
6646,d03ee7a89f7f8a555153eecc1adebfb06dd4986c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 20:01:21 +0200, , libbase unmask uart interrupt correctly,,
6647,9449bbea0a98a4037d9b84d2878e44a7cc728964,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 19:56:23 +0200, , add license file,,
6648,c01594f9fd63dd4c15a6a3dcaf85e32ad8ef3764,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 19:52:41 +0200, , common interrupt number,,
6649,94245517f28f3d25d6c8852807951bac8c51bbbc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-21 19:46:04 +0200, , add timer,,
6650,8ad251c94c07ecd71f0369f092a3400ee7b08b02,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-20 23:48:41 +0200, , connect ethernet irq,,
6651,4e18e456864a0a37b684e088bd33876ccfbf89c8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-20 00:30:03 +0200, , add ethernet mac,,
6652,7d18736ff22c727719c5d304c6aed79d4ad1f20e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-17 01:42:08 +0200, , update gitignore,,
6653,79124d822bc3d191bf8cc1ad82bbdf7989de0a74,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-17 01:41:41 +0200, , identifier,,
6654,141269b3842c729a90c3ff8df60396486b1f1d67,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-16 10:36:46 +0200, , get csr base address include file,,
6655,bb798176fc850b690865c2883b81e75158d12cd1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-16 10:20:04 +0200, , common include file,,
6656,b6aa40d8450b897d3bb1a0e2bae77da7e842cbb6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-15 19:29:26 +0200, , bios automatically enable hardware memory controller test memory,,
6657,68cd445662c8d015ff4ec9a65e8e68e3427d366d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-15 15:18:03 +0200, , bus wishbone2asmi fix cache tag size,,
6658,0bea1e25890908630f3cd403b0e41d4ecec042a1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-15 14:41:54 +0200, , asmi dat_wm high disable data write,,
6659,425c8b8e7041e1e693709dc0d91222ebf9f3c5c3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-15 13:13:40 +0200, , asmicon multiplexer fix read tag delay,,
6660,7ecfd603685e26d63fc0b1fb6ecc637d4a18658e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-05-14 20:07:57 +0200, , bios ddr diagnostic function,,
6661,2ccdade88eef189c899a814d64b493cab2b138b2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-30 19:08:31 -0500, , asmicon_wb better access pattern,,
6662,f2c20e4af0266be64aada64d413845e48083b836,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-30 17:11:42 -0500, , bus asmibus hub hack prevent comb loop,,
6663,398ece8fe239fe8c43ec82845aa79315df1ecdc1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-30 16:38:40 -0500, , fhdl verilog add option display comb block run debug hack help find combinatorial loop design,,
6664,0b62e573aea43087e6f98ae762d32939c4766583,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-30 16:38:17 -0500, , sim pas extra keyword argument verilog converter,,
6665,87ee4baaf056b64f6302729fce55e88f9ce54ed4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-26 17:53:05 -0500, , asmicon_wb test asmicon wishbone bridge,,
6666,902908bd3b964de42de95010fc6053a3083afef3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-26 17:21:10 -0500, , asmicon keep file,,
6667,6a52e44d09afeadc7727f9a0cc9ebe405469360e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-08 18:06:22 +0200, , fhdl support len signal,,
6668,b9c533be51a7f4a95670ce2a9a89573736e2b7ff,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-06 14:59:09 +0200, , bank csrgen allow specifying existing csr interface,,
6669,49b58a03a0df9b0ae718380cf4b2065b6199253e,randon Hamilton <brandon.hamilton@gmail.com>, 2012-04-03 12:54:14 +0200, , optionally accept iverilog simulator option,,
6670,19b1cc2529d2d09a7bf7a6b8ac5f50ac8419469a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-02 19:22:17 +0200, , remove pad new constraint system,,
6671,2a4e49e38195d4550cf7d880a017551003423cc6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-02 19:21:43 +0200, , fhdl phase pad,,
6672,1b60c7ff40bbc2520e94ac26f37ee0654ef43b4f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-02 19:11:32 +0200, , vpi delete merged icarus verilog patch,,
6673,623e8e436a4bf044a3cc0ac35e338650b6a90d3a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-02 12:59:42 +0200, , fhdl verilog attempt initialize instance mem output signal,,
6674,d2c4afe66ce01ff4458b554ec5f934557daf715c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-01 23:24:24 +0200, , asmicon various fix produce convincing refresh read sequence,,
6675,f5671c566f3025f5c1b6452aa325f5e16eefb605,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-01 23:23:45 +0200, , asmicon global test bench,,
6676,6e3b25ebb6512a9f03ad3bab1d3df0eabe0b132a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-01 17:43:24 +0200, , bus dfi reset active low signal,,
6677,d3c6b8d16f3a6f09bb7ea19c322cb9913c13fc60,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-01 17:19:53 +0200, , sim proxy support list,,
6678,f3ae22f488119aa273882adcd6537bc6b54dc66a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-04-01 16:39:11 +0200, , fhdl verilog initialize internal read signal reset value,,
6679,185bd66ee4b439e3c92a2bda3791cce972766cdc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-31 18:11:29 +0200, , asmicon bankmachine test bench,,
6680,0dfc215fe83aee3421b5edcc383f7946ceb34083,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-31 18:01:40 +0200, , corelogic roundrobin handle correctly special case request source,,
6681,b1e5b9ef36634fdfb01f5a8ccfe2203ebb45e6cd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-31 10:06:44 +0200, , asmicon bankmachine test buffer nack,,
6682,c129c98e10fde53fd5f180c04249584cb3188bb7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-31 09:56:22 +0200, , asmicon bankmachine selector test bench,,
6683,ac7d89a4fee9537945b7288d031c8e5b1ae2a1ea,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-31 09:55:52 +0200, , asmicon bankmachine fix,,
6684,94b02aa8ed355707f108ee813ea48c9e47b5e133,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-30 22:16:31 +0200, , bus asmicon initiator,,
6685,bccc5f5c21db469f44e8dd4241c40d73081f12e3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-30 16:41:12 +0200, , remove obsolete norflash test bench,,
6686,c6a4a8f4620d6416f9ec96a2ceda09d938ae2f57,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-30 16:40:51 +0200, , asmicon refresher test,,
6687,bb864c65dc3c4df4f8e3bc84db8c8b80de6b236d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-30 16:40:26 +0200, , sim proxy,,
6688,cd82f168067f2a060b8788aa2909654101d78bf8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-30 16:26:50 +0200, , asmicon refresher fix refresh sequence done signal,,
6689,081b658e2d660abf40daf89b616658b00ad096e5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-23 16:41:30 +0100, , update copyright notice,,
6690,ab799b874f2cf4d53f0523e0fe345e59ecd99c89,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-21 09:11:43 +0100, , tool new flterm,,
6691,d47b564fad08eb5daeade79e752c42e0d14f2a89,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-18 22:12:46 +0100, , corelogic fsm typo,,
6692,c26efa28ca22c69a1947bf0e2ef69869e8f259e3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-18 22:11:01 +0100, , asmicon multiplexer untested,,
6693,0e00837f425eab60d7bd693c9a7a31417b55ff12,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-18 14:57:31 +0100, , asmicon move slot time timing setting,,
6694,b1eb919ad21ad8fcd513c46b678d93bcd28b4b13,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-18 00:12:03 +0100, , asmicon bank machine untested,,
6695,5f281037691419530064eb5e5f50f926ea010649,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-18 00:09:40 +0100, , corelogic fsm delayed enters,,
6696,a4294762d0d81757a2d57ad80636e66feb4e151c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-16 16:54:47 +0100, , corelogic roundrobin switching,,
6697,7c377880fa175ef5baad170634f5bde447d4cc8f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-15 20:29:26 +0100, , asmicon refresher untested,,
6698,e3ef12144035a269e8104d45e41eadd8a78c0b4e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-15 20:26:04 +0100, , norflash use new timeline api,,
6699,e969b9afc3c31d3a5287c2a126af3e6cbc9617fd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-15 20:25:44 +0100, , corelogic convert timeline function move misc,,
6700,7b14e0bd057d0c561e0b14dc1d7343707a9c8e43,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-14 18:26:05 +0100, , asmicon skeleton,,
6701,1665f293a619b6b989031fb5b293df9509f57600,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-14 16:19:29 +0100, , bus asmibus hub require finalization get_slots,,
6702,5c0cc6292c440e19dab5594477452769ca37dd71,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-14 12:19:42 +0100, , fhdl export log2_int,,
6703,97fece249df9daf30c71af52ae0a7f2beb52c2ae,lain PÃ©teut <alain.peteut@yahoo.com>, 2012-03-10 20:01:14 +0100, , setup.py simplify signed alain teut alain.peteut yahoo.com,,
6704,f6e76ae1985ba82141fba67f5a89ffed081753b7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-10 19:38:39 +0100, , doc example comment,,
6705,1f4c58ee2693be9bb918918a3b3415a00bdada1d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-10 17:59:42 +0100, , doc cosmetic change thanks sh4rm4 reporting typo,,
6706,78c707e35410e4adfd887e34bb09352bff5abe31,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-09 21:57:50 +0100, , doc use script font,,
6707,7b1101ab993f63a500b798fcfce3a23590d8666f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-09 21:17:21 +0100, , doc simulation,,
6708,0165d23295896684af6f25d9dc5fb437c82d133a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-09 18:26:00 +0100, , doc cosmetic change thanks rofl0r reporting typo,,
6709,59db4e9106300dde8025bc92d0dbd184fd44e495,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-09 17:16:33 +0100, , doc add logo,,
6710,90546fd8117f3270afd2202e2662528df71c8a2b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-09 17:08:38 +0100, , doc switch sphinx,,
6711,57a87b33165d778101c275d30d58a1f67b67c130,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 20:49:36 +0100, , example fir filter simulation,,
6712,bfcd4e636be832e657bcf8639ccb68e29fd8d666,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 20:49:24 +0100, , fhdl handle negative constant correctly,,
6713,f4adb0fe9c2b41e03688708971d49a6bc9c09dce,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 18:17:56 +0100, , example remove outdated wb_intercon simulation,,
6714,84aa70344776694098aa3bbd4eb476718223d3dc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 18:14:40 +0100, , vpi support extra include directory,,
6715,bbaadebf68d8015b2911395a861b6f999c035856,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 18:14:19 +0100, , gitignore update,,
6716,ab800fa2edb3d591ddc17a6cce1ca2f6369c0835,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 18:14:06 +0100, , bus generic transaction model,,
6717,ddc0e49981cde69033380677d0842d38a886213d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 17:27:59 +0100, , vpi patch icarus verilog,,
6718,59a57e7a766b4f0223f2ecad4829960c3d5c9a28,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 15:55:02 +0100, , example small cleanup,,
6719,678a89d5722fe9eb1f36aa6733c0f50076841615,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 15:34:08 +0100, , sim fix zero encoding,,
6720,decbd069fafcbb59cadc3672fa479c3ac2ff9cbc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-08 15:27:35 +0100, , sim fix message debug formatting,,
6721,98e96b39522d92588cbfa8f5c48fa69df845f352,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 19:43:59 +0100, , sim make initialization cycle optional selectable function attribute,,
6722,8160ced2e9ce96b4fba3c109a3ca16c7734ff83f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 19:29:39 +0100, , sim memory access,,
6723,db8f8bf2e375ddee9f5b3fdb376a1c2545e0a62d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 18:33:44 +0100, , fhdl register memory object namespace,,
6724,6f829c7afcef90cf7e741207e27638b805b41c73,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 16:46:18 +0100, , sim support signed number,,
6725,90184b22d2f7e88fd4e76ae142480756038ef2cc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 16:45:44 +0100, , fhdl verilog fix signed constant conversion,,
6726,0a23cadd38c831eff5e89718f2a7b15f20b5334d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 15:51:09 +0100, , vpi install target,,
6727,9da512dbf5effc90a0c2a867f3a1e387250f8fa4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 15:26:04 +0100, , sim vcd generation,,
6728,22b3c11b93436d9f15459ce3380aec82776a1053,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 15:00:02 +0100, , sim clean startup shutdown,,
6729,06de17b16cf43059d6262195d9ff37c290f98666,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 14:20:26 +0100, , sim remove temporary file socket,,
6730,7230508e7cbcc783c302de1f0a05405d20487a29,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 14:18:22 +0100, , fhdl namer reference object __del__ method avoid uncollectable cycle,,
6731,2c375e900f32389281680c3088fd7807cb69e9e3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 13:58:49 +0100, , sim remove default sockaddr,,
6732,8d16fde48cb8476d8ec4853496dee88d24589b68,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-06 13:58:22 +0100, , fhdl add simulation function fragment,,
6733,aac97525585b1e3591969ba3771a8d34b12b7d61,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-05 20:31:41 +0100, , sim basic functionality working,,
6734,c4c22c9ca071816f7754d7eb2da46de04e5e8f33,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-05 15:40:21 +0100, , sim signal writes working,,
6735,9bbec278c6c294bca5fa4a541c68a7d23bc8bdad,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-04 22:56:56 +0100, , sim cleanup,,
6736,2cd71e4b5ea88c75aa247b499cac7654c6e56c09,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-04 22:33:03 +0100, , sim signal read working,,
6737,c0b0161ec9f99e41003f8073fd0de45297268e4b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-04 21:27:02 +0100, , sim compile vpi module,,
6738,29859acc34d181442050adf98514021fbad752f2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-04 19:17:03 +0100, , sim two way ipc working,,
6739,8586daf2ddcfffc5133838b5a6958a5fb7c089b9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-03-03 18:55:38 +0100, , sim ipc module lack str int encoding,,
6740,7f307c54a932985b629482746f7127c77083e8d2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-29 20:30:08 +0100, , readme clarify license,,
6741,8d4a42887ecd5319de1553d9ad6077d2d97ee6ef,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-24 15:44:51 +0100, , ddrphy working hardware simulation bit messed,,
6742,baba267db67164ea5bbfe1bf556cce1c11da84a0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-24 15:14:58 +0100, , ddrphy request wrdata_en rddata_en time command,,
6743,17b2588321d00c69e14cf4d2fb1f821e06eaef72,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-24 15:05:52 +0100, , ddrphy read write data coming cycle late,,
6744,a363eb4a36404499ac688ab68131fd58ad8ca68c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-24 13:54:10 +0100, , ddrphy partly working,,
6745,3179a27d146e541fedee897f8011c5cdfb1b4d62,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-23 22:00:51 +0100, , dfii set data mask,,
6746,92ac69bae34d543fc842309b414a58a1594174b1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-23 21:21:07 +0100, , dfii new design,,
6747,b3ca952a39d57223575d36a1fa2793ee977c818f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-21 17:38:40 +0100, , s6ddrphy read path simulation,,
6748,b4e041ecf162fbeee3f894d188037674d20b3205,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-20 23:55:20 +0100, , s6ddrphy write path simulation,,
6749,ce516533816f4757d2183d9822c20a0cd1c737c5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-20 16:13:56 +0100, , s6ddrphy generate dqs,,
6750,cbc3b7fa834c52ef435bc93f63130c48107ff39b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-20 13:45:57 +0100, , s6ddrphy dqs serdes,,
6751,4c1e18a9b588cbbb6e91c2de8079ba1651e384bb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-19 20:49:56 +0100, , s6ddrphy clock address command,,
6752,f35cd4a85bec00f364779314f7d7a8ed277cc628,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-19 18:43:42 +0100, , prepare new ddr phy,,
6753,1b8cb5b46ce7228eab43141ff8810afab7bd4322,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-19 17:57:04 +0100, , bus dfi fix multiphase naming,,
6754,1e4e092a5590677ecf35750b97f81db8ddf4bcf7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-18 21:06:35 +0100, , bios fix function prototype,,
6755,d8d4e81b6e0624cb7055dbb147a967f5975f294b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-18 18:56:18 +0100, , bank csrgen fix generation,,
6756,026457a98c2057dc5d6a8533cab0a8c5aea374d6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-18 18:12:14 +0100, , send sdram initialization sequence answer phy read write request obstinately refuse work unfortunately,,
6757,55a265d967de97dc1284ddb6f464d3eecb0b3696,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 23:52:06 +0100, , bank add signal register made field,,
6758,92dfbb92dd3b5bdb53d4aef4cc11cdf71f7fbdf5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 23:51:32 +0100, , bus add interconnect statement function,,
6759,f995e8b92e56f0c3ccf0e50ae910eb3bde778ce8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 23:50:54 +0100, , fhdl check pas signal,,
6760,5bc840b9c115936862a7f38ac11a25d13833f8d5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 23:50:10 +0100, , dfi injector untested,,
6761,c38de34a211cf210fd4c7d651e53af756e439fb4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 18:47:04 +0100, , bios ddr initialization skeleton,,
6762,e5927e265f17a460755faf7613332580b05e89a9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 18:16:29 +0100, , bios add flash target using m1nor,,
6763,48ddbf0c856fd0e5cbfe2fc1ad618265636d631f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 18:09:48 +0100, , add build makefile jtag load script,,
6764,c387ce7ce5d25abaa982f76724ed04409669954b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 17:34:59 +0100, , map ddr phy control csr,,
6765,a1ad30faab428905349214643837a1deed861b20,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 11:08:41 +0100, , fhdl verilog properly connect instance inouts,,
6766,5d1dad583b1ab8be6cd0b7b0c85df50e19b8c484,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 11:04:44 +0100, , connect ddr phy much moment check synthesis,,
6767,cdd58e023b1a9fe1ebaf02c49cd0f861aaa93ba6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-17 10:53:58 +0100, , s6ddrphy use single ended dqs,,
6768,cc5e4ae7103bf1bc697a0587e4027b5ebc248a7e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-16 19:30:00 +0100, , clkfx remove,,
6769,204452b0d3c9eae21bdc1f5b922021f6d2456678,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-16 18:35:44 +0100, , m1crg make clock feedback pin bidirectional,,
6770,f36a45edcb36843cf05d0a76c65636ba38eba045,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-16 18:35:22 +0100, , lm32 compatibility new instance api,,
6771,ca7056b07fb90b9424fa33918b5d701577e23be9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-16 18:34:32 +0100, , fhdl support forwarding bidirectional signal instance port,,
6772,72f9af9d90ee437aa0a4892628624e044fe43e84,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-16 18:02:37 +0100, , generate clock ddr phy,,
6773,c08687b9c6032c4236c413ec32c52c4a481901a1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-15 21:48:05 +0100, , bus dfi filter signal direction,,
6774,ef7aea0f31304e4f6eab755a40f2779b2e080cc5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-15 18:23:31 +0100, , bank omit device write register access_bus read_only access_dev write_only,,
6775,fa9cf3e466f68389cb9e2cb19c58719ea287dc1b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-15 18:09:14 +0100, , bus add dfi,,
6776,859c9d8849183f5fff455c22b562eda5bcf6abd9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-15 16:55:13 +0100, , use new bus api,,
6777,91e279ee0438641c66f6a30a2e8147c6e746e23a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-15 16:42:17 +0100, , bank csrgen use new bus api,,
6778,af5230c8eee77b3049ed41f60a5f9bdcb83ec6ce,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-15 16:42:05 +0100, , bus fix simple interconnect,,
6779,04932121246b8e0e859fbdd0c890f4138ed73109,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-15 16:30:16 +0100, , bus simplify cleanup unify slave master interface remove signal direction suffix generic simple interconnect wishbone point point interconnect description filter get_name misc cleanup,,
6780,1368b666dfc848279925620f78fe0ea8d47a84b1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-14 15:52:39 +0100, , s6ddrphy prepare quilt,,
6781,b157d84434d8589180201606358da5167c1db1b3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-14 15:43:09 +0100, , readme,,
6782,46b1f74e98dcdf179c74845faafda5fca7bee572,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-14 14:00:17 +0100, , bus asmibus hub forward data tag_call,,
6783,aef2e4b5e8fb5c6277248518330ceb2d3921220c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-14 13:15:00 +0100, , use double quote string,,
6784,0c214b484ec4b342e6338fc6b66d655b3c06f06a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-14 13:12:43 +0100, , use double quote string,,
6785,5165ff7ec3e2428819a019eef4a4f22f4c2c2ddb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 23:12:57 +0100, , include wishbone asmi bridge,,
6786,e11d9b9322f20145c54b8eab3ad9b666ac37e72a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 23:11:16 +0100, , bus wishbone2asmi cache hit working,,
6787,1662e1b3bccfd6efbd6ff7731d890fa493be888e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 23:10:27 +0100, , corelogic support reverse displacer chooser,,
6788,264be80f2de7c3dca8f7afe47a135c14ac703a17,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 22:28:02 +0100, , fix syntax error stupid problem,,
6789,8a61d9d1217110ffa02eebee83054b997ea968ba,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 21:46:39 +0100, , bus csr rename adr dat consistent bus,,
6790,d6da88d11df5360a67e88bd1abf561ed3015459c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 17:23:32 +0100, , doc update asmi description,,
6791,060426cb59630206a000828d9cd5e0884b66ca8f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 16:49:43 +0100, , bus wishbone2asmi set send inactive,,
6792,cad9d3b9600022b1c4431e6d7fe50bc89274a32f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-13 16:29:38 +0100, , bus wishbone asmi caching bridge untested,,
6793,244bf17db7b7cc8b0239d2cd8ac27d6f9707931a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-11 20:57:08 +0100, , corelogic misc displacer chooser,,
6794,e10e4360f39891f834f40db17e2c0613bf38e6ac,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-11 20:56:51 +0100, , corelogic misc multimux confusing variable name,,
6795,78944114181a489a31d48a19db394cd1c3303244,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-11 20:56:01 +0100, , bus asmibus fix typo,,
6796,28b0c340afef4b83c6da87774df62c385b559320,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-11 20:55:23 +0100, , corelogic record add to_signal convenience function,,
6797,e62ac1d3a1a2855ed241ac9f29d9103afdc0d2a0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-11 11:52:15 +0100, , corelogic misc contiguous split,,
6798,ef436a1ec9dbc37b5cfa0ec64627238f9a5f59fd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-10 17:49:06 +0100, , bus asmibus add get_slots fix get_fragment,,
6799,945d655d451f513095a1ea3cb603b7ebe97b3b89,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-10 15:21:04 +0100, , bus asmi hub untested,,
6800,c1bff38861db7641536086746c1c0c05ed919b67,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-08 19:26:56 +0100, , doc update bank description,,
6801,0654bf45833f20d0214ee8cd0fbacf6774c01b80,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-08 15:09:07 +0100, , tool use install usr local suggested david kuehling,,
6802,bfd2bf4ed391a7f4b845137613a12115d52964ab,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-08 15:08:03 +0100, , tool remove bin2hex,,
6803,755079d7fafabbc6be7cc189ab326d1c777cb29c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 15:12:27 +0100, , libbase blocking uart write irqs enabled,,
6804,73fce596315df530d7ce04f34319f62058882886,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 15:02:44 +0100, , software shell original bios,,
6805,ef0667d95962aaf8e9267e9a9712d0ead97994cd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 14:12:33 +0100, , software uart demo,,
6806,506ffab11a01bf6815daae6942aee4d7c05ddab0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 14:12:23 +0100, , uart support,,
6807,fb22edc06af0e60a617b58dbc88b8658f47b20d9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 13:02:06 +0100, , software enable wmissing prototype,,
6808,63f6dece5629a0741a18332481dc4152bfbd827b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 12:52:34 +0100, , software use clang llvm compiler,,
6809,a40b0ea17572af04cf65ac8417b6f7b92f11869d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 12:06:49 +0100, , software fix size_t ptrdiff_t,,
6810,494c383fa8b1071a80e59407f6b1f8ea87308094,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 00:07:25 +0100, , software remove unnecessary irq acks,,
6811,b6b1901bb88eba409b33be0eab14a216520b74be,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-07 00:07:12 +0100, , lm32 make read interrupt line level sensitive,,
6812,4aaf48afb0bae3a39bcb59f22537eb3f0802e829,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 23:53:29 +0100, , software interrupt driven uart working,,
6813,58f4f78d2c6337017a0da0a32dc85ab68d6cc84c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 23:13:35 +0100, , sram fix sub word write,,
6814,47883675dbf71dc98814930330e7e2b68b56c808,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 18:43:34 +0100, , bus wishbone2csr truncate data,,
6815,1eb348c573dfb68c67ed09445e5fdb5f524ac8b6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 18:07:02 +0100, , fhdl attempt slicing non array signal keep verilog happy,,
6816,5cde57cb653839ec6265a9b60440522d23b2215d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 17:53:41 +0100, , software use new uart,,
6817,33f1c456bfcb919c2580c12c7add0635c222fe5c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 17:45:40 +0100, , top connect uart irq,,
6818,5dc875de693295fbf8300a9ddbdc279ffcdceacb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 17:45:31 +0100, , uart use new bank api event manager,,
6819,fcd6583cbbcc366c16e9bc1038dc305aaf323c75,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 17:39:32 +0100, , bank event manager,,
6820,3a2a0c4dd80c40cd34b783113c058f5047e6e793,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 16:15:27 +0100, , bank support register larger bus word width,,
6821,f3ddfffc470b0a59e9d02b7b9bc63f7f3da5e9ba,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 13:55:50 +0100, , bank refactoring,,
6822,1a86f26a66a357dce548a279b22badf6ab2d0443,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-06 11:18:30 +0100, , bank csrgen use enumerate,,
6823,45529d5941f50870b91cfeea19f04f0824f2d0bd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-05 20:01:28 +0100, , bios hello world,,
6824,33da32417a6ca4e4e22cbd9671f9a5d18082f03b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-05 20:01:14 +0100, , update gitignore,,
6825,9b9a510525534bfbd5beff8090569ad824e81436,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-05 19:54:08 +0100, , memory map,,
6826,629e771fc00911f1d1477adc40f61278cf410a1e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-05 19:32:11 +0100, , fhdl structure binary constant builder,,
6827,17cd8dd479b199420e92a60dfcacc0e175c71393,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-05 19:14:24 +0100, , add tool,,
6828,e2317bc83b1d9c041749bceada214cc88ac07cae,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-05 19:12:33 +0100, , flash remove splash screen,,
6829,1ad44b65718a7be81bda7a911a1e84d08dc4fb00,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-03 12:25:55 +0100, , software dependency werner way,,
6830,1a4a6eb445a51eb8953ba5285ca07be9d70b7572,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-03 12:08:17 +0100, , copy software code original milkymist soc libbase keep ram usage minimum meant executed sdram running lot code though xip flash,,
6831,b5cb1083ab809671b5c89f98aad7d8faea132e07,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-02-03 10:38:17 +0100, , sram fix signal,,
6832,504a169afb8e07a8eca5d9d1ab06d8a776cbfc2f,Ã©bastien Bourdeauducq <sebastien AT milkymist.org>, 2012-02-03 01:25:38 -0800,2, merge pull request larsclausen master migen patch,,
6833,8380318e846df2f58d5bec063238209c17f52e5c,ars-Peter Clausen <lars@metafoo.de>, 2012-02-02 21:12:37 +0100, , use enumerate instead zip range signed lars peter clausen lars metafoo.de,,
6834,2b3f00cbc1abbb6c7ae6a30c1856a28ad79f999f,ars-Peter Clausen <lars@metafoo.de>, 2012-01-31 21:39:53 +0100, , fhdl namer add support store_deref opcode signed lars peter clausen lars metafoo.de,,
6835,9f05e7235d0d9aab0385e4610fe3405bc0af9749,ars-Peter Clausen <lars@metafoo.de>, 2012-01-31 21:46:08 +0100, , lower required python version 3.1 migen confirmed work fine python 3.1 lower required version 3.2 3.1 signed lars peter clausen lars metafoo.de,,
6836,3143608e0a6b27edf7376165737d5d0dd9f994fd,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-28 23:18:21 +0100, , example wb_intercon update new apis,,
6837,6a9b59786bf9652d053c149f9641345efb97cf2c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-28 23:17:44 +0100, , fhdl namer extract variable name bytecode inspection,,
6838,5c2df4557721f296a5bdb1a30fe241bb1d7ce845,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-28 11:39:28 +0100, , fhdl prefix instance signal name,,
6839,8a2646a54950248cfe28376ae06cb47f9053e77a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 22:21:08 +0100, , remove explicit bus name,,
6840,a99c2acfa8264e6695163b95912ac950d0eed0ca,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 22:20:57 +0100, , remove explicit bus name rely new automatic namer,,
6841,28f00c3a9adc778ddd1b7daeb29fd87ff50e4ae2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 22:09:03 +0100, , add chip sram,,
6842,685b5eb08f77188c083ebf02932fbb44dcf351da,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 21:39:23 +0100, , fhdl support memory read enable,,
6843,0cc7e2ac1e75df77efb618e3eb9bde356096122a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 21:35:58 +0100, , fhdl make write_first default,,
6844,2726ba224273e88dab86750807e2a51e987fb0c1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 21:23:17 +0100, , doc memory,,
6845,5405a83ff9068d0921fc8820cf01bbaefd43a4d5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 20:22:17 +0100, , fhdl memory working,,
6846,a5bd111370c051e913da9c82e4b57f2e6cf26b9e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 16:54:48 +0100, , fhdl verilog clean signal classification support memory description,,
6847,6b1d775e9f1f254d421a62cd6de608cc5660d5a3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 16:53:34 +0100, , fhdl structure memory description,,
6848,5466a82933a5e2eee41b55bd171bef9200c24008,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-27 14:35:58 +0100, , doc cosmetic change,,
6849,bf2f6f31e372378bd736dbebefc77b4da07d8edf,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-26 18:01:17 +0100, , doc asmi description,,
6850,21f3def74b83064e5a46a428a18af7ae3d7fbe0b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-25 20:10:11 +0100, , remove duplicate logo,,
6851,009ebd11067910c364522f18d46d45b26aacd3cc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-25 20:01:45 +0100, , doc refactor,,
6852,1966117e17174141a4c2794be43d53a7804b87bb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-22 00:32:02 +0100, , flow ala fix typo thanks lars,,
6853,b15eae3081558c2c8332f796e45b18b2b4f531de,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-21 15:52:46 +0100, , logo,,
6854,6fde54c5aa89838c9277bfa948a6083392a63285,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-21 12:25:22 +0100, , use meaningful class name,,
6855,076c171c7b0aeebd830730842672c9b389a2fa5e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-20 23:07:32 +0100, , use meaningful class name,,
6856,f6aa95a4d09b403880cfc3068a57ba4bc315737a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-20 23:00:11 +0100, , use new verilog.convert api,,
6857,d3d5b481fe5fe9b2bc4227b60235cb58f4e4108f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-20 22:59:40 +0100, , include fragment pad pre naming dictionary,,
6858,039c6d8eb4b0ddeb8fef8346f693fc6543895067,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-20 22:52:50 +0100, , namer trace_back behave none code_context,,
6859,e9be3241f63cfe895abe3038264e14d02b310a81,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-20 22:36:17 +0100, , fix instance support,,
6860,e4f531a739b6f68bdee964253c00c1f8feca6c92,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-20 22:20:32 +0100, , include unused pre naming dictionary register signal name_override,,
6861,904d14d4cf5ec9a1051574ef29a273b846eb128f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-20 22:15:44 +0100, , remove nocontext,,
6862,05b20d49877de4bcdec202cf1a479441445f621f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-19 19:25:04 +0100, , include context prefix necessary,,
6863,fc473e31eb9154c6b7fb2dcc447a4d23fe2efc14,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-19 19:24:43 +0100, , fix disjoint namespace test,,
6864,00d3eb7989c9d4d8ada2f3ae60ef442b285b261e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-19 18:42:43 +0100, , always include last step name,,
6865,4eac60d181748d1b09583b63f00e0096bdeb8a10,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-19 18:25:25 +0100, , new naming system second attempt,,
6866,a1043d11c0ae1f038acb31b873073d5a73a21dc3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-16 19:38:39 +0100, , example corelogic_conv use two divider,,
6867,4c85d921b3699059ad03c23f9cd9d241863af083,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-16 19:38:14 +0100, , corelogic record empty default name,,
6868,bdde97f5fd3bacebba0e7adc2ec941f18852121d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-16 18:42:55 +0100, , new naming system beginning work,,
6869,ab8e08a2ed5fb2aa24738e10a2df1842b71ecc89,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-16 18:09:52 +0100, , fhdl new naming system broken,,
6870,e6bfad498df3f73b7c4448d148f77dd64341e806,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-15 22:08:33 +0100, , actorlib control generator,,
6871,c3d7b98b4372cdbee3af4f0e494753c5d17fd14c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-15 17:46:15 +0100, , dma_wishbone small syntax simplification thanks none statement,,
6872,aa8b8da68493effe5f692532d938838eec2810bc,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-15 17:45:54 +0100, , fhdl allow none statement,,
6873,85491efc68afda03a48aae35a507f97115635053,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-15 16:41:15 +0100, , wishbone_dma convert new endpoint api fix bug,,
6874,77b3c8e3bbea68eba4c56f1df5b622ecab45e29c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-15 15:48:51 +0100, , bus list signal,,
6875,3c7161cc3429d80648637e001ac00d9921cfcec7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-15 15:09:44 +0100, , flow saner endpoint management,,
6876,20425703fa67239a8ed180baa6a5eb80ba42e4df,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-13 17:29:05 +0100, , wishbone omit fixed lsbs,,
6877,f8d5c27ef8b81c3aa82c7e498cd0edafeecf0226,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-13 17:28:58 +0100, , wishbone omit fixed lsbs,,
6878,570ea8ccf8814c01cb15f6d32ab4620db28e438e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-13 17:07:46 +0100, , convtools tool,,
6879,077fd9fdbc401c777747a16b0396b24418e3a530,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-10 17:10:18 +0100, , actorlib wishbone dma read master wip,,
6880,c93eb5f48243734a8f28ed735f02a1fdc8732e4e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-10 17:10:03 +0100, , record return offset,,
6881,a6e5f3e76680f619b89aa47aaef77209ccb63aaa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-10 15:54:51 +0100, , flow simplify actor fragment interface,,
6882,683e6b4a6cac98095ffff12c1e33d19e3ea18682,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-09 19:16:11 +0100, , record support aligned flattening,,
6883,b06e70d84966f1ae42d0f0bed75dc8fdc6a5281f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-09 16:28:48 +0100, , corelogic fsm,,
6884,47ae303846ea0d606d0c0001a87c6d20585bfd00,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-09 15:20:09 +0100, , record cleanup,,
6885,cef1c5d3afff6d8feeb04487ba4b30a385917d68,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-09 15:17:24 +0100, , record better exception code,,
6886,89bf704b2b1f61671381f0e7416c6f0a4a8020e9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-09 15:14:42 +0100, , record preserve order,,
6887,bdcaeb159b7576f99c18f4c38a0dee95db748891,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-09 14:21:54 +0100, , flow draw network graph,,
6888,d26ded93d8af03903f9b6a931046773efc51a9c9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-09 14:21:45 +0100, , flow actor busy signal,,
6889,d2d55372d8694cf164905b8c8f98268e03871342,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-08 13:56:11 +0100, , composer wip,,
6890,34c69db14aced5ce010666b3b1e538d967a9fe3e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-07 21:21:46 +0100, , endpoint add suffix signal name,,
6891,cdd9977a40be0160ada60b70d1f0e8d1ac51052a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-07 15:30:14 +0100, , fhdl better signal naming heuristic,,
6892,b6763c28ea20faacb77d7c3649f564b58b7738ad,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-07 12:29:47 +0100, , constant equality,,
6893,7b395b565e57f5ee2116e11ef99a9c2574ac5d6b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-07 12:19:06 +0100, , verilog split comb block use assign statement,,
6894,f209bf6b33b87007e58586c560f8639063569ac7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-07 00:39:28 +0100, , convtools tool,,
6895,0b195a244d7684049935b918b4134eb2109be072,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-07 00:33:28 +0100, , flow network,,
6896,3c1dada9cfbb6e3a7eca9123762154a308e15f17,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-06 23:00:23 +0100, , record compatibility check,,
6897,588f1a259e425c9d2d4e0483ec9c569347dc177a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-06 17:24:05 +0100, , flow plumbing,,
6898,8f1bf508ca01506cedeec983a099d4fa42d1d18d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-06 15:35:17 +0100, , actor simplified automatic control,,
6899,a3bf87780271d5ad9b7b0410dbddd5f321ffd59c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-06 14:32:00 +0100, , ala use record token,,
6900,1905eb37075de71d1e7b8cd73b9a652a8dd69e82,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-06 14:15:57 +0100, , readme update copyright year,,
6901,038992e7d277da49a434a61fe8715e1b339de18c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-06 11:20:44 +0100, , corelogic record,,
6902,d7a3bed44ce68f71b0572e7d222af6624ccd880e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-06 11:20:33 +0100, , signal repr,,
6903,4c040810bc2ae301de41f51e37ddb805e04ee7c4,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-05 19:27:55 +0100, , merge branch master github.com milkymist migen,,
6904,b60abfaa4a47dc60189ecabea5f891b6597f7179,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-05 19:27:45 +0100, , convert convert,,
6905,9366a226bbc4c43669ae13ea97469d2e3577da9e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2012-01-05 19:27:33 +0100, , convert convert,,
6906,6bd8566c48cd8a7d97541cd22d476e80fc1894e6,lain PÃ©teut <peteut@space.unibe.ch>, 2011-12-26 13:41:35 +0100, , setup.py fix catch module signed alain teut peteut space.unibe.ch,,
6907,5f53e6473a4da13198db11e85de35badb46546e9,lain PÃ©teut <peteut@space.unibe.ch>, 2011-12-24 13:46:08 +0100, , add setup script,,
6908,1ce4fbdb98842a44a4805802661fe031c4f64bba,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-23 00:36:07 +0100, , example flow conversion,,
6909,edf90870c222e4ec7b30754683a491f0ae99b1a8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-23 00:35:53 +0100, , flow sum division actor,,
6910,76db20cd9f236f38f966ecd57a4fa91fb84aa1b0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-23 00:35:13 +0100, , fhdl encapsulate replicated constant,,
6911,f0aac4b50fa4a34d267798338ac0ca4898c07f3e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-22 19:37:16 +0100, , flow actor class,,
6912,566295dea30f18c5524e25b1c0859abf57af7b8f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-22 19:36:56 +0100, , csr use optree,,
6913,ba40f584912abf62c33a9a35f2dd945176596062,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-22 15:46:19 +0100, , corelogic operator tree,,
6914,8a394f9159664c22e9b4d3c27720f4117cb66614,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-22 00:04:53 +0100, , verilog comb reset,,
6915,4d6be55e9f4fe253aabb3b969f5a6f953f014295,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-21 23:08:50 +0100, , verilog break convert function,,
6916,26e0b817e8d491d709a8162eaf5276840d3edcc6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-21 23:00:36 +0100, , verilog ignore variable property combinatorial block,,
6917,7456195775e9477a4eebfb3419f7f3b76fe97bd5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-21 22:57:07 +0100, , consistent name,,
6918,47d321cd75fb3ed8c21ecf587063cba646898b38,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-20 00:07:46 +0100, , readme flow,,
6919,d9dc604c99984355634898a939f9e9f2cf99ee83,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-19 23:24:31 +0100, , readme core logic bus bank,,
6920,7774ace7e1f4e5bf594edb5305687386f43e7847,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-19 22:15:10 +0100, , readme structure fhdl description,,
6921,3b640c45bb1cfe61f339378dab69c16b2f8e7364,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 22:02:05 +0100, , use new syntax,,
6922,af0a03b65f160c4cd28d30da96b9dd0f41a172a3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 21:54:39 +0100, , example remove old style declaration,,
6923,94c5fba067c382817bc6e03af24dde4b9293b4d7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 21:54:28 +0100, , corelogic fix signal export,,
6924,4f4d809a4e4078d5219b3b4a66e490a2e79801c0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 21:49:48 +0100, , fhdl better matching assignment,,
6925,107f03fd4bdef5eee9b6436c3084c50c3518e07a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 21:47:48 +0100, , remove declare_signal,,
6926,dd42b2daffc072e3a44d3ba311a41c7c30a85352,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 21:47:29 +0100, , fhdl also take account object attribute get rid declare_signal,,
6927,41e2430e2b3759b70fd406947ec9365c3ffcefc0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 21:26:51 +0100, , fhdl automatic signal name assignment,,
6928,6664af73d11166b97be77470e9ff76d57dd90452,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 00:29:37 +0100, , uart new design using fhdl bank incomplete,,
6929,135a2eb86899149d9877202600877577a6445983,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-18 00:28:04 +0100, , bank support raw register,,
6930,d21e095397ebbe45757cbaf06385878f3670062d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 20:31:42 +0100, , fhdl fix series elif else,,
6931,1a845d45539662a78347f765cc6aa986ad728745,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 15:54:49 +0100, , device bit csr bus,,
6932,bb21f7584a34fb8044735a0da697c30d70ee6297,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 15:54:42 +0100, , device bit csr bus,,
6933,1b3edd07ca010c68b42f2934b203993ed5897be9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 15:22:26 +0100, , norflash use get_fragment,,
6934,6f8a6db40a64df0272daf25979d8dbe6fa984ce8,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 15:20:22 +0100, , verilog get simulator run combinatorial process beginning,,
6935,0e30d67fa3af6882f0426e70a8e74f2d46b21ed5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 15:00:18 +0100, , multiply system clock,,
6936,85fbe07b9445973833a7a4735b3cac077d0d0328,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 15:00:11 +0100, , clkfx module,,
6937,ec4739401270bf0ad09360a0d00bbc29d250b3e3,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-17 14:59:27 +0100, , verilog support float parameter instance,,
6938,411e1af98091f873abb4f2f962e86594aadf46e1,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-16 22:25:26 +0100, , proper reset generation,,
6939,ee6ca729a224b5b67bbfc1843237c0f33dd354ad,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-16 22:25:05 +0100, , verilog user definable reset clock,,
6940,738b45dcbd3415073714a909d37129dae3018323,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-16 21:30:22 +0100, , support new fhdl syntax,,
6941,c7b9dfc203218a200601ff83acb68f719432a125,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-16 21:30:14 +0100, , fhdl simpler syntax,,
6942,39b7190334d7d19b0d19dd9299dc4a5ff94b2129,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-16 16:02:55 +0100, , pay bit attention pep8,,
6943,ca68097ef636802cccce6f0a57fa1137c2a641cb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-16 16:02:49 +0100, , pay bit attention pep8,,
6944,929cc9807020ebaba3c1a6a77e786f5a8160c962,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 17:38:59 +0100, , wishbone2csr wait deack,,
6945,b487e99bcfc9a93761d4cabf819a68af32861b80,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 17:33:12 +0100, , initial import,,
6946,22d03b4943a3bb6339c03a0607c0893410766609,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 15:25:46 +0100, , timeline trigger rest state,,
6947,6f7a35e0a34a35cb1779e0e214aafce142ddbbd7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 14:10:56 +0100, , example wishbone interconnect test bench,,
6948,c840848dba4b6d94c740f164ec8fed7122559c02,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 14:09:12 +0100, , verilog use blocking assignment combinatorial process,,
6949,92f24b784ddf822e39743288d331199a9691257a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 14:08:39 +0100, , wishbone decoder fix slave cyc generation registered mode,,
6950,0ea7a9b2e695571cabdf87b16c63d4e7bf6cac7c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 00:25:46 +0100, , wishbone2csr fix double write bug,,
6951,923fc52e6825ac1e4f79bac3609e4b225d029b2f,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 00:25:25 +0100, , wishbone send ack active master arbiter,,
6952,a72faaecddd7307e1b0d98da1c47baee20aaa73d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-13 00:24:40 +0100, , fhdl allow namespace specified verilog conversion,,
6953,eee6980a366c669fb22aebd2a5dffaa2af16a103,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 20:17:51 +0100, , fhdl support constant parameter verilog conversion,,
6954,dafef5d744f3f13ac0a15eae3f0f9913cffad53e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 20:17:29 +0100, , fhdl fix list reference thanks lars,,
6955,16a6029a1bbfe7858cd58798dd3e4e970e05f150,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 20:17:12 +0100, , bus fix csr interconnect data readback,,
6956,dad91206531d7e3ad48cf5c6ff9ce978a622f19c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 20:16:50 +0100, , bus bit csr address,,
6957,7582b76406fdf36d391aea254a1a0d9b1ee3b2d6,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 20:15:30 +0100, , bank fix csrgen address decoder,,
6958,05d91c7104721c0dc475514cf10aaa7066d5d53b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 15:04:34 +0100, , bus wishbone csr bridge,,
6959,af74a89b8a52bbf9b7718dcc4df36be60a1d7955,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 01:11:13 +0100, , corelogic timeline module,,
6960,019ef16db4cba7de15a3496f11fae4b14e4737ce,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 01:10:59 +0100, , fhdl remove broken fragment iadd,,
6961,b00581616e310185902b15b9aefac39f39c7692a,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-11 01:10:37 +0100, , convtools insert reset variable,,
6962,d3127fd5d86377daa92247bebd72cd16407e372b,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-10 20:48:23 +0100, , autofragment remove debug,,
6963,44f44b8a05c3b2d5bdfad0fb0541237b778e5997,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-10 20:47:21 +0100, , fhdl autofragment,,
6964,4b15a845057539b2abaa25a616af7b83191fc826,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-10 20:47:06 +0100, , fhdl fix empty fragment,,
6965,a49ecc4331a373b9a63a836ca2523db63f88d1e7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-10 20:25:24 +0100, , fhdl pad support fragment,,
6966,4d1a9603088c4d1ec43249d6c2cfe1a391b04b94,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-09 13:11:52 +0100, , wishbone decoder shared bus interconnect,,
6967,fa63cc1ec86dea7dd0bd01ab2ccae17f121a0c69,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-09 13:11:34 +0100, , fhdl replication support,,
6968,5c7131dc86f6ea84a66e37c4371ca3b1c902704d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 23:21:25 +0100, , wishbone arbiter,,
6969,c1041b9a5f3c38d1d1a3f8c46c54428153dcffdb,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 23:06:04 +0100, , simplebus export getsigname function,,
6970,b2bc5ad4f44519a0da607bf51e4823d88cd1bc39,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 23:04:34 +0100, , corelogic multimux module,,
6971,b0c5b74c2284d1325d1dab1bed7492e9e03fb74c,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 23:04:20 +0100, , verilog handle default case statement,,
6972,512655c108a072773fb910193261c03844300b08,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 21:28:20 +0100, , fhdl improve automatic signal naming,,
6973,5034af30382d2e22a7898ae6e2f500646ac11573,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 21:25:05 +0100, , corelogic conversion example,,
6974,62f70a54f0fdcc948ff88cbf0c83890dcdede527,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 21:19:40 +0100, , corelogic divider module,,
6975,84eb964adcab11a4d740a5cf7e507e258109d7aa,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 21:15:44 +0100, , fhdl support negation operator,,
6976,bf021efa2b3019f7846dd1afa4ac577dc569df49,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 21:15:24 +0100, , verilog fix unary operator conversion,,
6977,78f18ad59382dcc061c32f9d63fb75c069c9b18e,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 21:15:02 +0100, , corelogic round robin module,,
6978,7c99e51b907e76553b1474d18a4434c5e1950fd7,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 19:16:08 +0100, , named bus,,
6979,5720a51dad05bd26c51558605dc85d32d16e8246,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 19:09:32 +0100, , wishbone add missing sel,,
6980,ed05ec5f6a2be6eeb332e9040b0a2124a8348e52,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 18:56:14 +0100, , instance signal override,,
6981,c43f3da534ab258767815b53cd40ce3bf514ff63,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 18:47:41 +0100, , wishbone declaration,,
6982,a6b86168ce98ad17a844c1a5449ccb4b1ba07cb0,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 18:47:32 +0100, , simple bus base class,,
6983,1b637cea618828f85ba6ee29ba6fb0178d4607b5,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-08 16:35:32 +0100, , instance support,,
6984,fab02f84cbb9ee5d790023aeec4667261568bf87,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-07 22:21:30 +0100, , fhdl fix implicit slice index,,
6985,82f77180d5cdb62f95ffea7c98bf1da383c3ea2d,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-07 22:21:10 +0100, , fhdl cleanup value,,
6986,0e8d894a354652c6dd361f31818e8b9e625efc77,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-05 22:00:06 +0100, , variable conversion,,
6987,4340680704900b8836380012ca6c56dc8c4f5267,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-05 19:25:32 +0100, , cleanup,,
6988,ec51f09c98676a6b14be3abfdaa43f995a855458,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-05 17:43:56 +0100, , case support register bank generator,,
6989,458cfc862325e256706d70eb7ee6f5fa012668a9,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-05 00:16:44 +0100, , csr bus definition,,
6990,5acf2e169fe963092a1ab26d9ec6f7a341cc3311,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-04 23:39:48 +0100, , example folder,,
6991,e099f4d52f60511a9016d7e9489124956d3a73da,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-04 22:41:50 +0100, , reset insertion,,
6992,cd8544c7581d8df8f513ef4b920e79a4ef3ba8be,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-04 22:26:32 +0100, , verilog generator,,
6993,499b95a519e6f8015871be74cbc19bef0d75c4f2,ebastien Bourdeauducq <sebastien@milkymist.org>, 2011-12-04 16:44:38 +0100, ,,,
