
const ISP_NVRAM_MFB_T MFB_%04d = {
    .ll_con1   ={.bits ={.BLD_LL_FLT_MODE=0, .rsv_2=0, .BLD_LL_FLT_WT_MODE1=2, .rsv_7=0, .BLD_LL_FLT_WT_MODE2=1, .rsv_10=0, .BLD_LL_CLIP_TH1=45, .BLD_LL_CLIP_TH2=45}},\
    .ll_con2   ={.bits ={.BLD_LL_MAX_WT=5, .rsv_3=0, .BLD_LL_DT1=2, .BLD_LL_TH1=16, .BLD_LL_TH2=32}},\
    .mbd_con0  ={.bits ={.BLD_MBD_MAX_WT=32, .rsv_8=0}},\
    .mbd_con1  ={.bits ={.BLD_MBD_YL1_THL_0=0, .rsv_6=0, .BLD_MBD_YL1_THL_1=6, .rsv_14=0, .BLD_MBD_YL1_THL_2=12, .rsv_22=0, .BLD_MBD_YL1_THL_3=18, .rsv_30=0}},\
    .mbd_con2  ={.bits ={.BLD_MBD_YL1_THL_4=24, .rsv_6=0, .BLD_MBD_YL1_THH_0=16, .rsv_14=0, .BLD_MBD_YL1_THH_1=22, .rsv_22=0, .BLD_MBD_YL1_THH_2=28, .rsv_30=0}},\
    .mbd_con3  ={.bits ={.BLD_MBD_YL1_THH_3=34, .rsv_6=0, .BLD_MBD_YL1_THH_4=40, .rsv_14=0, .BLD_MBD_YL2_THL_0=0, .rsv_22=0, .BLD_MBD_YL2_THL_1=4, .rsv_30=0}},\
    .mbd_con4  ={.bits ={.BLD_MBD_YL2_THL_2=10, .rsv_6=0, .BLD_MBD_YL2_THL_3=16, .rsv_14=0, .BLD_MBD_YL2_THL_4=22, .rsv_22=0, .BLD_MBD_YL2_THH_0=14, .rsv_30=0}},\
    .mbd_con5  ={.bits ={.BLD_MBD_YL2_THH_1=20, .rsv_6=0, .BLD_MBD_YL2_THH_2=26, .rsv_14=0, .BLD_MBD_YL2_THH_3=32, .rsv_22=0, .BLD_MBD_YL2_THH_4=38, .rsv_30=0}},\
    .mbd_con6  ={.bits ={.BLD_MBD_YL3_THL_0=0, .rsv_6=0, .BLD_MBD_YL3_THL_1=0, .rsv_14=0, .BLD_MBD_YL3_THL_2=6, .rsv_22=0, .BLD_MBD_YL3_THL_3=12, .rsv_30=0}},\
    .mbd_con7  ={.bits ={.BLD_MBD_YL3_THL_4=18, .rsv_6=0, .BLD_MBD_YL3_THH_0=10, .rsv_14=0, .BLD_MBD_YL3_THH_1=16, .rsv_22=0, .BLD_MBD_YL3_THH_2=22, .rsv_30=0}},\
    .mbd_con8  ={.bits ={.BLD_MBD_YL3_THH_3=28, .rsv_6=0, .BLD_MBD_YL3_THH_4=34, .rsv_14=0, .BLD_MBD_CL1_THL_0=0, .rsv_22=0, .BLD_MBD_CL1_THL_1=2, .rsv_30=0}},\
    .mbd_con9  ={.bits ={.BLD_MBD_CL1_THL_2=6, .rsv_6=0, .BLD_MBD_CL1_THL_3=10, .rsv_14=0, .BLD_MBD_CL1_THL_4=14, .rsv_22=0, .BLD_MBD_CL1_THH_0=14, .rsv_30=0}},\
    .mbd_con10 ={.bits ={.BLD_MBD_CL1_THH_1=18, .rsv_6=0, .BLD_MBD_CL1_THH_2=22, .rsv_14=0, .BLD_MBD_CL1_THH_3=26, .rsv_22=0, .BLD_MBD_CL1_THH_4=30, .rsv_30=0}},\
};