Overview
========

The DisplayPort IP-core is a optimized DisplayPort solution for FPGA implementation. 
It has a small logic footprint and thin host driver. 

Features
--------
* DisplayPort 1.4 
* RBR, HBR, HBR2 and HBR3 line rates
* Support for 2 and 4 DP lanes
* Native video and AXI stream interfaces
* Single Stream transport mode (SST)
* Dual and quad pixels per clock
