Fitter report for top_HMC
Mon Jun 15 19:57:14 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Mon Jun 15 19:57:14 2015      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; top_HMC                                    ;
; Top-level Entity Name           ; LinearPrediction                           ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CEFA2F23C8                                ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 2,443 / 9,430 ( 26 % )                     ;
; Total registers                 ; 3308                                       ;
; Total pins                      ; 52 / 224 ( 23 % )                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 199,680 / 1,802,240 ( 11 % )               ;
; Total RAM Blocks                ; 37 / 176 ( 21 % )                          ;
; Total DSP Blocks                ; 0 / 25 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1 / 4 ( 25 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                             ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEFA2F23C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; I/O Assignment Warnings                                         ;
+--------------------------+--------------------------------------+
; Pin Name                 ; Reason                               ;
+--------------------------+--------------------------------------+
; memory_mem_a[0]          ; Missing slew rate                    ;
; memory_mem_a[1]          ; Missing slew rate                    ;
; memory_mem_a[2]          ; Missing slew rate                    ;
; memory_mem_a[3]          ; Missing slew rate                    ;
; memory_mem_a[4]          ; Missing slew rate                    ;
; memory_mem_a[5]          ; Missing slew rate                    ;
; memory_mem_a[6]          ; Missing slew rate                    ;
; memory_mem_a[7]          ; Missing slew rate                    ;
; memory_mem_a[8]          ; Missing slew rate                    ;
; memory_mem_a[9]          ; Missing slew rate                    ;
; memory_mem_a[10]         ; Missing slew rate                    ;
; memory_mem_a[11]         ; Missing slew rate                    ;
; memory_mem_a[12]         ; Missing slew rate                    ;
; memory_mem_ba[0]         ; Missing slew rate                    ;
; memory_mem_ba[1]         ; Missing slew rate                    ;
; memory_mem_ba[2]         ; Missing slew rate                    ;
; memory_mem_cke[0]        ; Missing slew rate                    ;
; memory_mem_cs_n[0]       ; Missing slew rate                    ;
; memory_mem_ras_n[0]      ; Missing slew rate                    ;
; memory_mem_cas_n[0]      ; Missing slew rate                    ;
; memory_mem_we_n[0]       ; Missing slew rate                    ;
; memory_mem_reset_n       ; Missing slew rate                    ;
; memory_mem_odt[0]        ; Missing slew rate                    ;
; status_local_init_done   ; Missing drive strength and slew rate ;
; status_local_cal_success ; Missing drive strength and slew rate ;
; status_local_cal_fail    ; Missing drive strength and slew rate ;
+--------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                     ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                    ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                    ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                           ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                    ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                    ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                     ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0] ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                    ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                     ; CLKOUT                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                           ; OUTCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_avl_phy_clk                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                   ; DIVCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_mem_phy_clk                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                   ; DIVCLK                   ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a0                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a1                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a2                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a3                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a4                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a5                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a6                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a7                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a8                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a9                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a10                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a11                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a12                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a13                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a14                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a15                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a16                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a17                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a18                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a19                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a20                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a21                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a22                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a23                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a24                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a25                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a26                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a27                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a28                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a29                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a30                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a31                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|address[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|address[10]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|address[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|address[11]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[2]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[21]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[23]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|length[23]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[8]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[8]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[9]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[10]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[11]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[16]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[29]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[29]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[31]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[31]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[6]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[7]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[9]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[11]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[16]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[16]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[18]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[18]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[19]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[19]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[21]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[21]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[7]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[7]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[9]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[9]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[12]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[12]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[13]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[13]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[14]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[14]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[17]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[17]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_write                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_write~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[14]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[14]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[18]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[18]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[5]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[5]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_force_src2_zero                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_force_src2_zero~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[3]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~DUPLICATE                                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted~DUPLICATE                                                                                                       ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|has_pending_responses                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|has_pending_responses~DUPLICATE                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~DUPLICATE                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~DUPLICATE                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                             ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]~DUPLICATE                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]~DUPLICATE                                                                                    ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]~DUPLICATE                                                                                        ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~DUPLICATE                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2~DUPLICATE                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                             ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                             ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~DUPLICATE                                                                             ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~DUPLICATE                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                    ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]~DUPLICATE                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]~DUPLICATE                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[48]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[4]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[8]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[8]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[10]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[10]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[22]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[22]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[24]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[24]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[26]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[26]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|burstcount_register_lint[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|end_begintransfer                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]~DUPLICATE                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]~DUPLICATE                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|byteen_reg[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|count[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|count[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|count[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|count[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|startofpacket_reg                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|startofpacket_reg~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[8]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[8]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[12]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[12]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[16]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[17]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[17]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[22]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[22]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[25]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|address_register[25]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|burstcount_register_lint[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|end_begintransfer                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[11]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[15]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[24]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[34]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[34]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[43]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[43]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[3]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                   ; Created         ; Placement                                         ; Location assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                ; Created         ; Placement                                         ; Location assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF                                                                                                                                ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------+---------------------+----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                           ; Ignored Value       ; Ignored Source             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------+---------------------+----------------------------+
; PLL Compensation Mode                                     ; LinearPrediction                            ;              ; ddr3_interface|pll0|fbout                                                            ; DIRECT              ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                   ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                  ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|ureset|phy_reset_mem_stable_n                              ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|p0|umemphy|ureset|phy_reset_n                                         ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|pll0|pll_avl_clk                                                      ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|pll0|pll_config_clk                                                   ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Global Signal                                             ; LinearPrediction                            ;              ; ddr3_interface|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n ; OFF                 ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; LinearPrediction                            ;              ; memory_mem_dqs[0]                                                                    ; 0                   ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; LinearPrediction                            ;              ; memory_mem_dqs[1]                                                                    ; 0                   ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; LinearPrediction                            ;              ; memory_mem_dqs_n[0]                                                                  ; 0                   ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; LinearPrediction                            ;              ; memory_mem_dqs_n[1]                                                                  ; 0                   ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; LinearPrediction                            ;              ; ddr3_interface                                                                       ; ON                  ; QSF Assignment             ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                            ; on                  ; Compiler or HDL Assignment ;
+-----------------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------+---------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6941 ) ; 0.00 % ( 0 / 6941 )        ; 0.00 % ( 0 / 6941 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6941 ) ; 0.00 % ( 0 / 6941 )        ; 0.00 % ( 0 / 6941 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5915 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 205 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 821 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,443 / 9,430         ; 26 %  ;
; ALMs needed [=A-B+C]                                        ; 2,443                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,817 / 9,430         ; 30 %  ;
;         [a] ALMs used for LUT logic and registers           ; 559                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,273                 ;       ;
;         [c] ALMs used for registers                         ; 925                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 60                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 435 / 9,430           ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 61 / 9,430            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 56                    ;       ;
;         [c] Due to LAB input limits                         ; 5                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 444 / 943             ; 47 %  ;
;     -- Logic LABs                                           ; 438                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 6                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,170                 ;       ;
;     -- 7 input functions                                    ; 43                    ;       ;
;     -- 6 input functions                                    ; 660                   ;       ;
;     -- 5 input functions                                    ; 571                   ;       ;
;     -- 4 input functions                                    ; 718                   ;       ;
;     -- <=3 input functions                                  ; 1,178                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,307                 ;       ;
; Memory ALUT usage                                           ; 102                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 102                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,174                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,968 / 18,860        ; 16 %  ;
;         -- Secondary logic registers                        ; 206 / 18,860          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,982                 ;       ;
;         -- Routing optimization registers                   ; 192                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 52 / 224              ; 23 %  ;
;     -- Clock pins                                           ; 1 / 9                 ; 11 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
; I/O registers                                               ; 134                   ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 5                     ;       ;
; M10K blocks                                                 ; 37 / 176              ; 21 %  ;
; Total MLAB memory bits                                      ; 2,752                 ;       ;
; Total block memory bits                                     ; 199,680 / 1,802,240   ; 11 %  ;
; Total block memory implementation bits                      ; 378,880 / 1,802,240   ; 21 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 25                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 4                 ; 25 %  ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 6.0% / 5.7% / 6.9%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 23.3% / 23.8% / 24.7% ;       ;
; Maximum fan-out                                             ; 1527                  ;       ;
; Highest non-global fan-out                                  ; 1527                  ;       ;
; Total fan-out                                               ; 30918                 ;       ;
; Average fan-out                                             ; 3.73                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2402 / 9430 ( 25 % )  ; 74 / 9430 ( < 1 % )  ; 122 / 9430 ( 1 % )             ;
; ALMs needed [=A-B+C]                                        ; 2402                  ; 74                   ; 122                            ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2609 / 9430 ( 28 % )  ; 82 / 9430 ( < 1 % )  ; 128 / 9430 ( 1 % )             ;
;         [a] ALMs used for LUT logic and registers           ; 486                   ; 28                   ; 46                             ;
;         [b] ALMs used for LUT logic                         ; 1185                  ; 37                   ; 51                             ;
;         [c] ALMs used for registers                         ; 898                   ; 17                   ; 11                             ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                    ; 20                             ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 268 / 9430 ( 3 % )    ; 8 / 9430 ( < 1 % )   ; 6 / 9430 ( < 1 % )             ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 61 / 9430 ( < 1 % )   ; 0 / 9430 ( 0 % )     ; 0 / 9430 ( 0 % )               ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 56                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 5                     ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 424 / 943 ( 45 % )    ; 20 / 943 ( 2 % )     ; 34 / 943 ( 4 % )               ;
;     -- Logic LABs                                           ; 420                   ; 20                   ; 32                             ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                    ; 2                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2990                  ; 116                  ; 166                            ;
;     -- 7 input functions                                    ; 25                    ; 1                    ; 17                             ;
;     -- 6 input functions                                    ; 595                   ; 21                   ; 44                             ;
;     -- 5 input functions                                    ; 522                   ; 24                   ; 25                             ;
;     -- 4 input functions                                    ; 658                   ; 14                   ; 46                             ;
;     -- <=3 input functions                                  ; 1120                  ; 56                   ; 2                              ;
; Combinational ALUT usage for route-throughs                 ; 1281                  ; 16                   ; 10                             ;
; Memory ALUT usage                                           ; 70                    ; 0                    ; 32                             ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 70                    ; 0                    ; 32                             ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 2766 / 18860 ( 15 % ) ; 89 / 18860 ( < 1 % ) ; 113 / 18860 ( < 1 % )          ;
;         -- Secondary logic registers                        ; 202 / 18860 ( 1 % )   ; 4 / 18860 ( < 1 % )  ; 0 / 18860 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 2780                  ; 89                   ; 113                            ;
;         -- Routing optimization registers                   ; 188                   ; 4                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 1                     ; 0                    ; 51                             ;
; I/O registers                                               ; 0                     ; 0                    ; 134                            ;
; Total block memory bits                                     ; 191488                ; 0                    ; 8192                           ;
; Total block memory implementation bits                      ; 368640                ; 0                    ; 10240                          ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 36 / 176 ( 20 % )     ; 0 / 176 ( 0 % )      ; 1 / 176 ( < 1 % )              ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 104 ( 0 % )       ; 0 / 104 ( 0 % )      ; 4 / 104 ( 3 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )        ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 896 ( 0 % )       ; 0 / 896 ( 0 % )      ; 114 / 896 ( 12 % )             ;
; Double data rate I/O input circuitry                        ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 16 / 272 ( 5 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 44 / 272 ( 16 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )      ; 20 / 288 ( 6 % )               ;
; Impedance logic block                                       ; 0 / 10 ( 0 % )        ; 0 / 10 ( 0 % )       ; 1 / 10 ( 10 % )                ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; Delay chain                                                 ; 0 / 880 ( 0 % )       ; 0 / 880 ( 0 % )      ; 62 / 880 ( 7 % )               ;
; Pin configuration                                           ; 0 / 256 ( 0 % )       ; 0 / 256 ( 0 % )      ; 20 / 256 ( 7 % )               ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; Signal Splitter                                             ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 3 / 272 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 32 ( 0 % )        ; 0 / 32 ( 0 % )       ; 4 / 32 ( 12 % )                ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )      ; 16 / 112 ( 14 % )              ;
; PHY Clock Buffer                                            ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 1 / 16 ( 6 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 16 / 272 ( 5 % )               ;
; LFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 16 / 272 ( 5 % )               ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; PLL DLL Output                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; PLL LVDS Output                                             ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 4 / 36 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; VFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 2312                  ; 140                  ; 1259                           ;
;     -- Registered Input Connections                         ; 1540                  ; 100                  ; 251                            ;
;     -- Output Connections                                   ; 1248                  ; 485                  ; 1978                           ;
;     -- Registered Output Connections                        ; 813                   ; 484                  ; 62                             ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 29090                 ; 1248                 ; 6873                           ;
;     -- Registered Connections                               ; 15013                 ; 1005                 ; 651                            ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 494                  ; 3066                           ;
;     -- sld_hub:auto_hub                                     ; 494                   ; 0                    ; 131                            ;
;     -- hard_block:auto_generated_inst                       ; 3066                  ; 131                  ; 40                             ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 55                    ; 63                   ; 2154                           ;
;     -- Output Ports                                         ; 39                    ; 81                   ; 141                            ;
;     -- Bidir Ports                                          ; 20                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 35                             ;
;     -- Registered Output Ports                              ; 0                     ; 42                   ; 49                             ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 8                    ; 16                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 45                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 50                   ; 1673                           ;
;     -- Output Ports with no Fanout                          ; 0                     ; 60                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk   ; H13   ; 7A       ; 38           ; 45           ; 0            ; 18                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; oct_rzqin ; B11   ; 7A       ; 32           ; 45           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                               ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; memory_mem_a[0]          ; L7    ; 8A       ; 22           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[10]         ; C6    ; 8A       ; 12           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[11]         ; D6    ; 8A       ; 12           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[12]         ; D7    ; 8A       ; 10           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[1]          ; K7    ; 8A       ; 22           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[2]          ; H8    ; 8A       ; 20           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[3]          ; G8    ; 8A       ; 20           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[4]          ; J7    ; 8A       ; 20           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[5]          ; J8    ; 8A       ; 20           ; 45           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[6]          ; A10   ; 8A       ; 18           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[7]          ; A9    ; 8A       ; 18           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[8]          ; A8    ; 8A       ; 12           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[9]          ; A7    ; 8A       ; 12           ; 45           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[0]         ; A5    ; 8A       ; 16           ; 45           ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[1]         ; B10   ; 8A       ; 16           ; 45           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[2]         ; C9    ; 8A       ; 16           ; 45           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cas_n[0]      ; B6    ; 8A       ; 14           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck[0]         ; J9    ; 8A       ; 18           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n[0]       ; H9    ; 8A       ; 18           ; 45           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke[0]        ; F14   ; 7A       ; 43           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n[0]       ; E9    ; 8A       ; 10           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]         ; G11   ; 7A       ; 38           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]         ; J17   ; 7A       ; 44           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_odt[0]        ; L8    ; 7A       ; 34           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ras_n[0]      ; B7    ; 8A       ; 14           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_reset_n       ; J19   ; 7A       ; 48           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_we_n[0]       ; F7    ; 8A       ; 8            ; 45           ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; status_local_cal_fail    ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; status_local_cal_success ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; status_local_init_done   ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                               ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_mem_dq[0]    ; E12   ; 7A       ; 32           ; 45           ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]   ; J11   ; 7A       ; 40           ; 45           ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]   ; A13   ; 7A       ; 42           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]   ; B15   ; 7A       ; 43           ; 45           ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]   ; C15   ; 7A       ; 43           ; 45           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]   ; G15   ; 7A       ; 43           ; 45           ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]   ; K16   ; 7A       ; 44           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[1]    ; D12   ; 7A       ; 32           ; 45           ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[2]    ; C11   ; 7A       ; 32           ; 45           ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[3]    ; K9    ; 7A       ; 34           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]    ; C13   ; 7A       ; 36           ; 45           ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]    ; D13   ; 7A       ; 36           ; 45           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]    ; B12   ; 7A       ; 36           ; 45           ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]    ; F12   ; 7A       ; 38           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]    ; F13   ; 7A       ; 40           ; 45           ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]    ; E14   ; 7A       ; 40           ; 45           ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]   ; H11   ; 7A       ; 34           ; 45           ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]   ; H14   ; 7A       ; 42           ; 45           ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0] ; G12   ; 7A       ; 34           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1] ; J13   ; 7A       ; 42           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 3 / 16 ( 19 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 27 / 48 ( 56 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 8A       ; 22 / 32 ( 69 % ) ; 1.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 271        ; 8A       ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 262        ; 8A       ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 260        ; 8A       ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; memory_mem_dq[11]               ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA2      ; 31         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; memory_mem_cas_n[0]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; memory_mem_ras_n[0]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B11      ; 250        ; 7A       ; oct_rzqin                       ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 240        ; 7A       ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; memory_mem_dq[12]               ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ;            ; --       ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;                                 ; 0.75V               ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; memory_mem_dq[13]               ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 276        ; 8A       ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ;            ; --       ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ; 239        ; 7A       ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D14      ;            ; --       ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; --       ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; --       ; VCCPD1A2A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; memory_mem_cs_n[0]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; --       ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; memory_mem_dq[9]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; memory_mem_we_n[0]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F13      ; 233        ; 7A       ; memory_mem_dq[8]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 226        ; 7A       ; memory_mem_cke[0]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; memory_mem_dm[0]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 245        ; 7A       ; memory_mem_dqs_n[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; memory_mem_dq[14]               ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; memory_mem_ck_n[0]              ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; memory_mem_dqs[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; clk_clk                         ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 227        ; 7A       ; memory_mem_dqs[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; --       ; VCCPD1A2A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; memory_mem_ck[0]                ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; memory_mem_dq[10]               ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; memory_mem_dqs_n[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; memory_mem_dm[1]                ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; memory_mem_reset_n              ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; memory_mem_dq[15]               ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; memory_mem_odt[0]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L9       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; status_local_cal_fail           ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; status_local_cal_success        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; --       ; VCCPD1A2A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; status_local_init_done          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                        ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X54_Y42_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                     ; Removed Component                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                      ;
;  top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll6~PLL_OUTPUT_COUNTER                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                   ;
;  top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                   ;
; PHY Clock Buffers                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                      ;
;  top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                                                                                                      ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf                                                      ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf           ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf           ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
;                                                                                                                                           ;                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll1~FRACTIONAL_PLL                ;                             ;
;     -- PLL Type                                                                                                                           ; Integer PLL                 ;
;     -- PLL Location                                                                                                                       ; FRACTIONALPLL_X54_Y38_N0    ;
;     -- PLL Feedback clock type                                                                                                            ; Global Clock                ;
;     -- PLL Bandwidth                                                                                                                      ; Auto                        ;
;         -- PLL Bandwidth Range                                                                                                            ; 1200000 to 600000 Hz        ;
;     -- Reference Clock Frequency                                                                                                          ; 125.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                         ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                                                  ; 300.0 MHz                   ;
;     -- PLL Operation Mode                                                                                                                 ; Normal                      ;
;     -- PLL Freq Min Lock                                                                                                                  ; 125.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                  ; 270.833333 MHz              ;
;     -- PLL Enable                                                                                                                         ; On                          ;
;     -- PLL Fractional Division                                                                                                            ; N/A                         ;
;     -- M Counter                                                                                                                          ; 24                          ;
;     -- N Counter                                                                                                                          ; 10                          ;
;     -- PLL Refclk Select                                                                                                                  ;                             ;
;             -- PLL Refclk Select Location                                                                                                 ; PLLREFCLKSELECT_X54_Y44_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                         ; clk_0                       ;
;             -- PLL Reference Clock Input 1 source                                                                                         ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                                            ; N/A                         ;
;             -- CORECLKIN source                                                                                                           ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                                         ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                                          ; N/A                         ;
;             -- RXIQCLKIN source                                                                                                           ; N/A                         ;
;             -- CLKIN(0) source                                                                                                            ; clk_clk~input               ;
;             -- CLKIN(1) source                                                                                                            ; N/A                         ;
;             -- CLKIN(2) source                                                                                                            ; N/A                         ;
;             -- CLKIN(3) source                                                                                                            ; N/A                         ;
;     -- PLL Output Counter                                                                                                                 ;                             ;
;         -- top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll1~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                     ; 300.0 MHz                   ;
;             -- Output Clock Location                                                                                                      ; PLLOUTPUTCOUNTER_X54_Y43_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                     ; Off                         ;
;             -- Duty Cycle                                                                                                                 ; 50.0000                     ;
;             -- Phase Shift                                                                                                                ; 0.000000 degrees            ;
;             -- C Counter                                                                                                                  ; 1                           ;
;             -- C Counter PH Mux PRST                                                                                                      ; 0                           ;
;             -- C Counter PRST                                                                                                             ; 1                           ;
;         -- top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll7~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                     ; 20.0 MHz                    ;
;             -- Output Clock Location                                                                                                      ; PLLOUTPUTCOUNTER_X54_Y45_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                     ; On                          ;
;             -- Duty Cycle                                                                                                                 ; 50.0000                     ;
;             -- Phase Shift                                                                                                                ; 0.000000 degrees            ;
;             -- C Counter                                                                                                                  ; 15                          ;
;             -- C Counter PH Mux PRST                                                                                                      ; 0                           ;
;             -- C Counter PRST                                                                                                             ; 1                           ;
;         -- top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll3~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                     ; 300.0 MHz                   ;
;             -- Output Clock Location                                                                                                      ; PLLOUTPUTCOUNTER_X54_Y44_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                     ; Off                         ;
;             -- Duty Cycle                                                                                                                 ; 50.0000                     ;
;             -- Phase Shift                                                                                                                ; 270.000000 degrees          ;
;             -- C Counter                                                                                                                  ; 1                           ;
;             -- C Counter PH Mux PRST                                                                                                      ; 6                           ;
;             -- C Counter PRST                                                                                                             ; 1                           ;
;         -- top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll6~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                     ; 60.0 MHz                    ;
;             -- Output Clock Location                                                                                                      ; PLLOUTPUTCOUNTER_X54_Y42_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                     ; On                          ;
;             -- Duty Cycle                                                                                                                 ; 50.0000                     ;
;             -- Phase Shift                                                                                                                ; 9.000000 degrees            ;
;             -- C Counter                                                                                                                  ; 5                           ;
;             -- C Counter PH Mux PRST                                                                                                      ; 1                           ;
;             -- C Counter PRST                                                                                                             ; 1                           ;
;                                                                                                                                           ;                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LinearPrediction                                                                                                                                   ; 2442.5 (8.2)         ; 2817.0 (8.9)                     ; 434.5 (0.7)                                       ; 60.0 (0.0)                       ; 60.0 (0.0)           ; 3170 (15)           ; 3174 (0)                  ; 134 (134)     ; 199680            ; 37    ; 0          ; 52   ; 0            ; |LinearPrediction                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                               ; 68.0 (0.5)           ; 81.5 (0.5)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (1)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                                 ; 67.5 (0.0)           ; 81.0 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                            ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                      ; 67.5 (1.5)           ; 81.0 (3.0)                       ; 13.5 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (1)             ; 93 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                           ; 66.0 (0.0)           ; 78.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                            ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                       ; 66.0 (45.4)          ; 78.0 (52.3)                      ; 12.0 (6.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (78)            ; 87 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                               ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                                         ; 10.3 (10.3)          ; 11.5 (11.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                       ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                                       ; 10.2 (10.2)          ; 14.2 (14.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                     ; altera_sld   ;
;    |top_LPC_FPGA:LPC_FPGA|                                                                                                                          ; 2366.3 (0.0)         ; 2726.6 (0.0)                     ; 420.3 (0.0)                                       ; 60.0 (0.0)                       ; 60.0 (0.0)           ; 3039 (0)            ; 3081 (0)                  ; 0 (0)         ; 199680            ; 37    ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA                                                                                                                                                                                                                                                                                                                                                   ; top_LPC_FPGA ;
;       |altera_reset_controller:rst_controller|                                                                                                      ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                            ; top_LPC_FPGA ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                 ; top_LPC_FPGA ;
;       |altera_reset_controller:rst_controller_001|                                                                                                  ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;       |clk_divide:clk_divide_8k_0|                                                                                                                  ; 8.2 (8.2)            ; 9.2 (9.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0                                                                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;       |custom_master:read_master|                                                                                                                   ; 86.6 (0.0)           ; 107.8 (0.0)                      ; 21.8 (0.0)                                        ; 0.6 (0.0)                        ; 10.0 (0.0)           ; 128 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master                                                                                                                                                                                                                                                                                                                         ; top_LPC_FPGA ;
;          |burst_read_master:a_burst_read_master|                                                                                                    ; 86.6 (59.1)          ; 107.8 (74.7)                     ; 21.8 (16.2)                                       ; 0.6 (0.6)                        ; 10.0 (0.0)           ; 128 (100)           ; 97 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master                                                                                                                                                                                                                                                                                   ; top_LPC_FPGA ;
;             |scfifo:the_master_to_user_fifo|                                                                                                        ; 27.5 (0.0)           ; 33.2 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo                                                                                                                                                                                                                                                    ; work         ;
;                |scfifo_he61:auto_generated|                                                                                                         ; 27.5 (0.0)           ; 33.2 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated                                                                                                                                                                                                                         ; work         ;
;                   |a_dpfifo_ok61:dpfifo|                                                                                                            ; 27.5 (7.2)           ; 33.2 (7.5)                       ; 5.7 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (13)             ; 29 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo                                                                                                                                                                                                    ; work         ;
;                      |altsyncram_hke1:FIFOram|                                                                                                      ; 10.5 (10.5)          ; 13.0 (13.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram                                                                                                                                                                            ; work         ;
;                      |cntr_hgb:rd_ptr_msb|                                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                ; work         ;
;                      |cntr_igb:wr_ptr|                                                                                                              ; 2.8 (2.8)            ; 5.0 (5.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                    ; work         ;
;                      |cntr_ug7:usedw_counter|                                                                                                       ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                             ; work         ;
;       |custom_master:write_master|                                                                                                                  ; 114.0 (0.0)          ; 116.3 (0.0)                      ; 5.2 (0.0)                                         ; 2.9 (0.0)                        ; 10.0 (0.0)           ; 124 (0)             ; 108 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master                                                                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |burst_write_master:a_burst_write_master|                                                                                                  ; 114.0 (86.2)         ; 116.3 (83.3)                     ; 5.2 (0.0)                                         ; 2.9 (2.9)                        ; 10.0 (0.0)           ; 124 (97)            ; 108 (82)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master                                                                                                                                                                                                                                                                                ; top_LPC_FPGA ;
;             |scfifo:the_user_to_master_fifo|                                                                                                        ; 27.0 (0.0)           ; 33.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_2191:auto_generated|                                                                                                         ; 27.0 (2.0)           ; 33.0 (2.2)                       ; 6.0 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (4)              ; 26 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_9261:dpfifo|                                                                                                            ; 25.0 (5.2)           ; 30.8 (5.7)                       ; 5.8 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (8)              ; 25 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |altsyncram_hke1:FIFOram|                                                                                                      ; 10.5 (10.5)          ; 13.0 (13.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram                                                                                                                                                                         ; work         ;
;                      |cntr_hgb:rd_ptr_msb|                                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                             ; work         ;
;                      |cntr_igb:wr_ptr|                                                                                                              ; 2.5 (2.5)            ; 5.0 (5.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |cntr_ug7:usedw_counter|                                                                                                       ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                          ; work         ;
;       |master_avalon_interface:avmm_master_interface_0|                                                                                             ; 58.0 (58.0)          ; 106.7 (106.7)                    ; 48.7 (48.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 162 (162)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0                                                                                                                                                                                                                                                                                                   ; top_LPC_FPGA ;
;       |top_LPC_FPGA_AlgorithmRun:algorithmrun|                                                                                                      ; 1.6 (1.6)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_AlgorithmRun:algorithmrun                                                                                                                                                                                                                                                                                                            ; top_LPC_FPGA ;
;       |top_LPC_FPGA_DDR3_interface:ddr3_interface|                                                                                                  ; 1056.2 (0.0)         ; 1235.0 (0.0)                     ; 181.8 (0.0)                                       ; 3.0 (0.0)                        ; 40.0 (0.0)           ; 1538 (0)            ; 1344 (0)                  ; 0 (0)         ; 190976            ; 35    ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface                                                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                   ; top_LPC_FPGA ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |top_LPC_FPGA_DDR3_interface_p0:p0|                                                                                                        ; 7.0 (0.5)            ; 15.8 (0.5)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0                                                                                                                                                                                                                                                                      ; top_LPC_FPGA ;
;             |top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|                                                                                ; 6.5 (6.0)            ; 15.2 (7.0)                       ; 8.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                               ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads                                                                                                                                                      ; top_LPC_FPGA ;
;                   |top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                 ; top_LPC_FPGA ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                            ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                ; work         ;
;                      |top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc                ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc               ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc               ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc               ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc                ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_generic_ddio:uaddress_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_generic_ddio:uaddress_pad                        ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_generic_ddio:ubank_pad|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_generic_ddio:ubank_pad                           ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_generic_ddio:ucmd_pad|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_generic_ddio:ucmd_pad                            ; top_LPC_FPGA ;
;                      |top_LPC_FPGA_DDR3_interface_p0_generic_ddio:ureset_n_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_generic_ddio:ureset_n_pad                        ; top_LPC_FPGA ;
;                   |top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                     ; top_LPC_FPGA ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                         ; top_LPC_FPGA ;
;                   |top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                     ; top_LPC_FPGA ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                         ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc                                                                                                                                                             ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_p0_reset:ureset|                                                                                        ; 0.5 (0.0)            ; 8.2 (0.2)                        ; 7.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_reset:ureset                                                                                                                                                                   ; top_LPC_FPGA ;
;                   |top_LPC_FPGA_DDR3_interface_p0_reset_sync:ureset_avl_clk|                                                                        ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_reset:ureset|top_LPC_FPGA_DDR3_interface_p0_reset_sync:ureset_avl_clk                                                                                                          ; top_LPC_FPGA ;
;                   |top_LPC_FPGA_DDR3_interface_p0_reset_sync:ureset_scc_clk|                                                                        ; 0.5 (0.5)            ; 7.0 (7.0)                        ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_reset:ureset|top_LPC_FPGA_DDR3_interface_p0_reset_sync:ureset_scc_clk                                                                                                          ; top_LPC_FPGA ;
;          |top_LPC_FPGA_DDR3_interface_pll0:pll0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0                                                                                                                                                                                                                                                                  ; top_LPC_FPGA ;
;          |top_LPC_FPGA_DDR3_interface_s0:s0|                                                                                                        ; 703.8 (0.0)          ; 772.8 (0.0)                      ; 72.0 (0.0)                                        ; 3.0 (0.0)                        ; 40.0 (0.0)           ; 976 (0)             ; 829 (0)                   ; 0 (0)         ; 190464            ; 34    ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0                                                                                                                                                                                                                                                                      ; top_LPC_FPGA ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 46.0 (46.0)          ; 63.7 (63.7)                      ; 17.7 (17.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 13 (13)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                   ; top_LPC_FPGA ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 239.6 (239.3)        ; 264.1 (263.8)                    ; 25.1 (25.1)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 389 (389)           ; 327 (326)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                               ; top_LPC_FPGA ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                            ; top_LPC_FPGA ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                  ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                   ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                            ; top_LPC_FPGA ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                  ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                   ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                         ; top_LPC_FPGA ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                            ; top_LPC_FPGA ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                  ; work         ;
;                   |altsyncram_qal1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_qal1:auto_generated                                                                                                                                                   ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.5 (4.5)            ; 7.3 (7.3)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                            ; top_LPC_FPGA ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                                    ; top_LPC_FPGA ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 25.1 (3.7)           ; 25.4 (4.1)                       ; 0.4 (0.4)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 6 (6)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                           ; top_LPC_FPGA ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.4 (0.0)           ; 21.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                           ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.4 (21.4)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                            ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 234.3 (199.2)        ; 250.1 (209.1)                    ; 16.3 (10.3)                                       ; 0.5 (0.4)                        ; 20.0 (0.0)           ; 295 (269)           ; 231 (206)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5.8 (5.3)            ; 11.2 (10.7)                      ; 5.5 (5.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                      ; top_LPC_FPGA ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                   ; top_LPC_FPGA ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 29.3 (0.0)           ; 29.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                          ; top_LPC_FPGA ;
;                   |altdpram:altdpram_component|                                                                                                     ; 29.3 (0.0)           ; 29.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                              ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 29.3 (20.0)          ; 29.8 (20.0)                      ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                    ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                               ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                     ; work         ;
;             |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|                                                                    ; 152.1 (0.0)          ; 159.8 (0.0)                      ; 9.3 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 260 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                   ; top_LPC_FPGA ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                               ; top_LPC_FPGA ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 5.5 (5.5)            ; 5.6 (5.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                             ; top_LPC_FPGA ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 4.0 (4.0)            ; 4.6 (4.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                  ; top_LPC_FPGA ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                   ; top_LPC_FPGA ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                             ; top_LPC_FPGA ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                    ; top_LPC_FPGA ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                   ; top_LPC_FPGA ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                            ; top_LPC_FPGA ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                    ; top_LPC_FPGA ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                       ; top_LPC_FPGA ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                        ; top_LPC_FPGA ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 9.2 (9.2)            ; 9.5 (9.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                          ; top_LPC_FPGA ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                        ; top_LPC_FPGA ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                             ; top_LPC_FPGA ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4.6 (4.6)            ; 4.6 (4.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                              ; top_LPC_FPGA ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                               ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                               ; 5.0 (5.0)            ; 5.1 (5.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                              ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                       ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                      ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                           ; 44.8 (36.3)          ; 45.2 (36.2)                      ; 1.3 (0.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 69 (58)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                          ; top_LPC_FPGA ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 8.5 (7.3)            ; 9.0 (7.5)                        ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (9)              ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                             ; top_LPC_FPGA ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                               ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                           ; 26.9 (23.9)          ; 31.0 (27.8)                      ; 4.7 (4.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 51 (47)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                          ; top_LPC_FPGA ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                             ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_router:router|                                                                     ; 6.0 (6.0)            ; 6.3 (6.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_router:router                                                                                                                                    ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_router_001:router_001|                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_router_001:router_001                                                                                                                            ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                       ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                      ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                      ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                   ; 13.2 (13.2)          ; 13.2 (13.2)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                  ; top_LPC_FPGA ;
;                |top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                           ; 8.4 (8.4)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                          ; top_LPC_FPGA ;
;          |top_LPC_FPGA_JTAG_master:dmaster|                                                                                                         ; 345.3 (0.0)          ; 446.4 (0.0)                      ; 101.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 546 (0)             ; 486 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster                                                                                                                                                                                                                                                                       ; top_LPC_FPGA ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 109.8 (0.0)          ; 132.2 (0.0)                      ; 22.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (0)             ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;                |packets_to_master:p2m|                                                                                                              ; 109.8 (109.8)        ; 132.2 (132.2)                    ; 22.3 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (188)           ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                       ; top_LPC_FPGA ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                            ; top_LPC_FPGA ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                        ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 6.8 (6.8)            ; 8.5 (8.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                 ; top_LPC_FPGA ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 199.7 (0.0)          ; 275.4 (0.0)                      ; 75.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 293 (0)             ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                      ; top_LPC_FPGA ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 198.3 (0.0)          ; 274.2 (0.0)                      ; 75.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 290 (0)             ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                    ; top_LPC_FPGA ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 9.7 (2.4)            ; 27.2 (10.5)                      ; 17.5 (8.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 49 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                        ; top_LPC_FPGA ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 6.3 (6.3)            ; 11.3 (11.3)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                            ; top_LPC_FPGA ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                                                               ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                         ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                                                               ; 0.2 (0.2)            ; 3.8 (3.8)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                         ; work         ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1.2 (0.8)            ; 13.1 (8.8)                       ; 11.8 (8.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                             ; top_LPC_FPGA ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.5 (0.2)            ; 4.3 (0.3)                        ; 3.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                  ; top_LPC_FPGA ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 0.3 (0.3)            ; 4.0 (4.0)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                             ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 187.6 (180.7)        ; 232.4 (217.8)                    ; 44.8 (37.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (271)           ; 204 (184)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                               ; top_LPC_FPGA ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                  ; top_LPC_FPGA ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 2.2 (2.2)            ; 3.2 (3.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                    ; top_LPC_FPGA ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                      ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                             ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                     ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                          ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                               ; work         ;
;                |altera_jtag_sld_node:node|                                                                                                          ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                            ; top_LPC_FPGA ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                          ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 14.5 (14.5)          ; 14.7 (14.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                 ; top_LPC_FPGA ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                ; top_LPC_FPGA ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                     ; top_LPC_FPGA ;
;       |top_LPC_FPGA_JTAG_master:jtag_master|                                                                                                        ; 382.1 (0.0)          ; 477.4 (0.0)                      ; 96.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 565 (0)             ; 487 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master                                                                                                                                                                                                                                                                                                              ; top_LPC_FPGA ;
;          |altera_avalon_packets_to_master:transacto|                                                                                                ; 146.5 (0.0)          ; 167.0 (0.0)                      ; 21.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 208 (0)             ; 157 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                    ; top_LPC_FPGA ;
;             |packets_to_master:p2m|                                                                                                                 ; 146.5 (146.5)        ; 167.0 (167.0)                    ; 21.0 (21.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 208 (208)           ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                              ; top_LPC_FPGA ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                               ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                   ; top_LPC_FPGA ;
;             |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                    ; 8.2 (8.2)            ; 10.5 (10.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                         ; 200.0 (0.0)          ; 268.1 (0.0)                      ; 68.6 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 292 (0)             ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                     ; 199.2 (0.0)          ; 267.0 (0.0)                      ; 68.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 289 (0)             ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                           ; top_LPC_FPGA ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                        ; 10.3 (2.7)           ; 24.2 (9.3)                       ; 13.8 (6.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 51 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                               ; top_LPC_FPGA ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                     ; 6.5 (6.5)            ; 10.3 (10.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                   ; top_LPC_FPGA ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                                ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                                                  ; 0.3 (0.3)            ; 3.5 (3.5)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                                ; work         ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                             ; 1.0 (0.8)            ; 12.6 (8.4)                       ; 11.6 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                    ; top_LPC_FPGA ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                      ; 0.2 (0.2)            ; 4.2 (0.8)                        ; 4.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                         ; top_LPC_FPGA ;
;                      |altera_std_synchronizer:synchronizer|                                                                                         ; 0.0 (0.0)            ; 3.3 (3.3)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                    ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                               ; 187.8 (180.5)        ; 228.7 (214.7)                    ; 41.4 (34.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 280 (270)           ; 202 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                      ; top_LPC_FPGA ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                    ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                         ; top_LPC_FPGA ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                      ; 2.0 (2.0)            ; 2.6 (2.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                           ; top_LPC_FPGA ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                        ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                               ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                    ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                       ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                            ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                            ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                 ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                      ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                             ; 0.8 (0.0)            ; 1.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                   ; top_LPC_FPGA ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                  ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                 ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                    ; 13.5 (13.5)          ; 16.8 (16.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_reset_controller:rst_controller|                                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                       ; top_LPC_FPGA ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                            ; top_LPC_FPGA ;
;       |top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|                                                                                            ; 485.7 (0.0)          ; 471.3 (0.0)                      ; 38.0 (0.0)                                        ; 52.4 (0.0)                       ; 0.0 (0.0)            ; 327 (0)             ; 638 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                  ; top_LPC_FPGA ;
;          |altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|                                                                              ; 21.0 (21.0)          ; 26.2 (26.2)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 20 (20)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo                                                                                                                                                                                                                                      ; top_LPC_FPGA ;
;             |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_k6n1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated                                                                                                                                                                                  ; work         ;
;          |altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|                                                                                ; 294.1 (294.1)        ; 247.7 (247.7)                    ; 5.0 (5.0)                                         ; 51.5 (51.5)                      ; 0.0 (0.0)            ; 62 (62)             ; 442 (442)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_merlin_master_agent:read_master_avalon_master_agent|                                                                               ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:read_master_avalon_master_agent                                                                                                                                                                                                                                       ; top_LPC_FPGA ;
;          |altera_merlin_master_translator:read_master_avalon_master_translator|                                                                     ; 30.7 (30.7)          ; 31.0 (31.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;          |altera_merlin_slave_agent:ddr3_interface_avl_1_agent|                                                                                     ; 11.8 (4.7)           ; 12.5 (4.8)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (7)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent                                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 7.1 (7.1)            ; 7.7 (7.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; top_LPC_FPGA ;
;          |altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|                                                                       ; 103.8 (55.5)         ; 124.3 (76.2)                     ; 21.4 (21.6)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 146 (105)           ; 111 (45)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter                                                                                                                                                                                                                               ; top_LPC_FPGA ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 48.2 (48.2)          ; 48.2 (48.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                 ; top_LPC_FPGA ;
;          |altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter|                                                                       ; 21.5 (21.5)          ; 26.5 (26.5)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter                                                                                                                                                                                                                               ; top_LPC_FPGA ;
;       |top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|                                                                                            ; 76.4 (0.0)           ; 87.2 (0.0)                       ; 10.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                  ; top_LPC_FPGA ;
;          |altera_merlin_master_agent:write_master_avalon_master_agent|                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:write_master_avalon_master_agent                                                                                                                                                                                                                                      ; top_LPC_FPGA ;
;          |altera_merlin_master_translator:write_master_avalon_master_translator|                                                                    ; 51.9 (51.9)          ; 53.3 (53.3)                      ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 74 (74)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator                                                                                                                                                                                                                            ; top_LPC_FPGA ;
;          |altera_merlin_slave_agent:ddr3_interface_avl_2_agent|                                                                                     ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent                                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;          |altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|                                                                       ; 23.2 (23.2)          ; 31.8 (31.8)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter                                                                                                                                                                                                                               ; top_LPC_FPGA ;
;       |top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|                                                                                            ; 97.2 (0.0)           ; 111.4 (0.0)                      ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                  ; top_LPC_FPGA ;
;          |altera_avalon_sc_fifo:algorithmrun_s1_agent_rsp_fifo|                                                                                     ; 2.2 (2.2)            ; 3.2 (3.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:algorithmrun_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;          |altera_avalon_sc_fifo:avmm_master_interface_0_avmm_master_interface_agent_rsp_fifo|                                                       ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:avmm_master_interface_0_avmm_master_interface_agent_rsp_fifo                                                                                                                                                                                                               ; top_LPC_FPGA ;
;          |altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|                                                                                ; 50.7 (50.7)          ; 52.0 (52.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                                                                                              ; top_LPC_FPGA ;
;          |altera_merlin_slave_agent:ddr3_interface_avl_0_agent|                                                                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent                                                                                                                                                                                                                                             ; top_LPC_FPGA ;
;          |altera_merlin_slave_translator:algorithmrun_s1_translator|                                                                                ; 5.0 (5.0)            ; 5.2 (5.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:algorithmrun_s1_translator                                                                                                                                                                                                                                        ; top_LPC_FPGA ;
;          |altera_merlin_slave_translator:avmm_master_interface_0_avmm_master_interface_translator|                                                  ; 9.7 (9.7)            ; 16.8 (16.8)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:avmm_master_interface_0_avmm_master_interface_translator                                                                                                                                                                                                          ; top_LPC_FPGA ;
;          |altera_merlin_traffic_limiter:jtag_master_master_limiter|                                                                                 ; 9.0 (9.0)            ; 10.5 (10.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                                                                                                         ; top_LPC_FPGA ;
;          |top_LPC_FPGA_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                       ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|top_LPC_FPGA_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                               ; top_LPC_FPGA ;
;          |top_LPC_FPGA_mm_interconnect_2_router:router|                                                                                             ; 3.3 (3.3)            ; 5.0 (5.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|top_LPC_FPGA_mm_interconnect_2_router:router                                                                                                                                                                                                                                                     ; top_LPC_FPGA ;
;          |top_LPC_FPGA_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                           ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |LinearPrediction|top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|top_LPC_FPGA_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                   ; top_LPC_FPGA ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                         ;
+--------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                     ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; memory_mem_a[0]          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]          ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]          ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]          ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]          ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]          ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]          ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]         ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]         ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]         ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]         ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]         ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]         ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck[0]         ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n[0]       ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke[0]        ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n[0]       ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]         ; Output   ; --   ; --   ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]         ; Output   ; --   ; --   ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_ras_n[0]      ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n[0]      ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n[0]       ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt[0]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; status_local_init_done   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; status_local_cal_success ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; status_local_cal_fail    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]         ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]         ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]         ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]         ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]         ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]         ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]         ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]         ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]         ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]         ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]        ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]        ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]        ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]        ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]        ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]        ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]        ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]        ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]      ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]      ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; oct_rzqin                ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk_clk                  ; Input    ; --   ; (0)  ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; oct_rzqin                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                ; Location                    ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y4_N3               ; 566     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y4_N3               ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_H13                     ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_H13                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y42_N21         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; comb~1                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y42_N0          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                   ; FF_X5_Y15_N23               ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                          ; MLABCELL_X4_Y2_N3           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                           ; LABCELL_X5_Y15_N6           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                                                                                                                                           ; MLABCELL_X4_Y16_N42         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                                                                                           ; MLABCELL_X4_Y16_N45         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2                                                                                                                                             ; LABCELL_X5_Y15_N18          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                                                              ; LABCELL_X5_Y15_N54          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                                ; MLABCELL_X4_Y16_N0          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                                                                                                                    ; MLABCELL_X4_Y16_N9          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                                                                                                    ; MLABCELL_X4_Y16_N6          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                                                                      ; LABCELL_X5_Y15_N48          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1                                                                                                                 ; LABCELL_X5_Y15_N51          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; FF_X2_Y4_N11                ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; FF_X4_Y10_N5                ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                        ; FF_X2_Y24_N26               ; 60      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                        ; FF_X2_Y3_N56                ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                         ; MLABCELL_X4_Y10_N24         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                 ; LABCELL_X2_Y10_N6           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                       ; FF_X2_Y10_N50               ; 146     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                     ; LABCELL_X5_Y15_N27          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X18_Y43_N53              ; 1068    ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                                                                                                                                            ; FF_X25_Y41_N41              ; 1519    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[6]~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X25_Y41_N42         ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|increment_address                                                                                                                                                                                                                                                                                             ; LABCELL_X20_Y38_N21         ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|_~0                                                                                                                                                                                                                            ; MLABCELL_X34_Y44_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|_~4                                                                                                                                                                                                                            ; MLABCELL_X28_Y43_N54        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                       ; LABCELL_X32_Y42_N9          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|burst_begin~11                                                                                                                                                                                                                                                                                             ; LABCELL_X32_Y42_N48         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|length[4]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y42_N36         ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|master_address[18]~1                                                                                                                                                                                                                                                                                       ; LABCELL_X32_Y42_N18         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|read_fifo                                                                                                                                                                                                                                                                                                  ; LABCELL_X26_Y43_N54         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|_~0                                                                                                                                                                                                                         ; LABCELL_X32_Y42_N36         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|_~1                                                                                                                                                                                                                         ; LABCELL_X26_Y43_N45         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                    ; LABCELL_X32_Y42_N6          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|Equal1~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X20_Y42_N36         ; 81      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|read_master_read_base[13]~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X18_Y43_N3         ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|read_master_read_base[13]~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y41_N21         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|read_master_read_length[2]~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X18_Y43_N30        ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|read_master_read_length[2]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y41_N21         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|readdata[31]~2                                                                                                                                                                                                                                                                                                                ; MLABCELL_X18_Y43_N33        ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|readdata[31]~3                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y40_N48         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|write_master_write_base[1]~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X18_Y43_N39        ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|write_master_write_base[1]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X20_Y41_N6          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|write_master_write_length[9]~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X18_Y43_N36        ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|master_avalon_interface:avmm_master_interface_0|write_master_write_length[9]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y41_N27         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                            ; CLKPHASESELECT_X16_Y45_N1   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X16_Y45_N4   ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X40_Y45_N4   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X32_Y45_N4   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X46_Y45_N4   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X8_Y45_N4    ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X18_Y45_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X18_Y45_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                             ; PSEUDODIFFOUT_X34_Y45_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                         ; PSEUDODIFFOUT_X34_Y45_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                    ; CLKPHASESELECT_X32_Y45_N5   ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                   ; CLKPHASESELECT_X32_Y45_N1   ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                           ; DELAYCHAIN_X32_Y45_N19      ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                           ; DDIOOUT_X32_Y45_N7          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                        ; CLKPHASESELECT_X32_Y45_N6   ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                             ; DELAYCHAIN_X32_Y45_N64      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                             ; DELAYCHAIN_X32_Y45_N47      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                             ; DELAYCHAIN_X32_Y45_N81      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                             ; DELAYCHAIN_X34_Y45_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                             ; DELAYCHAIN_X36_Y45_N24      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                             ; DELAYCHAIN_X36_Y45_N7       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                             ; DELAYCHAIN_X36_Y45_N41      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                             ; DELAYCHAIN_X38_Y45_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                             ; PSEUDODIFFOUT_X42_Y45_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                         ; PSEUDODIFFOUT_X42_Y45_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                    ; CLKPHASESELECT_X40_Y45_N5   ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                   ; CLKPHASESELECT_X40_Y45_N1   ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                           ; DELAYCHAIN_X40_Y45_N19      ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                           ; DDIOOUT_X40_Y45_N7          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                        ; CLKPHASESELECT_X40_Y45_N6   ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                             ; DELAYCHAIN_X40_Y45_N64      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                             ; DELAYCHAIN_X40_Y45_N47      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                             ; DELAYCHAIN_X40_Y45_N81      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                             ; DELAYCHAIN_X42_Y45_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                             ; DELAYCHAIN_X43_Y45_N24      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                             ; DELAYCHAIN_X43_Y45_N7       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                             ; DELAYCHAIN_X43_Y45_N41      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                             ; DELAYCHAIN_X44_Y45_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_reset:ureset|phy_reset_n                                                                                                                                                                                   ; LABCELL_X5_Y17_N12          ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_reset:ureset|top_LPC_FPGA_DDR3_interface_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                         ; FF_X52_Y44_N50              ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_reset:ureset|top_LPC_FPGA_DDR3_interface_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                        ; FF_X52_Y44_N26              ; 176     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                            ; PLLLVDSOUTPUT_X54_Y38_N2    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                           ; PLLLVDSOUTPUT_X54_Y38_N2    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                 ; PLLDLLOUTPUT_X54_Y44_N2     ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                ; PLLLVDSOUTPUT_X54_Y39_N2    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X54_Y43_N1 ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X54_Y42_N1 ; 1033    ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X54_Y45_N1 ; 238     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                   ; FRACTIONALPLL_X54_Y38_N0    ; 3       ; Async. load                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                             ; LABCELL_X41_Y40_N24         ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                       ; FF_X40_Y40_N56              ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                     ; LABCELL_X41_Y40_N45         ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                   ; FF_X45_Y38_N56              ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                            ; LABCELL_X53_Y39_N9          ; 65      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                ; FF_X52_Y41_N47              ; 61      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[20]~0                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N54         ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                   ; FF_X52_Y41_N59              ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                  ; MLABCELL_X49_Y44_N30        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                         ; MLABCELL_X49_Y38_N9         ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                 ; LABCELL_X48_Y38_N21         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                               ; MLABCELL_X49_Y37_N12        ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                               ; LABCELL_X48_Y40_N45         ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                            ; FF_X48_Y38_N14              ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                 ; LABCELL_X52_Y38_N57         ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                               ; MLABCELL_X49_Y37_N9         ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                   ; FF_X52_Y41_N56              ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                       ; FF_X50_Y41_N32              ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[0]~0                                                                                                                                                                                                                     ; LABCELL_X50_Y41_N42         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                     ; LABCELL_X50_Y41_N45         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                           ; LABCELL_X50_Y41_N3          ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                 ; MLABCELL_X42_Y40_N33        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                            ; FF_X50_Y41_N1               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                             ; FF_X53_Y41_N53              ; 646     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                               ; LABCELL_X40_Y44_N21         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                               ; MLABCELL_X45_Y42_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                               ; LABCELL_X40_Y42_N3          ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[1]~0                                                                                                                                                                                                                                         ; LABCELL_X39_Y44_N39         ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][12]~7                                                                                                                                                                                                                             ; LABCELL_X39_Y43_N18         ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                                                    ; LABCELL_X40_Y42_N48         ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[1]~0                                                                                                                                                                                                                                        ; LABCELL_X39_Y43_N39         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[20]~0                                                                                                                                                                                                                                   ; LABCELL_X39_Y43_N36         ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                           ; FF_X40_Y41_N17              ; 30      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                              ; MLABCELL_X45_Y42_N9         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                              ; MLABCELL_X45_Y42_N3         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                               ; LABCELL_X39_Y40_N0          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                ; LABCELL_X41_Y41_N51         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                          ; MLABCELL_X42_Y41_N54        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|top_LPC_FPGA_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                                            ; LABCELL_X40_Y40_N36         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~2                                                                                                                                                                                                                     ; MLABCELL_X42_Y35_N3         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~3                                                                                                                                                                                                                      ; LABCELL_X39_Y36_N48         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~1                                                                                                                                                                                                                      ; MLABCELL_X42_Y35_N0         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                         ; LABCELL_X39_Y35_N27         ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~1                                                                                                                                                                                                                     ; LABCELL_X39_Y35_N6          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~5                                                                                                                                                                                                                      ; LABCELL_X39_Y35_N0          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~3                                                                                                                                                                                                                 ; LABCELL_X39_Y35_N42         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~5                                                                                                                                                                                                                     ; LABCELL_X40_Y35_N42         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                        ; MLABCELL_X42_Y35_N6         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                   ; FF_X40_Y35_N38              ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                   ; FF_X40_Y35_N41              ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                              ; FF_X41_Y35_N5               ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                  ; FF_X41_Y35_N2               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                         ; LABCELL_X40_Y37_N6          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                   ; LABCELL_X41_Y37_N21         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                   ; LABCELL_X39_Y36_N18         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]~3                                                                                                                                                                                                                   ; LABCELL_X41_Y37_N36         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                    ; LABCELL_X41_Y36_N57         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                     ; LABCELL_X29_Y32_N24         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                  ; LABCELL_X20_Y30_N36         ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                   ; MLABCELL_X37_Y33_N27        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                            ; LABCELL_X39_Y35_N57         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; FF_X6_Y2_N14                ; 20      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1                                                                                ; LABCELL_X17_Y16_N15         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                       ; MLABCELL_X42_Y34_N15        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                        ; MLABCELL_X23_Y32_N6         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                 ; LABCELL_X2_Y23_N42          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                 ; LABCELL_X2_Y23_N9           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                      ; LABCELL_X10_Y27_N54         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                          ; FF_X4_Y23_N59               ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~0                                                                                                                   ; MLABCELL_X4_Y15_N21         ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                                   ; LABCELL_X12_Y15_N30         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                       ; FF_X2_Y15_N16               ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                           ; LABCELL_X2_Y23_N3           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                           ; MLABCELL_X9_Y24_N51         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                         ; LABCELL_X5_Y13_N3           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                             ; LABCELL_X2_Y23_N48          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                              ; LABCELL_X14_Y25_N6          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                           ; LABCELL_X5_Y13_N36          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                ; LABCELL_X12_Y15_N24         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                                                                                               ; LABCELL_X2_Y7_N24           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                               ; LABCELL_X12_Y15_N54         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                               ; MLABCELL_X4_Y20_N3          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                   ; LABCELL_X14_Y16_N54         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                   ; LABCELL_X5_Y13_N39          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                ; LABCELL_X14_Y16_N0          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                     ; LABCELL_X5_Y11_N0           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                             ; LABCELL_X7_Y25_N0           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~0                                                                                                            ; LABCELL_X2_Y16_N12          ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                 ; LABCELL_X5_Y13_N45          ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~3                                                                                                ; LABCELL_X5_Y13_N48          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                               ; LABCELL_X12_Y15_N27         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                    ; LABCELL_X5_Y11_N45          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                            ; LABCELL_X5_Y13_N18          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                   ; FF_X4_Y7_N53                ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                  ; MLABCELL_X42_Y34_N48        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; FF_X52_Y44_N8               ; 241     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~2                                                                                                                                                                                                                                                            ; LABCELL_X17_Y43_N6          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~3                                                                                                                                                                                                                                                            ; LABCELL_X19_Y43_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~4                                                                                                                                                                                                                                                            ; LABCELL_X19_Y43_N6          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~1                                                                                                                                                                                                                                                             ; LABCELL_X17_Y43_N36         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                ; LABCELL_X14_Y42_N12         ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~1                                                                                                                                                                                                                                                            ; LABCELL_X10_Y42_N21         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                                                             ; LABCELL_X10_Y42_N18         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                                                                        ; LABCELL_X12_Y41_N24         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~3                                                                                                                                                                                                                                                            ; LABCELL_X12_Y42_N27         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                               ; MLABCELL_X13_Y41_N3         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                          ; FF_X13_Y43_N11              ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                          ; FF_X14_Y42_N11              ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                          ; FF_X14_Y42_N17              ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                     ; FF_X16_Y41_N38              ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                                                ; LABCELL_X10_Y41_N3          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                                                           ; LABCELL_X19_Y42_N9          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2                                                                                                                                                                                                                                                          ; LABCELL_X10_Y41_N48         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                          ; LABCELL_X12_Y41_N9          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1                                                                                                                                                                                                                                                           ; LABCELL_X19_Y42_N6          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                            ; MLABCELL_X13_Y43_N42        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y41_N12         ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X13_Y43_N45        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X14_Y42_N21         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                         ; FF_X4_Y6_N32                ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1                                                                                                                       ; MLABCELL_X4_Y6_N45          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                              ; LABCELL_X7_Y41_N39          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                               ; LABCELL_X16_Y41_N30         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                        ; LABCELL_X1_Y14_N33          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                        ; LABCELL_X1_Y14_N48          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                             ; LABCELL_X2_Y25_N0           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                 ; FF_X23_Y34_N44              ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~0                                                                                                                                                          ; LABCELL_X2_Y34_N57          ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~1                                                                                                                                                          ; MLABCELL_X23_Y34_N6         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                              ; FF_X1_Y14_N58               ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                  ; LABCELL_X12_Y27_N3          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                  ; LABCELL_X2_Y19_N24          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                                ; LABCELL_X1_Y29_N39          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                    ; LABCELL_X1_Y29_N6           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                     ; LABCELL_X1_Y14_N51          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                  ; LABCELL_X2_Y28_N36          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                                                       ; LABCELL_X1_Y34_N57          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                                                                                                                                      ; MLABCELL_X23_Y34_N51        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                      ; LABCELL_X2_Y26_N21          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                      ; LABCELL_X1_Y14_N42          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                          ; MLABCELL_X4_Y27_N9          ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                          ; MLABCELL_X4_Y27_N6          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                       ; LABCELL_X6_Y27_N3           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                            ; MLABCELL_X4_Y33_N6          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest                                                                                                                                                                     ; FF_X2_Y28_N14               ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                                                    ; LABCELL_X1_Y27_N48          ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                                                    ; LABCELL_X5_Y24_N15          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                        ; LABCELL_X1_Y34_N45          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~4                                                                                                                                       ; LABCELL_X19_Y34_N24         ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                      ; MLABCELL_X23_Y34_N0         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                           ; MLABCELL_X4_Y33_N57         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                                                                   ; MLABCELL_X4_Y33_N36         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                          ; FF_X1_Y27_N29               ; 45      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y41_N30          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X18_Y43_N20              ; 241     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                               ; MLABCELL_X34_Y44_N24        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X32_Y44_N51         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|write                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y44_N30        ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X25_Y37_N18         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                         ; LABCELL_X36_Y41_N45         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                         ; LABCELL_X36_Y41_N42         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                         ; LABCELL_X29_Y39_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                         ; LABCELL_X32_Y40_N21         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                         ; LABCELL_X35_Y39_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                         ; LABCELL_X35_Y39_N6          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                         ; LABCELL_X36_Y39_N48         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                         ; LABCELL_X31_Y42_N54         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                         ; LABCELL_X25_Y40_N33         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                         ; LABCELL_X25_Y40_N12         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                          ; LABCELL_X25_Y37_N54         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                         ; LABCELL_X32_Y39_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                         ; LABCELL_X35_Y39_N39         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                         ; LABCELL_X24_Y39_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                         ; LABCELL_X25_Y38_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                         ; LABCELL_X25_Y38_N54         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y38_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y38_N39        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                         ; LABCELL_X29_Y38_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                         ; LABCELL_X24_Y35_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                         ; LABCELL_X31_Y37_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                          ; LABCELL_X24_Y36_N3          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                         ; LABCELL_X32_Y37_N3          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                         ; LABCELL_X26_Y35_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always32~0                                                                                                                                                                                                                                                         ; LABCELL_X26_Y35_N57         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always33~0                                                                                                                                                                                                                                                         ; LABCELL_X32_Y36_N3          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always34~0                                                                                                                                                                                                                                                         ; LABCELL_X32_Y36_N33         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always35~0                                                                                                                                                                                                                                                         ; LABCELL_X31_Y36_N51         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always36~0                                                                                                                                                                                                                                                         ; LABCELL_X26_Y39_N0          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always37~0                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y39_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always38~0                                                                                                                                                                                                                                                         ; LABCELL_X31_Y36_N48         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always39~0                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y38_N18        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                          ; LABCELL_X24_Y36_N30         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always40~0                                                                                                                                                                                                                                                         ; LABCELL_X26_Y38_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always41~0                                                                                                                                                                                                                                                         ; LABCELL_X29_Y36_N0          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always42~0                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y36_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always43~0                                                                                                                                                                                                                                                         ; LABCELL_X26_Y36_N48         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always44~0                                                                                                                                                                                                                                                         ; LABCELL_X25_Y36_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always45~0                                                                                                                                                                                                                                                         ; LABCELL_X25_Y36_N45         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always46~0                                                                                                                                                                                                                                                         ; LABCELL_X31_Y36_N57         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always47~0                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y38_N21        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y40_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                          ; LABCELL_X25_Y40_N0          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y40_N33        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                          ; LABCELL_X35_Y40_N27         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y38_N15        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                          ; LABCELL_X36_Y41_N3          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                       ; FF_X32_Y40_N8               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                       ; FF_X32_Y40_N2               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                       ; FF_X32_Y40_N50              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                       ; FF_X32_Y40_N53              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                       ; FF_X32_Y40_N35              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                       ; FF_X32_Y40_N59              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                       ; FF_X32_Y40_N38              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N20              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N5               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N2               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; FF_X31_Y38_N26              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                      ; LABCELL_X21_Y38_N57         ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N41              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N38              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N17              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N14              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N59              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N56              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N47              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N44              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N11              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N8               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                        ; FF_X31_Y38_N53              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N35              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N14              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N47              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[33]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N5               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[34]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N23              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[35]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N20              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[36]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N41              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[37]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N38              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[38]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N8               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[39]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N11              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                        ; FF_X31_Y38_N32              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[40]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N2               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[41]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N44              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[42]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N26              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[43]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N17              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[44]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N35              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[45]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N29              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[46]                                                                                                                                                                                                                                                       ; FF_X31_Y38_N23              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[47]                                                                                                                                                                                                                                                       ; FF_X31_Y36_N29              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                        ; FF_X32_Y40_N29              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                        ; FF_X32_Y40_N44              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                        ; FF_X32_Y40_N14              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                        ; FF_X32_Y40_N32              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                        ; FF_X32_Y40_N5               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                        ; FF_X32_Y40_N11              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y44_N18        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                            ; LABCELL_X21_Y38_N30         ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:read_master_avalon_master_agent|av_readdatavalid~2                                                                                                                                                                                                                                                ; MLABCELL_X34_Y44_N36        ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|address_register[16]~0                                                                                                                                                                                                                                  ; LABCELL_X19_Y38_N54         ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:read_master_avalon_master_translator|always2~0                                                                                                                                                                                                                                               ; MLABCELL_X18_Y38_N3         ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                   ; LABCELL_X21_Y38_N0          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                   ; LABCELL_X21_Y38_N21         ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|always9~0                                                                                                                                                                                                                                                 ; LABCELL_X21_Y38_N9          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|count[1]~1                                                                                                                                                                                                                                                ; LABCELL_X21_Y38_N27         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_byteen_field[0]~0                                                                                                                                                                                                                                      ; MLABCELL_X18_Y37_N12        ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_byte_cnt_field[1]~0                                                                                                                                                                                                                                ; LABCELL_X21_Y38_N36         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|unaligned_read~0                                                                                                                                                                                                                                          ; LABCELL_X21_Y37_N45         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter|use_reg                                                                                                                                                                                                                                                   ; FF_X34_Y44_N17              ; 36      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:write_master_avalon_master_agent|always2~1                                                                                                                                                                                                                                                        ; LABCELL_X26_Y43_N27         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|burstcount_register_lint[2]~0                                                                                                                                                                                                                          ; MLABCELL_X34_Y42_N9         ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:write_master_avalon_master_translator|burstcount_register_lint[2]~2                                                                                                                                                                                                                          ; MLABCELL_X34_Y42_N30        ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|always10~3                                                                                                                                                                                                                                                ; LABCELL_X31_Y42_N48         ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[47]~2                                                                                                                                                                                                                                                     ; LABCELL_X26_Y37_N15         ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                            ; LABCELL_X32_Y41_N6          ; 57      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[5]~0                                                                                                                                                                                                                                         ; MLABCELL_X23_Y44_N30        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                      ; LABCELL_X19_Y44_N6          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; clk_clk                                                                                                               ; PIN_H13                     ; 16      ; Global Clock         ; GCLK14           ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|fbout          ; FRACTIONALPLL_X54_Y38_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_afi_clk    ; PLLOUTPUTCOUNTER_X54_Y43_N1 ; 9       ; Global Clock         ; GCLK11           ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_avl_clk    ; PLLOUTPUTCOUNTER_X54_Y42_N1 ; 1033    ; Global Clock         ; GCLK8            ; --                        ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_config_clk ; PLLOUTPUTCOUNTER_X54_Y45_N1 ; 238     ; Global Clock         ; GCLK10           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                ; 1527    ;
; top_LPC_FPGA:LPC_FPGA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; 1068    ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst ; 646     ;
; altera_internal_jtag~TCKUTAP                                                                                                                            ; 566     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; top_LPC_FPGA:LPC_FPGA|custom_master:read_master|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_he61:auto_generated|a_dpfifo_ok61:dpfifo|altsyncram_hke1:FIFOram|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 16           ; 32           ; 16           ; yes                    ; no                      ; no                     ; no                      ; 512    ; 32                          ; 16                          ; 32                          ; 16                          ; 512                 ; 0           ; 16         ; None                                             ; LAB_X34_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;                                             ;
; top_LPC_FPGA:LPC_FPGA|custom_master:write_master|burst_write_master:a_burst_write_master|scfifo:the_user_to_master_fifo|scfifo_2191:auto_generated|a_dpfifo_9261:dpfifo|altsyncram_hke1:FIFOram|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 16           ; 32           ; 16           ; yes                    ; no                      ; no                     ; no                      ; 512    ; 32                          ; 16                          ; 32                          ; 16                          ; 512                 ; 0           ; 16         ; None                                             ; LAB_X34_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;                                             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                             ; M10K_X51_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                         ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                             ; M10K_X51_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                         ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_qal1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 5888         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 188416 ; 5888                        ; 32                          ; --                          ; --                          ; 188416              ; 32          ; 0          ; top_LPC_FPGA_DDR3_interface_s0_sequencer_mem.hex ; M10K_X30_Y38_N0, M10K_X38_Y39_N0, M10K_X22_Y36_N0, M10K_X38_Y37_N0, M10K_X22_Y37_N0, M10K_X22_Y39_N0, M10K_X46_Y39_N0, M10K_X51_Y35_N0, M10K_X30_Y40_N0, M10K_X46_Y37_N0, M10K_X46_Y36_N0, M10K_X30_Y37_N0, M10K_X46_Y35_N0, M10K_X51_Y36_N0, M10K_X38_Y36_N0, M10K_X38_Y35_N0, M10K_X22_Y35_N0, M10K_X38_Y40_N0, M10K_X51_Y37_N0, M10K_X30_Y39_N0, M10K_X46_Y40_N0, M10K_X38_Y38_N0, M10K_X46_Y38_N0, M10K_X51_Y39_N0, M10K_X30_Y41_N0, M10K_X22_Y38_N0, M10K_X38_Y41_N0, M10K_X38_Y34_N0, M10K_X46_Y34_N0, M10K_X30_Y36_N0, M10K_X30_Y35_N0, M10K_X46_Y41_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                             ; LAB_X42_Y39_N0, LAB_X45_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;                                             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                             ; LAB_X45_Y43_N0, LAB_X42_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;                                             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                             ; M10K_X30_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                             ; M10K_X22_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                             ; M10K_X30_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 9,667 / 140,056 ( 7 % ) ;
; C12 interconnects            ; 240 / 6,048 ( 4 % )     ;
; C2 interconnects             ; 3,020 / 54,648 ( 6 % )  ;
; C4 interconnects             ; 2,486 / 25,920 ( 10 % ) ;
; DQS bus muxes                ; 2 / 17 ( 12 % )         ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 2 / 17 ( 12 % )         ;
; Direct links                 ; 785 / 140,056 ( < 1 % ) ;
; Global clocks                ; 4 / 16 ( 25 % )         ;
; Local interconnects          ; 1,724 / 36,960 ( 5 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 196 / 5,984 ( 3 % )     ;
; R14/C12 interconnect drivers ; 371 / 9,504 ( 4 % )     ;
; R3 interconnects             ; 4,177 / 60,192 ( 7 % )  ;
; R6 interconnects             ; 5,904 / 127,072 ( 5 % ) ;
; Spine clocks                 ; 10 / 120 ( 8 % )        ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules                ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass               ; 0            ; 52           ; 52           ; 0            ; 17           ; 56        ; 52           ; 0            ; 0            ; 0            ; 0            ; 0            ; 24           ; 47           ; 0            ; 0            ; 0            ; 0            ; 24           ; 23           ; 0            ; 0            ; 0            ; 24           ; 23           ; 56        ; 56        ; 11           ;
; Total Unchecked          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable       ; 56           ; 4            ; 4            ; 56           ; 39           ; 0         ; 4            ; 56           ; 56           ; 56           ; 56           ; 56           ; 32           ; 9            ; 56           ; 56           ; 56           ; 56           ; 32           ; 33           ; 56           ; 56           ; 56           ; 32           ; 33           ; 0         ; 0         ; 45           ;
; Total Fail               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; memory_mem_a[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ck[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_ck_n[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_cke[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cs_n[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ras_n[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cas_n[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_we_n[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_reset_n       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; memory_mem_odt[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; status_local_init_done   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; status_local_cal_success ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; status_local_cal_fail    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dq[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[10]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[11]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[12]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[13]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[14]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[15]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dqs[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oct_rzqin                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk_clk                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                 ;
+---------------------------------------------+---------------------------------------------+-------------------+
; Source Clock(s)                             ; Destination Clock(s)                        ; Delay Added in ns ;
+---------------------------------------------+---------------------------------------------+-------------------+
; altera_reserved_tck                         ; altera_reserved_tck                         ; 490.9             ;
; LPC_FPGA|ddr3_interface|pll0|pll_avl_clk    ; LPC_FPGA|ddr3_interface|pll0|pll_avl_clk    ; 170.9             ;
; I/O,altera_reserved_tck                     ; altera_reserved_tck                         ; 67.3              ;
; LPC_FPGA|ddr3_interface|pll0|pll_config_clk ; LPC_FPGA|ddr3_interface|pll0|pll_config_clk ; 16.0              ;
+---------------------------------------------+---------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[3]                                                                                                                                                                                                                                                                   ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.668             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                           ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2    ; 1.638             ;
; top_LPC_FPGA:LPC_FPGA|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.607             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                         ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                 ; 1.566             ;
; altera_internal_jtag~FF_19                                                                                                                                                                                                                                                                                                  ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                 ; 1.566             ;
; altera_internal_jtag~FF_38                                                                                                                                                                                                                                                                                                  ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                 ; 1.566             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; 1.498             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; 1.495             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[4]                                                                                                                                                                                                                                                                   ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.491             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                       ; 1.454             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[8]                                                                                                                                                                                                                                                                   ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.451             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                              ; 1.430             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc           ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]      ; 1.430             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                     ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                         ; 1.426             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[5]                                                                                                                                                                                                                                                                   ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.426             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                              ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready ; 1.421             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1            ; 1.418             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; 1.418             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[6]                                                                                                                                                                                                                                                                   ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.417             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                         ; 1.416             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                        ; 1.413             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                        ; 1.410             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; 1.408             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; 1.408             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                              ; 1.400             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; 1.397             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; 1.388             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1            ; 1.381             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                ; 1.380             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                       ; 1.377             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                        ; 1.377             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]         ; 1.375             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; 1.369             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                ; 1.368             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; 1.363             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[11]                                                                                                                                                                                                                                                                  ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.363             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; 1.356             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                       ; 1.352             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                       ; 1.352             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                              ; 1.351             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                               ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                              ; 1.351             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                       ; 1.349             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1            ; 1.348             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                             ; 1.346             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                              ; 1.345             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]         ; 1.343             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]         ; 1.343             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                       ; 1.342             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                        ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                       ; 1.341             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                       ; 1.341             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                 ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                           ; 1.337             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                       ; 1.331             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                         ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]  ; 1.324             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                         ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]  ; 1.324             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                         ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]  ; 1.324             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                ; 1.314             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[2]                                                                                                                                                                                                                                                                   ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.312             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[1]                                                                                                                                                                                                                                                                   ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.309             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; 1.293             ;
; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|count[10]                                                                                                                                                                                                                                                                  ; top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out                                                                                                                                                                                                                             ; 1.289             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1            ; 1.281             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                        ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                 ; 1.262             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]         ; 1.262             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]   ; 1.255             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]   ; 1.255             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]   ; 1.255             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                         ; 1.250             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                    ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc         ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1          ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                               ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                   ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                       ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                      ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                             ; top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]             ; 1.243             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEFA2F23C8 for design "top_HMC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll1~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G11
    Info (11162): top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_avl_clk~CLKENA0 with 1224 fanout uses global clock CLKCTRL_G8
    Info (11162): top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll_config_clk~CLKENA0 with 233 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk_clk~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G14
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'top_LPC_FPGA/synthesis/submodules/top_LPC_FPGA_DDR3_interface_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_20 is being clocked by top_LPC_FPGA:LPC_FPGA|clk_divide:clk_divide_8k_0|clk_out
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: LPC_FPGA|ddr3_interface|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_afi_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_afi_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_afi_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_afi_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 15 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    8.000      clk_clk
    Info (332111):    3.333 LPC_FPGA|ddr3_interface|pll0|pll_afi_clk
    Info (332111):   16.666 LPC_FPGA|ddr3_interface|pll0|pll_avl_clk
    Info (332111):   50.000 LPC_FPGA|ddr3_interface|pll0|pll_config_clk
    Info (332111):    3.333 LPC_FPGA|ddr3_interface|pll0|pll_dq_write_clk
    Info (332111):    3.333 LPC_FPGA|ddr3_interface|top_LPC_FPGA_DDR3_interface_p0_sampling_clock
    Info (332111):    3.333 memory_mem_ck[0]
    Info (332111):    3.333 memory_mem_ck_n[0]
    Info (332111):    3.333 memory_mem_dqs[0]_IN
    Info (332111):    3.333 memory_mem_dqs[0]_OUT
    Info (332111):    3.333 memory_mem_dqs[1]_IN
    Info (332111):    3.333 memory_mem_dqs[1]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[0]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[1]_OUT
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type EC
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:25
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 32 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 32 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:22
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:00:32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 19.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:19
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 3338 megabytes
    Info: Processing ended: Mon Jun 15 19:57:18 2015
    Info: Elapsed time: 00:03:56
    Info: Total CPU time (on all processors): 00:04:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.fit.smsg.


