;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -807, <-20
	DJN -1, @-20
	SUB #8, @0
	CMP 10, 10
	SUB 12, @10
	SUB #0, @0
	SUB 12, @10
	MOV -1, <-20
	MOV #0, 20
	CMP @0, @2
	CMP #127, 206
	CMP #127, 206
	SUB @0, 16
	SUB 18, 10
	SUB #12, @0
	MOV -1, <-20
	SUB -207, <-126
	CMP 112, @10
	SUB 0, 0
	DAT #0, #14
	SUB #127, 206
	CMP #12, @0
	SUB 0, 0
	SUB #0, @20
	SUB #60, @-200
	JMP 112, <10
	SUB #72, @-200
	SUB #72, @-200
	SUB #72, @-200
	MOV @-127, 100
	MOV 807, <-50
	MOV 807, <-50
	ADD <-30, 9
	SUB -0, 9
	CMP -207, <-126
	ADD <-30, 9
	SUB 113, @10
	SUB 112, @10
	SUB 113, @10
	CMP -207, <-126
	DJN -1, @-20
	CMP -207, <-126
	DJN -1, @-20
	CMP @0, @2
	CMP 110, 10
	CMP @0, @2
	CMP @0, @2
	MOV -1, <-20
	MOV -1, <-20
