{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608182456604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608182456604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 13:20:56 2020 " "Processing started: Thu Dec 17 13:20:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608182456604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182456604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST -c TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST -c TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182456606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608182456900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608182456900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "../rtl/lcd1602.v" "" { Text "D:/Quartus II Project/TEST/rtl/lcd1602.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/debounce2.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/debounce2.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce2 " "Found entity 1: debounce2" {  } { { "../rtl/debounce2.v" "" { Text "D:/Quartus II Project/TEST/rtl/debounce2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../rtl/debounce.v" "" { Text "D:/Quartus II Project/TEST/rtl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/test.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/picture.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/picture.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture " "Found entity 1: picture" {  } { { "../rtl/picture.v" "" { Text "D:/Quartus II Project/TEST/rtl/picture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/testbench/test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/testbench/test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_tb " "Found entity 1: test_tb" {  } { { "../testbench/test_tb.v" "" { Text "D:/Quartus II Project/TEST/testbench/test_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/clk_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/clk_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divide " "Found entity 1: clk_divide" {  } { { "../rtl/clk_divide.v" "" { Text "D:/Quartus II Project/TEST/rtl/clk_divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/cnt_10s.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/cnt_10s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_10s " "Found entity 1: cnt_10s" {  } { { "../rtl/cnt_10s.v" "" { Text "D:/Quartus II Project/TEST/rtl/cnt_10s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466356 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "num.v(27) " "Verilog HDL information at num.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/num.v" "" { Text "D:/Quartus II Project/TEST/rtl/num.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608182466357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/num.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/num.v" { { "Info" "ISGN_ENTITY_NAME" "1 num " "Found entity 1: num" {  } { { "../rtl/num.v" "" { Text "D:/Quartus II Project/TEST/rtl/num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/cnt_5s.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/cnt_5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_5s " "Found entity 1: cnt_5s" {  } { { "../rtl/cnt_5s.v" "" { Text "D:/Quartus II Project/TEST/rtl/cnt_5s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/breath led.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/breath led.v" { { "Info" "ISGN_ENTITY_NAME" "1 breath_led " "Found entity 1: breath_led" {  } { { "../rtl/breath led.v" "" { Text "D:/Quartus II Project/TEST/rtl/breath led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/rtl/clk_halfsecond.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/rtl/clk_halfsecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_halfsecond " "Found entity 1: clk_halfsecond" {  } { { "../rtl/clk_halfsecond.v" "" { Text "D:/Quartus II Project/TEST/rtl/clk_halfsecond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466362 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "Clock_period ../testbench/test_tb.v 3 picture_tb.v(3) " "Verilog HDL macro warning at picture_tb.v(3): overriding existing definition for macro \"Clock_period\", which was defined in \"../testbench/test_tb.v\", line 3" {  } { { "../testbench/picture_tb.v" "" { Text "D:/Quartus II Project/TEST/testbench/picture_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1608182466362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/testbench/picture_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/testbench/picture_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_tb " "Found entity 1: picture_tb" {  } { { "../testbench/picture_tb.v" "" { Text "D:/Quartus II Project/TEST/testbench/picture_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/testbench/num_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/testbench/num_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_tb " "Found entity 1: num_tb" {  } { { "../testbench/num_tb.v" "" { Text "D:/Quartus II Project/TEST/testbench/num_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus ii project/test/testbench/clk_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus ii project/test/testbench/clk_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_tb " "Found entity 1: clk_tb" {  } { { "../testbench/clk_tb.v" "" { Text "D:/Quartus II Project/TEST/testbench/clk_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608182466366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182466366 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(63) " "Verilog HDL Instantiation warning at test.v(63): instance has no name" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608182466367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608182466395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture picture:pic1 " "Elaborating entity \"picture\" for hierarchy \"picture:pic1\"" {  } { { "../rtl/test.v" "pic1" { Text "D:/Quartus II Project/TEST/rtl/test.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led picture:pic1\|breath_led:breathled1 " "Elaborating entity \"breath_led\" for hierarchy \"picture:pic1\|breath_led:breathled1\"" {  } { { "../rtl/picture.v" "breathled1" { Text "D:/Quartus II Project/TEST/rtl/picture.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:d1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:d1\"" {  } { { "../rtl/test.v" "d1" { Text "D:/Quartus II Project/TEST/rtl/test.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divide clk_divide:divide1 " "Elaborating entity \"clk_divide\" for hierarchy \"clk_divide:divide1\"" {  } { { "../rtl/test.v" "divide1" { Text "D:/Quartus II Project/TEST/rtl/test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clk_divide.v(14) " "Verilog HDL assignment warning at clk_divide.v(14): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/clk_divide.v" "" { Text "D:/Quartus II Project/TEST/rtl/clk_divide.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608182466413 "|test|clk_divide:divide1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_10s cnt_10s:cnt_10s_1 " "Elaborating entity \"cnt_10s\" for hierarchy \"cnt_10s:cnt_10s_1\"" {  } { { "../rtl/test.v" "cnt_10s_1" { Text "D:/Quartus II Project/TEST/rtl/test.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_5s cnt_5s:cnt_5s " "Elaborating entity \"cnt_5s\" for hierarchy \"cnt_5s:cnt_5s\"" {  } { { "../rtl/test.v" "cnt_5s" { Text "D:/Quartus II Project/TEST/rtl/test.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num num:num1 " "Elaborating entity \"num\" for hierarchy \"num:num1\"" {  } { { "../rtl/test.v" "num1" { Text "D:/Quartus II Project/TEST/rtl/test.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 num.v(30) " "Verilog HDL assignment warning at num.v(30): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/num.v" "" { Text "D:/Quartus II Project/TEST/rtl/num.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608182466416 "|test|num:num1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 num.v(33) " "Verilog HDL assignment warning at num.v(33): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/num.v" "" { Text "D:/Quartus II Project/TEST/rtl/num.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608182466416 "|test|num:num1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_halfsecond clk_halfsecond:half1 " "Elaborating entity \"clk_halfsecond\" for hierarchy \"clk_halfsecond:half1\"" {  } { { "../rtl/test.v" "half1" { Text "D:/Quartus II Project/TEST/rtl/test.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 clk_halfsecond.v(14) " "Verilog HDL assignment warning at clk_halfsecond.v(14): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/clk_halfsecond.v" "" { Text "D:/Quartus II Project/TEST/rtl/clk_halfsecond.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608182466418 "|test|clk_halfsecond:half1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:comb_6 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:comb_6\"" {  } { { "../rtl/test.v" "comb_6" { Text "D:/Quartus II Project/TEST/rtl/test.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608182466418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_RW GND " "Pin \"lcd_RW\" is stuck at GND" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608182467274 "|test|lcd_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS\[0\] VCC " "Pin \"DS\[0\]\" is stuck at VCC" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608182467274 "|test|DS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS\[1\] VCC " "Pin \"DS\[1\]\" is stuck at VCC" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608182467274 "|test|DS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS\[2\] VCC " "Pin \"DS\[2\]\" is stuck at VCC" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608182467274 "|test|DS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS\[3\] VCC " "Pin \"DS\[3\]\" is stuck at VCC" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608182467274 "|test|DS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS\[6\] VCC " "Pin \"DS\[6\]\" is stuck at VCC" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608182467274 "|test|DS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS\[7\] VCC " "Pin \"DS\[7\]\" is stuck at VCC" {  } { { "../rtl/test.v" "" { Text "D:/Quartus II Project/TEST/rtl/test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608182467274 "|test|DS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608182467274 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608182467398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "733 " "Implemented 733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608182467426 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608182467426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "677 " "Implemented 677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608182467426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608182467426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus II Project/TEST/prj/output_files/TEST.map.smsg " "Generated suppressed messages file D:/Quartus II Project/TEST/prj/output_files/TEST.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182467479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608182467501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 13:21:07 2020 " "Processing ended: Thu Dec 17 13:21:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608182467501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608182467501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608182467501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608182467501 ""}
