Running: D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/crc_test_isim_beh.exe -prj C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/crc_test_beh.prj work.crc_test 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/CRC32.vhd" into library work
Parsing VHDL file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/crc_test.vhd" into library work
Parsing VHDL file "C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/MII_schem.vhf" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 110208 KB
Fuse CPU Usage: 1778 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CRC32 [crc32_default]
Compiling architecture behavior of entity crc_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/fafik/Dropbox/infa/git/ethernet/ethernet4b/crc_test_isim_beh.exe
Fuse Memory Usage: 125232 KB
Fuse CPU Usage: 2573 ms
