-- generated by newgenasym Thu Oct 21 11:21:36 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity hmc472lp4e is
    port (    
	ACG1:      INOUT  STD_LOGIC;    
	ACG2:      INOUT  STD_LOGIC;    
	ACG3:      INOUT  STD_LOGIC;    
	ACG4:      INOUT  STD_LOGIC;    
	ACG5:      INOUT  STD_LOGIC;    
	ACG6:      INOUT  STD_LOGIC;    
	ACG7:      INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	NC7:       INOUT  STD_LOGIC;    
	NC8:       INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	RF1:       INOUT  STD_LOGIC;    
	RF2:       INOUT  STD_LOGIC;    
	V1:        INOUT  STD_LOGIC;    
	V2:        INOUT  STD_LOGIC;    
	V3:        INOUT  STD_LOGIC;    
	V4:        INOUT  STD_LOGIC;    
	V5:        INOUT  STD_LOGIC;    
	V6:        INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC);
end hmc472lp4e;
