Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'Procesador1'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Procesador1_map.ncd Procesador1.ngd Procesador1.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sun Apr 17 18:48:01 2016

WARNING:LIT:701 - PAD symbol "clk" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "clk" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:17756a) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:17756a) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:17756a) REAL time: 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f6479d0a) REAL time: 33 secs 

...
....................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 8
# Number of Global Clock Networks: 16
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "my_registerfile/reset_GND_42_o_AND_770_o_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "my_registerfile/reset_GND_42_o_AND_194_o_BUFG" LOC = "BUFGCTRL_X0Y1" ;
INST "my_registerfile/reset_GND_42_o_AND_68_o_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "my_registerfile/reset_GND_42_o_AND_578_o_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "my_registerfile/reset_GND_42_o_AND_834_o_BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "my_registerfile/reset_GND_42_o_AND_642_o_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "my_registerfile/reset_GND_42_o_AND_898_o_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "my_registerfile/reset_GND_42_o_AND_450_o_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "my_registerfile/reset_GND_42_o_AND_322_o_BUFG" LOC = "BUFGCTRL_X0Y8" ;
INST "my_registerfile/reset_GND_42_o_AND_258_o_BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "my_registerfile/reset_GND_42_o_AND_706_o_BUFG" LOC = "BUFGCTRL_X0Y10" ;
INST "my_registerfile/reset_GND_42_o_AND_130_o_BUFG" LOC = "BUFGCTRL_X0Y11" ;
INST "my_registerfile/reset_GND_42_o_AND_962_o_BUFG" LOC = "BUFGCTRL_X0Y12" ;
INST "my_registerfile/reset_GND_42_o_AND_386_o_BUFG" LOC = "BUFGCTRL_X0Y13" ;
INST "my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" LOC = "BUFGCTRL_X0Y14" ;
INST "my_registerfile/reset_GND_42_o_AND_514_o_BUFG" LOC = "BUFGCTRL_X0Y15" ;

# my_registerfile/reset_GND_42_o_AND_770_o_BUFG driven by BUFGCTRL_X0Y0
NET "my_registerfile/reset_GND_42_o_AND_770_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_770_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# my_registerfile/reset_GND_42_o_AND_194_o_BUFG driven by BUFGCTRL_X0Y1
NET "my_registerfile/reset_GND_42_o_AND_194_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_194_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_68_o_BUFG driven by BUFGCTRL_X0Y2
NET "my_registerfile/reset_GND_42_o_AND_68_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_68_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_578_o_BUFG driven by BUFGCTRL_X0Y3
NET "my_registerfile/reset_GND_42_o_AND_578_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_578_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# my_registerfile/reset_GND_42_o_AND_834_o_BUFG driven by BUFGCTRL_X0Y4
NET "my_registerfile/reset_GND_42_o_AND_834_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_834_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_642_o_BUFG driven by BUFGCTRL_X0Y5
NET "my_registerfile/reset_GND_42_o_AND_642_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_642_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_898_o_BUFG driven by BUFGCTRL_X0Y6
NET "my_registerfile/reset_GND_42_o_AND_898_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_898_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_450_o_BUFG driven by BUFGCTRL_X0Y7
NET "my_registerfile/reset_GND_42_o_AND_450_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_450_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_322_o_BUFG driven by BUFGCTRL_X0Y8
NET "my_registerfile/reset_GND_42_o_AND_322_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_322_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_258_o_BUFG driven by BUFGCTRL_X0Y9
NET "my_registerfile/reset_GND_42_o_AND_258_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_258_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_706_o_BUFG driven by BUFGCTRL_X0Y10
NET "my_registerfile/reset_GND_42_o_AND_706_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_706_o_BUFG" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3 ;

# my_registerfile/reset_GND_42_o_AND_130_o_BUFG driven by BUFGCTRL_X0Y11
NET "my_registerfile/reset_GND_42_o_AND_130_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_130_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_962_o_BUFG driven by BUFGCTRL_X0Y12
NET "my_registerfile/reset_GND_42_o_AND_962_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_962_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# my_registerfile/reset_GND_42_o_AND_386_o_BUFG driven by BUFGCTRL_X0Y13
NET "my_registerfile/reset_GND_42_o_AND_386_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_386_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG driven by BUFGCTRL_X0Y14
NET "my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" TNM_NET = "TN_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" ;
TIMEGRP "TN_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" AREA_GROUP = "CLKAG_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/registerDestination[4]_Decoder_3_OUT<0>_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# my_registerfile/reset_GND_42_o_AND_514_o_BUFG driven by BUFGCTRL_X0Y15
NET "my_registerfile/reset_GND_42_o_AND_514_o_BUFG" TNM_NET = "TN_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" ;
TIMEGRP "TN_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" AREA_GROUP = "CLKAG_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" ;
AREA_GROUP "CLKAG_my_registerfile/reset_GND_42_o_AND_514_o_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X1Y3 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 8
Number of Global Clock Networks: 16

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      1 |   4800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     60 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |   4400 |  12000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      1 |   4800 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   5200 |  15200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      1 |   4800 |  16000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_130_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_194_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_258_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_322_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_450_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_578_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_642_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_68_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_706_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_770_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_834_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |my_registerfile/reset_GND_42_o_AND_898_o_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    288 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   5200 |  15200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 12/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      1 |   4800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_130_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_194_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_258_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_322_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_450_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_578_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_642_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_68_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_706_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_770_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_834_o_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |my_registerfile/reset_GND_42_o_AND_898_o_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     45 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |   4000 |  10800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:f6479d0a) REAL time: 35 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:fa8e763b) REAL time: 36 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fa8e763b) REAL time: 36 secs 

Phase 8.8  Global Placement
..............................
............................................................................
...................................................................................
Phase 8.8  Global Placement (Checksum:c42e8704) REAL time: 39 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c42e8704) REAL time: 39 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:99ebb91b) REAL time: 42 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:99ebb91b) REAL time: 42 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:99ebb91b) REAL time: 42 secs 

Total REAL time to Placer completion: 43 secs 
Total CPU  time to Placer completion: 31 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:2452 - The IOB procesorResult<2> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<1> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<4> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<3> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<0> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<9> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<6> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<5> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<8> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<7> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<23> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<24> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<21> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<22> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<20> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<29> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<27> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<28> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<25> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<26> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<13> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<14> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<11> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<12> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<10> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<19> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB rst is either not constrained (LOC) to a specific location and/or has an
   undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<17> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<18> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<15> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<16> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<31> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB procesorResult<30> is either not constrained (LOC) to a specific location and/or
   has an undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in
   bitstream creation. It should be corrected by properly specifying the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB clk is either not constrained (LOC) to a specific location and/or has an
   undefined I/O Standard (IOSTANDARD). This condition may seriously affect the device and will be an error in bitstream
   creation. It should be corrected by properly specifying the pin location and I/O Standard.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                   524 out of 126,800    1%
    Number used as Flip Flops:                  12
    Number used as Latches:                    512
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        590 out of  63,400    1%
    Number used as logic:                      589 out of  63,400    1%
      Number using O6 output only:             567
      Number using O5 output only:               4
      Number using O5 and O6:                   18
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  19,000    0%
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   239 out of  15,850    1%
  Number of LUT Flip Flop pairs used:          781
    Number with an unused Flip Flop:           257 out of     781   32%
    Number with an unused LUT:                 191 out of     781   24%
    Number of fully used LUT-FF pairs:         333 out of     781   42%
    Number of unique control sets:              17
    Number of slice register sites lost
      to control set restrictions:               4 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     210   16%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     135    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                     16 out of      32   50%
    Number used as BUFGs:                       16
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.36

Peak Memory Usage:  866 MB
Total REAL time to MAP completion:  45 secs 
Total CPU time to MAP completion:   33 secs 

Mapping completed.
See MAP report file "Procesador1_map.mrp" for details.
