Verilator Tree Dump (format 0x3900) from <e17810> to <e25178>
     NETLIST 0x558869a84f80 <e1> {a0}
    1: MODULE 0x558869aa27f0 <e12608> {c5}  mips_cpu_harvard  L2
    1:2: VAR 0x558869a99a20 <e23221#> {c6} @dt=0x558869a99180@(nw1)  clk INPUT PORT
    1:2: VAR 0x558869aaca50 <e23224#> {c8} @dt=0x558869aac1a0@(nw1)  reset INPUT PORT
    1:2: VAR 0x558869aadff0 <e23227#> {c9} @dt=0x558869aad680@(nw1)  active OUTPUT PORT
    1:2: VAR 0x558869abe3a0 <e23230#> {c10} @dt=0x558869abdf20@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x558869abe7c0 <e23238#> {c13} @dt=0x558869abe6e0@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x558869abf640 <e23241#> {c16} @dt=0x558869abf1c0@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x558869ac04c0 <e23249#> {c17} @dt=0x558869ac0040@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x558869ac1440 <e23257#> {c20} @dt=0x558869ac0f40@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x558869ac1860 <e23265#> {c21} @dt=0x558869ac1780@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x558869ac1c80 <e23268#> {c22} @dt=0x558869ac1ba0@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x558869ac2c80 <e23271#> {c23} @dt=0x558869ac2780@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x558869ac3c80 <e23279#> {c24} @dt=0x558869ac3780@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2: VAR 0x558869ac4f00 <e23290#> {c31} @dt=0x558869ac4a40@(nw32)  program_counter_prime VAR
    1:2: VAR 0x558869ac6040 <e23298#> {c32} @dt=0x558869ac5b80@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x558869ac71a0 <e23306#> {c33} @dt=0x558869ac6ca0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x558869ac82e0 <e23314#> {c34} @dt=0x558869ac7e20@(nw32)  instruction_fetch VAR
    1:2: VAR 0x558869ac9440 <e23322#> {c35} @dt=0x558869ac8f40@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x558869ac9840 <e23330#> {c36} @dt=0x558869ac9760@(nw1)  halt VAR
    1:2: VAR 0x558869ac9c80 <e23333#> {c39} @dt=0x558869ac9ba0@(nw1)  program_counter_src_decode VAR
    1:2: VAR 0x558869aca0e0 <e23336#> {c40} @dt=0x558869aca000@(nw1)  register_write_decode VAR
    1:2: VAR 0x558869aca4e0 <e23339#> {c41} @dt=0x558869aca400@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x558869aca940 <e23342#> {c42} @dt=0x558869aca860@(nw1)  memory_write_decode VAR
    1:2: VAR 0x558869acba80 <e23345#> {c43} @dt=0x558869acb5c0@(nw2)  ALU_src_B_decode VAR
    1:2: VAR 0x558869accbe0 <e23353#> {c44} @dt=0x558869acc6e0@(nw2)  register_destination_decode VAR
    1:2: VAR 0x558869accfe0 <e23361#> {c45} @dt=0x558869accf00@(nw1)  branch_decode VAR
    1:2: VAR 0x558869acd3e0 <e23364#> {c46} @dt=0x558869acd300@(nw1)  equal_decode VAR
    1:2: VAR 0x558869ace520 <e23367#> {c47} @dt=0x558869ace060@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x558869ace960 <e23375#> {c48} @dt=0x558869ace880@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x558869aced60 <e23378#> {c49} @dt=0x558869acec80@(nw1)  flush_decode_execute_register VAR
    1:2: VAR 0x558869acf1c0 <e23381#> {c50} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode VAR
    1:2: VAR 0x558869acf620 <e23384#> {c51} @dt=0x558869acf540@(nw1)  j_instruction_decode VAR
    1:2: VAR 0x558869acfa20 <e23387#> {c52} @dt=0x558869acf940@(nw1)  HI_register_write_decode VAR
    1:2: VAR 0x558869acfe20 <e23390#> {c53} @dt=0x558869acfd40@(nw1)  LO_register_write_decode VAR
    1:2: VAR 0x558869ad0f80 <e23393#> {c58} @dt=0x558869ad0a80@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2: VAR 0x558869ad2e40 <e23409#> {c60} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x558869ad3f60 <e23417#> {c62} @dt=0x558869ad3a60@(nw6)  op VAR
    1:2: ASSIGNW 0x558869ad4d20 <e23424#> {c63} @dt=0x558869ad3a60@(nw6)
    1:2:1: SEL 0x558869d8b510 <e23446#> {c63} @dt=0x558869b81f50@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x558869d308a0 <e23437#> {c63} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8b7a0 <e23465#> {c63} @dt=0x558869d66420@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x558869d8b2c0 <e23439#> {c63} @dt=0x558869d6d130@(G/wu32/3)  ?32?h6
    1:2:2: VARREF 0x558869d309c0 <e23423#> {c63} @dt=0x558869ad3a60@(nw6)  op [LV] => VAR 0x558869ad3f60 <e23417#> {c62} @dt=0x558869ad3a60@(nw6)  op VAR
    1:2: VAR 0x558869ad5d80 <e23472#> {c64} @dt=0x558869ad5880@(nw5)  read_address_1 VAR
    1:2: VAR 0x558869ad6480 <e23480#> {c64} @dt=0x558869ad5f80@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x558869ad72a0 <e23487#> {c65} @dt=0x558869ad5880@(nw5)
    1:2:1: SEL 0x558869d8bd20 <e23509#> {c65} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558869d30ae0 <e23500#> {c65} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8bfb0 <e23528#> {c65} @dt=0x558869d66420@(G/sw5)  5'h15
    1:2:1:3: CONST 0x558869d8bad0 <e23502#> {c65} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558869d30c00 <e23486#> {c65} @dt=0x558869ad5880@(nw5)  read_address_1 [LV] => VAR 0x558869ad5d80 <e23472#> {c64} @dt=0x558869ad5880@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x558869ad8000 <e23534#> {c66} @dt=0x558869ad5f80@(nw5)
    1:2:1: SEL 0x558869d8c530 <e23556#> {c66} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558869d30d20 <e23547#> {c66} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8c7c0 <e23575#> {c66} @dt=0x558869d66420@(G/sw5)  5'h15
    1:2:1:3: CONST 0x558869d8c2e0 <e23549#> {c66} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558869d30e40 <e23533#> {c66} @dt=0x558869ad5f80@(nw5)  Rs_decode [LV] => VAR 0x558869ad6480 <e23480#> {c64} @dt=0x558869ad5f80@(nw5)  Rs_decode VAR
    1:2: VAR 0x558869ad9090 <e23582#> {c67} @dt=0x558869ad8b90@(nw5)  read_address_2 VAR
    1:2: VAR 0x558869ad97c0 <e23590#> {c67} @dt=0x558869ad92c0@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x558869ada5e0 <e23597#> {c68} @dt=0x558869ad8b90@(nw5)
    1:2:1: SEL 0x558869d8cd40 <e23619#> {c68} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558869d30f60 <e23610#> {c68} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8cfd0 <e23638#> {c68} @dt=0x558869d66420@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558869d8caf0 <e23612#> {c68} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558869d31080 <e23596#> {c68} @dt=0x558869ad8b90@(nw5)  read_address_2 [LV] => VAR 0x558869ad9090 <e23582#> {c67} @dt=0x558869ad8b90@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x558869adb340 <e23644#> {c69} @dt=0x558869ad92c0@(nw5)
    1:2:1: SEL 0x558869d8d550 <e23666#> {c69} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558869d311a0 <e23657#> {c69} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8d7e0 <e23685#> {c69} @dt=0x558869d66420@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558869d8d300 <e23659#> {c69} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558869d312c0 <e23643#> {c69} @dt=0x558869ad92c0@(nw5)  Rt_decode [LV] => VAR 0x558869ad97c0 <e23590#> {c67} @dt=0x558869ad92c0@(nw5)  Rt_decode VAR
    1:2: VAR 0x558869adc3d0 <e23692#> {c70} @dt=0x558869adbed0@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x558869add1f0 <e23699#> {c71} @dt=0x558869adbed0@(nw5)
    1:2:1: SEL 0x558869d8dd60 <e23721#> {c71} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558869d313e0 <e23712#> {c71} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8dff0 <e23740#> {c71} @dt=0x558869d66420@(G/sw5)  5'hb
    1:2:1:3: CONST 0x558869d8db10 <e23714#> {c71} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558869d31500 <e23698#> {c71} @dt=0x558869adbed0@(nw5)  Rd_decode [LV] => VAR 0x558869adc3d0 <e23692#> {c70} @dt=0x558869adbed0@(nw5)  Rd_decode VAR
    1:2: VAR 0x558869ade280 <e23747#> {c72} @dt=0x558869addd80@(nw16)  immediate VAR
    1:2: ASSIGNW 0x558869adf0a0 <e23754#> {c73} @dt=0x558869addd80@(nw16)
    1:2:1: SEL 0x558869d8e570 <e23775#> {c73} @dt=0x558869d8e640@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x558869d31620 <e23767#> {c73} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8e800 <e23794#> {c73} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:1:3: CONST 0x558869d8e320 <e23769#> {c73} @dt=0x558869d69a30@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x558869d31740 <e23753#> {c73} @dt=0x558869addd80@(nw16)  immediate [LV] => VAR 0x558869ade280 <e23747#> {c72} @dt=0x558869addd80@(nw16)  immediate VAR
    1:2: VAR 0x558869ae0130 <e23801#> {c74} @dt=0x558869adfc30@(nw26)  j_offset VAR
    1:2: ASSIGNW 0x558869ae0f50 <e23808#> {c75} @dt=0x558869adfc30@(nw26)
    1:2:1: SEL 0x558869d8ed80 <e23829#> {c75} @dt=0x558869d8ee50@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x558869d31860 <e23821#> {c75} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x558869d8f010 <e23848#> {c75} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:1:3: CONST 0x558869d8eb30 <e23823#> {c75} @dt=0x558869d69a30@(G/wu32/5)  ?32?h1a
    1:2:2: VARREF 0x558869d31980 <e23807#> {c75} @dt=0x558869adfc30@(nw26)  j_offset [LV] => VAR 0x558869ae0130 <e23801#> {c74} @dt=0x558869adfc30@(nw26)  j_offset VAR
    1:2: VAR 0x558869ae2070 <e23855#> {c77} @dt=0x558869ae1b70@(nw32)  register_file_output_LO_decode VAR
    1:2: VAR 0x558869ae3250 <e23863#> {c78} @dt=0x558869ae2d50@(nw32)  register_file_output_HI_decode VAR
    1:2: VAR 0x558869ae43c0 <e23871#> {c79} @dt=0x558869ae3f00@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x558869ae55e0 <e23879#> {c80} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x558869ae67c0 <e23887#> {c81} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x558869ae7910 <e23895#> {c82} @dt=0x558869ae7410@(nw32)  src_A_decode VAR
    1:2: VAR 0x558869ae8a60 <e23903#> {c83} @dt=0x558869ae8560@(nw32)  src_B_decode VAR
    1:2: VAR 0x558869ae9bb0 <e23911#> {c84} @dt=0x558869ae96b0@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x558869aead00 <e23919#> {c85} @dt=0x558869aea800@(nw32)  comparator_1 VAR
    1:2: VAR 0x558869aebe50 <e23927#> {c86} @dt=0x558869aeb950@(nw32)  comparator_2 VAR
    1:2: VAR 0x558869aed030 <e23935#> {c87} @dt=0x558869aecb30@(nw32)  j_program_counter_decode VAR
    1:2: VAR 0x558869aee250 <e23943#> {c90} @dt=0x558869aedd50@(nw2)  register_destination_execute VAR
    1:2: VAR 0x558869aee710 <e23951#> {c91} @dt=0x558869aee630@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x558869aeeba0 <e23954#> {c92} @dt=0x558869aeeac0@(nw1)  memory_write_execute VAR
    1:2: VAR 0x558869aefd10 <e23957#> {c93} @dt=0x558869aef850@(nw5)  write_register_execute VAR
    1:2: VAR 0x558869af0ec0 <e23965#> {c94} @dt=0x558869af0a00@(nw2)  ALU_src_B_execute VAR
    1:2: VAR 0x558869af2070 <e23973#> {c95} @dt=0x558869af1bb0@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x558869af2570 <e23981#> {c96} @dt=0x558869af2490@(nw1)  HI_register_write_execute VAR
    1:2: VAR 0x558869af2a30 <e23984#> {c97} @dt=0x558869af2950@(nw1)  LO_register_write_execute VAR
    1:2: VAR 0x558869af2ec0 <e23987#> {c98} @dt=0x558869af2de0@(nw1)  register_write_execute VAR
    1:2: VAR 0x558869af3400 <e23990#> {c99} @dt=0x558869af3320@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x558869af38f0 <e23993#> {c100} @dt=0x558869af3810@(nw1)  register_file_memory_mux_control_execute VAR
    1:2: VAR 0x558869af3d80 <e23996#> {c101} @dt=0x558869af3ca0@(nw1)  j_instruction_execute VAR
    1:2: VAR 0x558869af4210 <e23999#> {c102} @dt=0x558869af4130@(nw1)  using_HI_LO_execute VAR
    1:2: VAR 0x558869af53a0 <e24002#> {c105} @dt=0x558869af4ea0@(nw32)  src_A_execute VAR
    1:2: VAR 0x558869af64f0 <e24010#> {c106} @dt=0x558869af5ff0@(nw32)  src_B_execute VAR
    1:2: VAR 0x558869af7660 <e24018#> {c107} @dt=0x558869af71a0@(nw32)  src_A_ALU_execute VAR
    1:2: VAR 0x558869af8810 <e24026#> {c108} @dt=0x558869af8350@(nw32)  src_B_ALU_execute VAR
    1:2: VAR 0x558869af99c0 <e24034#> {c109} @dt=0x558869af9500@(nw32)  write_data_execute VAR
    1:2: VAR 0x558869afab70 <e24042#> {c110} @dt=0x558869afa6b0@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x558869afbd20 <e24050#> {c111} @dt=0x558869afb860@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x558869afced0 <e24058#> {c112} @dt=0x558869afca10@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x558869afe060 <e24066#> {c113} @dt=0x558869afdb60@(nw5)  Rs_execute VAR
    1:2: VAR 0x558869aff1b0 <e24074#> {c114} @dt=0x558869afecb0@(nw5)  Rt_execute VAR
    1:2: VAR 0x558869b00300 <e24082#> {c115} @dt=0x558869affe00@(nw5)  Rd_execute VAR
    1:2: VAR 0x558869b01470 <e24090#> {c116} @dt=0x558869b00fb0@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x558869b02660 <e24098#> {c117} @dt=0x558869b02160@(nw32)  program_counter_plus_eight_execute VAR
    1:2: VAR 0x558869b03840 <e24106#> {c118} @dt=0x558869b03340@(nw32)  program_counter_plus_four_execute VAR
    1:2: VAR 0x558869b04a50 <e24114#> {c119} @dt=0x558869b04550@(nw32)  j_program_counter_execute VAR
    1:2: VAR 0x558869b04f20 <e24122#> {c122} @dt=0x558869b04e40@(nw1)  register_write_memory VAR
    1:2: VAR 0x558869b06090 <e24125#> {c123} @dt=0x558869b05bd0@(nw5)  write_register_memory VAR
    1:2: VAR 0x558869b06590 <e24133#> {c124} @dt=0x558869b064b0@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x558869b06a20 <e24136#> {c125} @dt=0x558869b06940@(nw1)  memory_write_memory VAR
    1:2: VAR 0x558869b06ee0 <e24139#> {c126} @dt=0x558869b06e00@(nw1)  HI_register_write_memory VAR
    1:2: VAR 0x558869b073a0 <e24142#> {c127} @dt=0x558869b072c0@(nw1)  LO_register_write_memory VAR
    1:2: VAR 0x558869b07830 <e24145#> {c128} @dt=0x558869b07750@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x558869b07cf0 <e24148#> {c129} @dt=0x558869b07c10@(nw1)  register_file_memory_mux_memory VAR
    1:2: VAR 0x558869b081b0 <e24151#> {c130} @dt=0x558869b080d0@(nw1)  j_instruction_memory VAR
    1:2: VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x558869b0a510 <e24162#> {c134} @dt=0x558869b0a050@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x558869b0b6c0 <e24170#> {c135} @dt=0x558869b0b200@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x558869b0c870 <e24178#> {c136} @dt=0x558869b0c3b0@(nw32)  read_data_memory VAR
    1:2: VAR 0x558869b0da20 <e24186#> {c137} @dt=0x558869b0d560@(nw32)  write_data_memory VAR
    1:2: VAR 0x558869b0ec40 <e24194#> {c138} @dt=0x558869b0e740@(nw32)  ALU_output_memory_resolved VAR
    1:2: VAR 0x558869b0fe20 <e24202#> {c139} @dt=0x558869b0f920@(nw32)  j_program_counter_memory VAR
    1:2: VAR 0x558869b10320 <e24210#> {c143} @dt=0x558869b10240@(nw1)  register_write_writeback VAR
    1:2: VAR 0x558869b107e0 <e24213#> {c144} @dt=0x558869b10700@(nw1)  HI_register_write_writeback VAR
    1:2: VAR 0x558869b10ca0 <e24216#> {c145} @dt=0x558869b10bc0@(nw1)  LO_register_write_writeback VAR
    1:2: VAR 0x558869b11160 <e24219#> {c146} @dt=0x558869b11080@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x558869b12380 <e24222#> {c149} @dt=0x558869b11e80@(nw5)  write_register_writeback VAR
    1:2: VAR 0x558869b134f0 <e24230#> {c150} @dt=0x558869b13030@(nw32)  result_writeback VAR
    1:2: VAR 0x558869b146a0 <e24238#> {c151} @dt=0x558869b141e0@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x558869b15850 <e24246#> {c152} @dt=0x558869b15390@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x558869b16a00 <e24254#> {c153} @dt=0x558869b16540@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x558869b17bb0 <e24262#> {c154} @dt=0x558869b176f0@(nw32)  read_data_writeback VAR
    1:2: VAR 0x558869b18060 <e24270#> {c157} @dt=0x558869b17f80@(nw1)  stall_fetch VAR
    1:2: VAR 0x558869b18490 <e24273#> {c158} @dt=0x558869b183b0@(nw1)  stall_decode VAR
    1:2: VAR 0x558869b18920 <e24276#> {c159} @dt=0x558869b18840@(nw1)  forward_A_decode VAR
    1:2: VAR 0x558869b18db0 <e24279#> {c160} @dt=0x558869b18cd0@(nw1)  forward_B_decode VAR
    1:2: VAR 0x558869b19240 <e24282#> {c161} @dt=0x558869b19160@(nw1)  flush_execute_register VAR
    1:2: VAR 0x558869b1a3b0 <e24285#> {c162} @dt=0x558869b19ef0@(nw3)  forward_A_execute VAR
    1:2: VAR 0x558869b1b560 <e24293#> {c163} @dt=0x558869b1b0a0@(nw3)  forward_B_execute VAR
    1:2: VAR 0x558869b1ba60 <e24301#> {c164} @dt=0x558869b1b980@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x558869b1bfe0 <e24303#> {c167} @dt=0x558869b0c3b0@(nw32)
    1:2:1: VARREF 0x558869d31aa0 <e24304#> {c167} @dt=0x558869ac3780@(nw32)  data_readdata [RV] <- VAR 0x558869ac3c80 <e23279#> {c24} @dt=0x558869ac3780@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x558869d31bc0 <e24302#> {c167} @dt=0x558869b0c3b0@(nw32)  read_data_memory [LV] => VAR 0x558869b0c870 <e24178#> {c136} @dt=0x558869b0c3b0@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x558869b1c440 <e24306#> {c168} @dt=0x558869ac0f40@(nw32)
    1:2:1: VARREF 0x558869d31ce0 <e24307#> {c168} @dt=0x558869b08ea0@(nw32)  ALU_output_memory [RV] <- VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x558869d31e00 <e24305#> {c168} @dt=0x558869ac0f40@(nw32)  data_address [LV] => VAR 0x558869ac1440 <e23257#> {c20} @dt=0x558869ac0f40@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x558869b1c8a0 <e24309#> {c169} @dt=0x558869ac2780@(nw32)
    1:2:1: VARREF 0x558869d31f20 <e24310#> {c169} @dt=0x558869b0d560@(nw32)  write_data_memory [RV] <- VAR 0x558869b0da20 <e24186#> {c137} @dt=0x558869b0d560@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x558869d32040 <e24308#> {c169} @dt=0x558869ac2780@(nw32)  data_writedata [LV] => VAR 0x558869ac2c80 <e23271#> {c23} @dt=0x558869ac2780@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x558869b1cd00 <e24312#> {c170} @dt=0x558869ac1780@(nw1)
    1:2:1: VARREF 0x558869d32160 <e24313#> {c170} @dt=0x558869b06940@(nw1)  memory_write_memory [RV] <- VAR 0x558869b06a20 <e24136#> {c125} @dt=0x558869b06940@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x558869d32280 <e24311#> {c170} @dt=0x558869ac1780@(nw1)  data_write [LV] => VAR 0x558869ac1860 <e23265#> {c21} @dt=0x558869ac1780@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x558869b1d1b0 <e24315#> {c171} @dt=0x558869ac1ba0@(nw1)
    1:2:1: VARREF 0x558869d323a0 <e24316#> {c171} @dt=0x558869b064b0@(nw1)  memory_to_register_memory [RV] <- VAR 0x558869b06590 <e24133#> {c124} @dt=0x558869b064b0@(nw1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x558869d324c0 <e24314#> {c171} @dt=0x558869ac1ba0@(nw1)  data_read [LV] => VAR 0x558869ac1c80 <e23268#> {c22} @dt=0x558869ac1ba0@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x558869b1d620 <e24318#> {c174} @dt=0x558869abf1c0@(nw32)
    1:2:1: VARREF 0x558869d325e0 <e24319#> {c174} @dt=0x558869ac5b80@(nw32)  program_counter_fetch [RV] <- VAR 0x558869ac6040 <e23298#> {c32} @dt=0x558869ac5b80@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x558869d32700 <e24317#> {c174} @dt=0x558869abf1c0@(nw32)  instr_address [LV] => VAR 0x558869abf640 <e23241#> {c16} @dt=0x558869abf1c0@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x558869b1da80 <e24321#> {c175} @dt=0x558869ac7e20@(nw32)
    1:2:1: VARREF 0x558869d32820 <e24322#> {c175} @dt=0x558869ac0040@(nw32)  instr_readdata [RV] <- VAR 0x558869ac04c0 <e23249#> {c17} @dt=0x558869ac0040@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x558869d32940 <e24320#> {c175} @dt=0x558869ac7e20@(nw32)  instruction_fetch [LV] => VAR 0x558869ac82e0 <e23314#> {c34} @dt=0x558869ac7e20@(nw32)  instruction_fetch VAR
    1:2: CELL 0x558869aad460 <e2436> {c177}  register_file -> MODULE 0x558869c50540 <e12631> {l2}  Register_File  L3
    1:2:1: PIN 0x558869a91ec0 <e2368> {c178}  clk -> VAR 0x558869c509b0 <e19155#> {l3} @dt=0x558869c508d0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558869d32a60 <e24323#> {c178} @dt=0x558869ac3ee0@(nw1)  internal_clk [RV] <- VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558869b1e430 <e2378> {c178}  pipelined -> VAR 0x558869c50ed0 <e19158#> {l4} @dt=0x558869c50df0@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x558869d8f420 <e24336#> {c178} @dt=0x558869c50df0@(nw1)  1'h1
    1:2:1: PIN 0x558869b1e880 <e2382> {c179}  write_enable -> VAR 0x558869c513f0 <e19161#> {l5} @dt=0x558869c51310@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x558869d32b80 <e24337#> {c179} @dt=0x558869b10240@(nw1)  register_write_writeback [RV] <- VAR 0x558869b10320 <e24210#> {c143} @dt=0x558869b10240@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x558869b1eca0 <e2386> {c180}  HI_write_enable -> VAR 0x558869c517b0 <e19164#> {l5} @dt=0x558869c516d0@(nw1)  HI_write_enable INPUT PORT
    1:2:1:1: VARREF 0x558869d32ca0 <e24338#> {c180} @dt=0x558869b10700@(nw1)  HI_register_write_writeback [RV] <- VAR 0x558869b107e0 <e24213#> {c144} @dt=0x558869b10700@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x558869b1f0c0 <e2390> {c181}  LO_write_enable -> VAR 0x558869c51b70 <e19167#> {l5} @dt=0x558869c51a90@(nw1)  LO_write_enable INPUT PORT
    1:2:1:1: VARREF 0x558869d32dc0 <e24339#> {c181} @dt=0x558869b10bc0@(nw1)  LO_register_write_writeback [RV] <- VAR 0x558869b10ca0 <e24216#> {c145} @dt=0x558869b10bc0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x558869b1f450 <e2394> {c182}  read_address_1 -> VAR 0x558869c52d30 <e19170#> {l6} @dt=0x558869c52830@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x558869d32ee0 <e24340#> {c182} @dt=0x558869ad5880@(nw5)  read_address_1 [RV] <- VAR 0x558869ad5d80 <e23472#> {c64} @dt=0x558869ad5880@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x558869b1f810 <e2398> {c183}  read_address_2 -> VAR 0x558869c53510 <e19178#> {l6} @dt=0x558869c53010@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x558869d33000 <e24341#> {c183} @dt=0x558869ad8b90@(nw5)  read_address_2 [RV] <- VAR 0x558869ad9090 <e23582#> {c67} @dt=0x558869ad8b90@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x558869b1fc60 <e2402> {c184}  write_address -> VAR 0x558869c53cf0 <e19186#> {l6} @dt=0x558869c537f0@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x558869d33120 <e24342#> {c184} @dt=0x558869b11e80@(nw5)  write_register_writeback [RV] <- VAR 0x558869b12380 <e24222#> {c149} @dt=0x558869b11e80@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x558869b20050 <e2406> {c185}  write_data -> VAR 0x558869c54f30 <e19194#> {l7} @dt=0x558869c54a30@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x558869d33240 <e24343#> {c185} @dt=0x558869b13030@(nw32)  result_writeback [RV] <- VAR 0x558869b134f0 <e24230#> {c150} @dt=0x558869b13030@(nw32)  result_writeback VAR
    1:2:1: PIN 0x558869b20450 <e2410> {c186}  HI_write_data -> VAR 0x558869c55710 <e19202#> {l7} @dt=0x558869c55210@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x558869d33360 <e24344#> {c186} @dt=0x558869b141e0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x558869b146a0 <e24238#> {c151} @dt=0x558869b141e0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558869b20850 <e2414> {c187}  LO_write_data -> VAR 0x558869c55ef0 <e19210#> {l7} @dt=0x558869c559f0@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x558869d33480 <e24345#> {c187} @dt=0x558869b15390@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x558869b15850 <e24246#> {c152} @dt=0x558869b15390@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558869b20ca0 <e2418> {c188}  read_data_1 -> VAR 0x558869c57130 <e19218#> {l8} @dt=0x558869c56c30@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x558869d335a0 <e24346#> {c188} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode [LV] => VAR 0x558869ae55e0 <e23879#> {c80} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558869b210c0 <e2422> {c189}  read_data_2 -> VAR 0x558869c57910 <e19226#> {l8} @dt=0x558869c57410@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x558869d336c0 <e24347#> {c189} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode [LV] => VAR 0x558869ae67c0 <e23887#> {c81} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558869b21450 <e2426> {c190}  read_register_2 -> VAR 0x558869c5a570 <e19250#> {l10} @dt=0x558869c5a070@(nw32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x558869d337e0 <e24348#> {c190} @dt=0x558869abdf20@(nw32)  register_v0 [LV] => VAR 0x558869abe3a0 <e23230#> {c10} @dt=0x558869abdf20@(nw32)  register_v0 OUTPUT PORT
    1:2:1: PIN 0x558869b218a0 <e2430> {c191}  read_data_HI -> VAR 0x558869c59330 <e19242#> {l9} @dt=0x558869c58e30@(nw32)  read_data_HI OUTPUT PORT
    1:2:1:1: VARREF 0x558869d33900 <e24349#> {c191} @dt=0x558869ae2d50@(nw32)  register_file_output_HI_decode [LV] => VAR 0x558869ae3250 <e23863#> {c78} @dt=0x558869ae2d50@(nw32)  register_file_output_HI_decode VAR
    1:2:1: PIN 0x558869b21cc0 <e2434> {c192}  read_data_LO -> VAR 0x558869c58b50 <e19234#> {l9} @dt=0x558869c58650@(nw32)  read_data_LO OUTPUT PORT
    1:2:1:1: VARREF 0x558869d33a20 <e24350#> {c192} @dt=0x558869ae1b70@(nw32)  register_file_output_LO_decode [LV] => VAR 0x558869ae2070 <e23855#> {c77} @dt=0x558869ae1b70@(nw32)  register_file_output_LO_decode VAR
    1:2: CELL 0x558869aa6060 <e2461> {c195}  pc -> MODULE 0x558869c46b40 <e12630> {k1}  Program_Counter  L3
    1:2:1: PIN 0x558869b221f0 <e2438> {c196}  clk -> VAR 0x558869c46fb0 <e19420#> {k2} @dt=0x558869c46ed0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558869d33b40 <e24351#> {c196} @dt=0x558869ac3ee0@(nw1)  internal_clk [RV] <- VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558869b225f0 <e2443> {c197}  address_input -> VAR 0x558869c480f0 <e19423#> {k3} @dt=0x558869c47bf0@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x558869d33c60 <e24352#> {c197} @dt=0x558869ac4a40@(nw32)  program_counter_prime [RV] <- VAR 0x558869ac4f00 <e23290#> {c31} @dt=0x558869ac4a40@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x558869b229b0 <e2447> {c198}  reset -> VAR 0x558869c48b30 <e19434#> {k5} @dt=0x558869c48a50@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558869d33d80 <e24353#> {c198} @dt=0x558869aac1a0@(nw1)  reset [RV] <- VAR 0x558869aaca50 <e23224#> {c8} @dt=0x558869aac1a0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558869b22d70 <e2451> {c199}  enable -> VAR 0x558869c48610 <e19431#> {k4} @dt=0x558869c48530@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x558869d33ea0 <e24354#> {c199} @dt=0x558869b17f80@(nw1)  stall_fetch [RV] <- VAR 0x558869b18060 <e24270#> {c157} @dt=0x558869b17f80@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x558869b23170 <e2455> {c200}  address_output -> VAR 0x558869c4a2d0 <e19440#> {k7} @dt=0x558869c49dd0@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x558869d33fc0 <e24355#> {c200} @dt=0x558869ac5b80@(nw32)  program_counter_fetch [LV] => VAR 0x558869ac6040 <e23298#> {c32} @dt=0x558869ac5b80@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x558869b23530 <e2459> {c201}  halt -> VAR 0x558869c49050 <e19437#> {k6} @dt=0x558869c48f70@(nw1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x558869d340e0 <e24356#> {c201} @dt=0x558869ac9760@(nw1)  halt [LV] => VAR 0x558869ac9840 <e23330#> {c36} @dt=0x558869ac9760@(nw1)  halt VAR
    1:2: CELL 0x558869b25880 <e2517> {c204}  plus_four_adder -> MODULE 0x558869b62440 <e12623> {d1}  Adder  L3
    1:2:1: PIN 0x558869b23ad0 <e2463> {c205}  a -> VAR 0x558869b63550 <e23187#> {d3} @dt=0x558869b63070@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x558869d34200 <e24357#> {c205} @dt=0x558869ac5b80@(nw32)  program_counter_fetch [RV] <- VAR 0x558869ac6040 <e23298#> {c32} @dt=0x558869ac5b80@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x558869b252d0 <e2511> {c206}  b -> VAR 0x558869b63d30 <e23195#> {d3} @dt=0x558869b63850@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x558869b24ea0 <e2510> {c206} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1: CONCAT 0x558869b24c70 <e2502> {c206} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x558869b245f0 <e2489> {c206} @dt=0x558869b246b0@(G/w28)
    1:2:1:1:1:1:1: CONST 0x558869b24290 <e2477> {c206} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x558869b23e90 <e2478> {c206} @dt=0x558869abd9a0@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x558869b24950 <e2490> {c206} @dt=0x558869b24b00@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x558869b24f60 <e2503> {c206} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:1: PIN 0x558869b25740 <e2515> {c207}  z -> VAR 0x558869b64f70 <e23203#> {d4} @dt=0x558869b64a90@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x558869d34320 <e24370#> {c207} @dt=0x558869ac6ca0@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x558869ac71a0 <e23306#> {c33} @dt=0x558869ac6ca0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x558869b275f0 <e2544> {c210}  program_counter_multiplexer -> MODULE 0x558869d2b350 <e17660> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558869b26550 <e2526> {c211}  control -> VAR 0x558869d09cd0 <e19675#> {i6} @dt=0x558869d2b710@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558869d34440 <e24371#> {c211} @dt=0x558869ac9ba0@(nw1)  program_counter_src_decode [RV] <- VAR 0x558869ac9c80 <e23333#> {c39} @dt=0x558869ac9ba0@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x558869b26990 <e2531> {c212}  input_0 -> VAR 0x558869d2b7f0 <e19678#> {i7} @dt=0x558869d2b970@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558869d34560 <e24372#> {c212} @dt=0x558869ac6ca0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x558869ac71a0 <e23306#> {c33} @dt=0x558869ac6ca0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x558869b26de0 <e2535> {c213}  input_1 -> VAR 0x558869d43aa0 <e19715#> {i8} @dt=0x558869d43c20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558869d34680 <e24373#> {c213} @dt=0x558869ad0a80@(nw32)  program_counter_branch_decode [RV] <- VAR 0x558869ad0f80 <e23393#> {c58} @dt=0x558869ad0a80@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x558869b27200 <e2539> {c214}  resolved -> VAR 0x558869d44300 <e19752#> {i10} @dt=0x558869d44480@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558869d347a0 <e24374#> {c214} @dt=0x558869ac8f40@(nw32)  program_counter_mux_1_out [LV] => VAR 0x558869ac9440 <e23322#> {c35} @dt=0x558869ac8f40@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x558869b292f0 <e2572> {c217}  program_counter_multiplexer_two -> MODULE 0x558869d2b350 <e17660> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558869b282c0 <e2554> {c218}  control -> VAR 0x558869d09cd0 <e19675#> {i6} @dt=0x558869d2b710@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558869d348c0 <e24375#> {c218} @dt=0x558869b07750@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x558869b07830 <e24145#> {c128} @dt=0x558869b07750@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x558869b28710 <e2559> {c219}  input_0 -> VAR 0x558869d2b7f0 <e19678#> {i7} @dt=0x558869d2b970@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558869d349e0 <e24376#> {c219} @dt=0x558869ac8f40@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x558869ac9440 <e23322#> {c35} @dt=0x558869ac8f40@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x558869b28b30 <e2563> {c220}  input_1 -> VAR 0x558869d43aa0 <e19715#> {i8} @dt=0x558869d43c20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558869d34b00 <e24377#> {c220} @dt=0x558869b0e740@(nw32)  ALU_output_memory_resolved [RV] <- VAR 0x558869b0ec40 <e24194#> {c138} @dt=0x558869b0e740@(nw32)  ALU_output_memory_resolved VAR
    1:2:1: PIN 0x558869b28f20 <e2567> {c221}  resolved -> VAR 0x558869d44300 <e19752#> {i10} @dt=0x558869d44480@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558869d34c20 <e24378#> {c221} @dt=0x558869ac4a40@(nw32)  program_counter_prime [LV] => VAR 0x558869ac4f00 <e23290#> {c31} @dt=0x558869ac4a40@(nw32)  program_counter_prime VAR
    1:2: CELL 0x558869b2b780 <e2605> {c224}  fetch_decode_register -> MODULE 0x558869cc2340 <e12634> {o1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x558869b29960 <e2574> {c225}  clk -> VAR 0x558869cc27b0 <e18255#> {o3} @dt=0x558869cc26d0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558869d34d40 <e24379#> {c225} @dt=0x558869ac3ee0@(nw1)  internal_clk [RV] <- VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558869b29d20 <e2579> {c226}  reset -> VAR 0x558869cc3690 <e18264#> {o6} @dt=0x558869cc35b0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558869d34e60 <e24380#> {c226} @dt=0x558869aac1a0@(nw1)  reset [RV] <- VAR 0x558869aaca50 <e23224#> {c8} @dt=0x558869aac1a0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558869b2a0e0 <e2583> {c227}  enable -> VAR 0x558869cc2c50 <e18258#> {o4} @dt=0x558869cc2b70@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x558869d34f80 <e24381#> {c227} @dt=0x558869b183b0@(nw1)  stall_decode [RV] <- VAR 0x558869b18490 <e24273#> {c158} @dt=0x558869b183b0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x558869b2a530 <e2587> {c228}  clear -> VAR 0x558869cc3170 <e18261#> {o5} @dt=0x558869cc3090@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x558869d350a0 <e24382#> {c228} @dt=0x558869ac9ba0@(nw1)  program_counter_src_decode [RV] <- VAR 0x558869ac9c80 <e23333#> {c39} @dt=0x558869ac9ba0@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x558869b2a900 <e2591> {c229}  instruction_fetch -> VAR 0x558869cc48d0 <e18267#> {o8} @dt=0x558869cc43d0@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x558869d351c0 <e24383#> {c229} @dt=0x558869ac7e20@(nw32)  instruction_fetch [RV] <- VAR 0x558869ac82e0 <e23314#> {c34} @dt=0x558869ac7e20@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x558869b2ad50 <e2595> {c230}  program_counter_plus_four_fetch -> VAR 0x558869cc5b60 <e18275#> {o9} @dt=0x558869cc5660@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x558869d352e0 <e24384#> {c230} @dt=0x558869ac6ca0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x558869ac71a0 <e23306#> {c33} @dt=0x558869ac6ca0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x558869b2b1c0 <e2599> {c231}  instruction_decode -> VAR 0x558869cc6e90 <e18283#> {o11} @dt=0x558869cc6990@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35400 <e24385#> {c231} @dt=0x558869ad1920@(nw32)  instruction_decode [LV] => VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x558869b2b610 <e2603> {c232}  program_counter_plus_four_decode -> VAR 0x558869cc81c0 <e18291#> {o12} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35520 <e24386#> {c232} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558869ad2e40 <e23409#> {c60} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x558869b2d0b0 <e2658> {c235}  control_unit -> MODULE 0x558869bab870 <e12625> {f1}  Control_Unit  L3
    1:2:1: PIN 0x558869b2bda0 <e2607> {c236}  instruction -> VAR 0x558869bb1100 <e20366#> {f3} @dt=0x558869bae680@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x558869d35640 <e24387#> {c236} @dt=0x558869ad1920@(nw32)  instruction_decode [RV] <- VAR 0x558869ad1da0 <e23401#> {c59} @dt=0x558869ad1920@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x558869b2c1a0 <e2612> {c237}  register_write -> VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35760 <e24388#> {c237} @dt=0x558869aca000@(nw1)  register_write_decode [LV] => VAR 0x558869aca0e0 <e23336#> {c40} @dt=0x558869aca000@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x558869b2c630 <e2616> {c238}  memory_to_register -> VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35880 <e24389#> {c238} @dt=0x558869aca400@(nw1)  memory_to_register_decode [LV] => VAR 0x558869aca4e0 <e23339#> {c41} @dt=0x558869aca400@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x558869b2ca00 <e2620> {c239}  memory_write -> VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x558869d359a0 <e24390#> {c239} @dt=0x558869aca860@(nw1)  memory_write_decode [LV] => VAR 0x558869aca940 <e23342#> {c42} @dt=0x558869aca860@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x558869b2ce00 <e2624> {c240}  ALU_src_B -> VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35ac0 <e24391#> {c240} @dt=0x558869acb5c0@(nw2)  ALU_src_B_decode [LV] => VAR 0x558869acba80 <e23345#> {c43} @dt=0x558869acb5c0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x558869ab2300 <e2628> {c241}  register_destination -> VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35be0 <e24392#> {c241} @dt=0x558869acc6e0@(nw2)  register_destination_decode [LV] => VAR 0x558869accbe0 <e23353#> {c44} @dt=0x558869acc6e0@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x558869ab2bd0 <e2632> {c242}  branch -> VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35d00 <e24393#> {c242} @dt=0x558869accf00@(nw1)  branch_decode [LV] => VAR 0x558869accfe0 <e23361#> {c45} @dt=0x558869accf00@(nw1)  branch_decode VAR
    1:2:1: PIN 0x558869ab35f0 <e2636> {c243}  HI_register_write -> VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35e20 <e24394#> {c243} @dt=0x558869acf940@(nw1)  HI_register_write_decode [LV] => VAR 0x558869acfa20 <e23387#> {c52} @dt=0x558869acf940@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x558869ab3f50 <e2640> {c244}  LO_register_write -> VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x558869d35f40 <e24395#> {c244} @dt=0x558869acfd40@(nw1)  LO_register_write_decode [LV] => VAR 0x558869acfe20 <e23390#> {c53} @dt=0x558869acfd40@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x558869ab4f50 <e2644> {c245}  ALU_function -> VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x558869d36060 <e24396#> {c245} @dt=0x558869ace060@(nw6)  ALU_function_decode [LV] => VAR 0x558869ace520 <e23367#> {c47} @dt=0x558869ace060@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x558869ab5b10 <e2648> {c246}  program_counter_multiplexer_jump -> VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x558869d36180 <e24397#> {c246} @dt=0x558869ace880@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x558869ace960 <e23375#> {c48} @dt=0x558869ace880@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x558869ab6630 <e2652> {c247}  j_instruction -> VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:1:1: VARREF 0x558869d362a0 <e24398#> {c247} @dt=0x558869acf540@(nw1)  j_instruction_decode [LV] => VAR 0x558869acf620 <e23384#> {c51} @dt=0x558869acf540@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x558869ab70c0 <e2656> {c248}  using_HI_LO -> VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:1:1: VARREF 0x558869d363c0 <e24399#> {c248} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode [LV] => VAR 0x558869acf1c0 <e23381#> {c50} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode VAR
    1:2: ASSIGNW 0x558869b2d630 <e24401#> {c252} @dt=0x558869aea800@(nw32)
    1:2:1: COND 0x558869b2d570 <e24410#> {c252} @dt=0x558869aea800@(nw32)
    1:2:1:1: VARREF 0x558869d364e0 <e24402#> {c252} @dt=0x558869b18840@(nw1)  forward_A_decode [RV] <- VAR 0x558869b18920 <e24276#> {c159} @dt=0x558869b18840@(nw1)  forward_A_decode VAR
    1:2:1:2: VARREF 0x558869d36600 <e24403#> {c252} @dt=0x558869b08ea0@(nw32)  ALU_output_memory [RV] <- VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x558869d36720 <e24404#> {c252} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode [RV] <- VAR 0x558869ae55e0 <e23879#> {c80} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x558869d36840 <e24400#> {c252} @dt=0x558869aea800@(nw32)  comparator_1 [LV] => VAR 0x558869aead00 <e23919#> {c85} @dt=0x558869aea800@(nw32)  comparator_1 VAR
    1:2: ASSIGNW 0x558869b2dbb0 <e24412#> {c253} @dt=0x558869aeb950@(nw32)
    1:2:1: COND 0x558869b2daf0 <e24421#> {c253} @dt=0x558869aeb950@(nw32)
    1:2:1:1: VARREF 0x558869d36960 <e24413#> {c253} @dt=0x558869b18cd0@(nw1)  forward_B_decode [RV] <- VAR 0x558869b18db0 <e24279#> {c160} @dt=0x558869b18cd0@(nw1)  forward_B_decode VAR
    1:2:1:2: VARREF 0x558869d36a80 <e24414#> {c253} @dt=0x558869b08ea0@(nw32)  ALU_output_memory [RV] <- VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x558869d36ba0 <e24415#> {c253} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x558869ae67c0 <e23887#> {c81} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x558869d36cc0 <e24411#> {c253} @dt=0x558869aeb950@(nw32)  comparator_2 [LV] => VAR 0x558869aebe50 <e23927#> {c86} @dt=0x558869aeb950@(nw32)  comparator_2 VAR
    1:2: ASSIGNW 0x558869b2e210 <e24423#> {c254} @dt=0x558869ae7410@(nw32)
    1:2:1: COND 0x558869b2e150 <e24432#> {c254} @dt=0x558869ae7410@(nw32)
    1:2:1:1: VARREF 0x558869d36de0 <e24424#> {c254} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x558869acf1c0 <e23381#> {c50} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x558869d36f00 <e24425#> {c254} @dt=0x558869ae1b70@(nw32)  register_file_output_LO_decode [RV] <- VAR 0x558869ae2070 <e23855#> {c77} @dt=0x558869ae1b70@(nw32)  register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x558869d37020 <e24426#> {c254} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode [RV] <- VAR 0x558869ae55e0 <e23879#> {c80} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x558869d37140 <e24422#> {c254} @dt=0x558869ae7410@(nw32)  src_A_decode [LV] => VAR 0x558869ae7910 <e23895#> {c82} @dt=0x558869ae7410@(nw32)  src_A_decode VAR
    1:2: ASSIGNW 0x558869b2e8d0 <e24434#> {c255} @dt=0x558869ae8560@(nw32)
    1:2:1: COND 0x558869b2e810 <e24443#> {c255} @dt=0x558869ae8560@(nw32)
    1:2:1:1: VARREF 0x558869d37260 <e24435#> {c255} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x558869acf1c0 <e23381#> {c50} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x558869d37380 <e24436#> {c255} @dt=0x558869ae2d50@(nw32)  register_file_output_HI_decode [RV] <- VAR 0x558869ae3250 <e23863#> {c78} @dt=0x558869ae2d50@(nw32)  register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x558869d374a0 <e24437#> {c255} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x558869ae67c0 <e23887#> {c81} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x558869d375c0 <e24433#> {c255} @dt=0x558869ae8560@(nw32)  src_B_decode [LV] => VAR 0x558869ae8a60 <e23903#> {c83} @dt=0x558869ae8560@(nw32)  src_B_decode VAR
    1:2: CELL 0x558869b2fb40 <e2727> {c258}  reg_output_comparator -> MODULE 0x558869bf86f0 <e12626> {g1}  Comparator  L3
    1:2:1: PIN 0x558869b2eb40 <e2708> {c259}  op -> VAR 0x558869bf9840 <e20127#> {g3} @dt=0x558869bf93c0@(nw6)  op INPUT PORT
    1:2:1:1: VARREF 0x558869d376e0 <e24444#> {c259} @dt=0x558869ad3a60@(nw6)  op [RV] <- VAR 0x558869ad3f60 <e23417#> {c62} @dt=0x558869ad3a60@(nw6)  op VAR
    1:2:1: PIN 0x558869b2eec0 <e2713> {c260}  rt -> VAR 0x558869bfaa60 <e20135#> {g4} @dt=0x558869bfa580@(nw5)  rt INPUT PORT
    1:2:1:1: VARREF 0x558869d37800 <e24445#> {c260} @dt=0x558869ad92c0@(nw5)  Rt_decode [RV] <- VAR 0x558869ad97c0 <e23590#> {c67} @dt=0x558869ad92c0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x558869b2f280 <e2717> {c261}  a -> VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x558869d37920 <e24446#> {c261} @dt=0x558869aea800@(nw32)  comparator_1 [RV] <- VAR 0x558869aead00 <e23919#> {c85} @dt=0x558869aea800@(nw32)  comparator_1 VAR
    1:2:1: PIN 0x558869b2f640 <e2721> {c262}  b -> VAR 0x558869bfcee0 <e20151#> {g6} @dt=0x558869bfca00@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x558869d37a40 <e24447#> {c262} @dt=0x558869aeb950@(nw32)  comparator_2 [RV] <- VAR 0x558869aebe50 <e23927#> {c86} @dt=0x558869aeb950@(nw32)  comparator_2 VAR
    1:2:1: PIN 0x558869b2fa00 <e2725> {c263}  c -> VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x558869d37b60 <e24448#> {c263} @dt=0x558869acd300@(nw1)  equal_decode [LV] => VAR 0x558869acd3e0 <e23364#> {c46} @dt=0x558869acd300@(nw1)  equal_decode VAR
    1:2: ASSIGNW 0x558869b30310 <e24450#> {c266} @dt=0x558869ac9ba0@(nw1)
    1:2:1: AND 0x558869b30250 <e24458#> {c266} @dt=0x558869ac9ba0@(nw1)
    1:2:1:1: VARREF 0x558869d37c80 <e24451#> {c266} @dt=0x558869accf00@(nw1)  branch_decode [RV] <- VAR 0x558869accfe0 <e23361#> {c45} @dt=0x558869accf00@(nw1)  branch_decode VAR
    1:2:1:2: VARREF 0x558869d37da0 <e24452#> {c266} @dt=0x558869acd300@(nw1)  equal_decode [RV] <- VAR 0x558869acd3e0 <e23364#> {c46} @dt=0x558869acd300@(nw1)  equal_decode VAR
    1:2:2: VARREF 0x558869d37ec0 <e24449#> {c266} @dt=0x558869ac9ba0@(nw1)  program_counter_src_decode [LV] => VAR 0x558869ac9c80 <e23333#> {c39} @dt=0x558869ac9ba0@(nw1)  program_counter_src_decode VAR
    1:2: ASSIGNW 0x558869b31990 <e24460#> {c267} @dt=0x558869ae96b0@(nw32)
    1:2:1: REPLICATE 0x558869b31560 <e24513#> {c267} @dt=0x558869b24d30@(G/w32)
    1:2:1:1: CONCAT 0x558869b31460 <e24508#> {c267} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1: REPLICATE 0x558869b310f0 <e24502#> {c267} @dt=0x558869d8e640@(G/w16)
    1:2:1:1:1:1: SEL 0x558869d8ffc0 <e24481#> {c267} @dt=0x558869b24440@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x558869d37fe0 <e24472#> {c267} @dt=0x558869addd80@(nw16)  immediate [RV] <- VAR 0x558869ade280 <e23747#> {c72} @dt=0x558869addd80@(nw16)  immediate VAR
    1:2:1:1:1:1:2: CONST 0x558869d90250 <e24497#> {c267} @dt=0x558869d90170@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x558869d8fd70 <e24474#> {c267} @dt=0x558869d820f0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x558869b30750 <e2757> {c267} @dt=0x558869abd9a0@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x558869d38100 <e24503#> {c267} @dt=0x558869addd80@(nw16)  immediate [RV] <- VAR 0x558869ade280 <e23747#> {c72} @dt=0x558869addd80@(nw16)  immediate VAR
    1:2:1:2: CONST 0x558869b31620 <e2774> {c267} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2: VARREF 0x558869d38220 <e24459#> {c267} @dt=0x558869ae96b0@(nw32)  sign_imm_decode [LV] => VAR 0x558869ae9bb0 <e23911#> {c84} @dt=0x558869ae96b0@(nw32)  sign_imm_decode VAR
    1:2: ASSIGNW 0x558869b322b0 <e24515#> {c268} @dt=0x558869ae3f00@(nw32)
    1:2:1: SHIFTL 0x558869b321f0 <e24523#> {c268} @dt=0x558869ae3f00@(nw32)
    1:2:1:1: VARREF 0x558869d38340 <e24516#> {c268} @dt=0x558869ae96b0@(nw32)  sign_imm_decode [RV] <- VAR 0x558869ae9bb0 <e23911#> {c84} @dt=0x558869ae96b0@(nw32)  sign_imm_decode VAR
    1:2:1:2: CONST 0x558869b31f20 <e2794> {c268} @dt=0x558869b19800@(G/swu32/2)  ?32?sh2
    1:2:2: VARREF 0x558869d38460 <e24514#> {c268} @dt=0x558869ae3f00@(nw32)  shifter_output_decode [LV] => VAR 0x558869ae43c0 <e23871#> {c79} @dt=0x558869ae3f00@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x558869b33160 <e2811> {c270}  adder_decode -> MODULE 0x558869b62440 <e12623> {d1}  Adder  L3
    1:2:1: PIN 0x558869b327b0 <e2800> {c271}  a -> VAR 0x558869b63550 <e23187#> {d3} @dt=0x558869b63070@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x558869d38580 <e24524#> {c271} @dt=0x558869ae3f00@(nw32)  shifter_output_decode [RV] <- VAR 0x558869ae43c0 <e23871#> {c79} @dt=0x558869ae3f00@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x558869b32bd0 <e2805> {c272}  b -> VAR 0x558869b63d30 <e23195#> {d3} @dt=0x558869b63850@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x558869d386a0 <e24525#> {c272} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x558869ad2e40 <e23409#> {c60} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x558869b33020 <e2809> {c273}  z -> VAR 0x558869b64f70 <e23203#> {d4} @dt=0x558869b64a90@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x558869d387c0 <e24526#> {c273} @dt=0x558869ad0a80@(nw32)  program_counter_branch_decode [LV] => VAR 0x558869ad0f80 <e23393#> {c58} @dt=0x558869ad0a80@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x558869b3dbf0 <e2976> {c276}  decode_execute_register -> MODULE 0x558869c6a890 <e12632> {m1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x558869b336f0 <e2813> {c277}  clk -> VAR 0x558869c6ad90 <e18670#> {m3} @dt=0x558869c6acb0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558869d388e0 <e24527#> {c277} @dt=0x558869ac3ee0@(nw1)  internal_clk [RV] <- VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558869b33ad0 <e2818> {c278}  clear -> VAR 0x558869c6b1b0 <e18673#> {m4} @dt=0x558869c6b0d0@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x558869d38a00 <e24528#> {c278} @dt=0x558869b19160@(nw1)  flush_execute_register [RV] <- VAR 0x558869b19240 <e24282#> {c161} @dt=0x558869b19160@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x558869b33e90 <e2822> {c279}  reset -> VAR 0x558869c6b5d0 <e18676#> {m5} @dt=0x558869c6b4f0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558869d38b20 <e24529#> {c279} @dt=0x558869aac1a0@(nw1)  reset [RV] <- VAR 0x558869aaca50 <e23224#> {c8} @dt=0x558869aac1a0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558869b340b0 <e2826> {c280}  register_write_decode -> VAR 0x558869c6b9f0 <e18679#> {m8} @dt=0x558869c6b910@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d38c40 <e24530#> {c280} @dt=0x558869aca000@(nw1)  register_write_decode [RV] <- VAR 0x558869aca0e0 <e23336#> {c40} @dt=0x558869aca000@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x558869b34330 <e2830> {c281}  memory_to_register_decode -> VAR 0x558869c6be10 <e18682#> {m9} @dt=0x558869c6bd30@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d38d60 <e24531#> {c281} @dt=0x558869aca400@(nw1)  memory_to_register_decode [RV] <- VAR 0x558869aca4e0 <e23339#> {c41} @dt=0x558869aca400@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x558869b346f0 <e2834> {c282}  memory_write_decode -> VAR 0x558869c6c230 <e18685#> {m10} @dt=0x558869c6c150@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d38e80 <e24532#> {c282} @dt=0x558869aca860@(nw1)  memory_write_decode [RV] <- VAR 0x558869aca940 <e23342#> {c42} @dt=0x558869aca860@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x558869b34b30 <e2838> {c283}  ALU_src_B_decode -> VAR 0x558869c6d490 <e18688#> {m11} @dt=0x558869c6cf90@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d38fa0 <e24533#> {c283} @dt=0x558869acb5c0@(nw2)  ALU_src_B_decode [RV] <- VAR 0x558869acba80 <e23345#> {c43} @dt=0x558869acb5c0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x558869b34fb0 <e2842> {c284}  register_destination_decode -> VAR 0x558869c6e6f0 <e18696#> {m12} @dt=0x558869c6e1f0@(nw2)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d390c0 <e24534#> {c284} @dt=0x558869acc6e0@(nw2)  register_destination_decode [RV] <- VAR 0x558869accbe0 <e23353#> {c44} @dt=0x558869acc6e0@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x558869b35430 <e2846> {c285}  HI_register_write_decode -> VAR 0x558869c6ec10 <e18704#> {m13} @dt=0x558869c6eb30@(nw1)  HI_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d391e0 <e24535#> {c285} @dt=0x558869acf940@(nw1)  HI_register_write_decode [RV] <- VAR 0x558869acfa20 <e23387#> {c52} @dt=0x558869acf940@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x558869b358b0 <e2850> {c286}  LO_register_write_decode -> VAR 0x558869c6f130 <e18707#> {m14} @dt=0x558869c6f050@(nw1)  LO_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d39300 <e24536#> {c286} @dt=0x558869acfd40@(nw1)  LO_register_write_decode [RV] <- VAR 0x558869acfe20 <e23390#> {c53} @dt=0x558869acfd40@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x558869b35cf0 <e2854> {c287}  ALU_function_decode -> VAR 0x558869c703d0 <e18710#> {m15} @dt=0x558869c6fed0@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d39420 <e24537#> {c287} @dt=0x558869ace060@(nw6)  ALU_function_decode [RV] <- VAR 0x558869ace520 <e23367#> {c47} @dt=0x558869ace060@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x558869b360b0 <e2858> {c288}  Rs_decode -> VAR 0x558869c78d90 <e18775#> {m32} @dt=0x558869c78890@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d39540 <e24538#> {c288} @dt=0x558869ad5f80@(nw5)  Rs_decode [RV] <- VAR 0x558869ad6480 <e23480#> {c64} @dt=0x558869ad5f80@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x558869b36470 <e2862> {c289}  Rt_decode -> VAR 0x558869c7a000 <e18783#> {m33} @dt=0x558869c79b00@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d39660 <e24539#> {c289} @dt=0x558869ad92c0@(nw5)  Rt_decode [RV] <- VAR 0x558869ad97c0 <e23590#> {c67} @dt=0x558869ad92c0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x558869b36830 <e2866> {c290}  Rd_decode -> VAR 0x558869c7b1f0 <e18791#> {m34} @dt=0x558869c7ad70@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d39780 <e24540#> {c290} @dt=0x558869adbed0@(nw5)  Rd_decode [RV] <- VAR 0x558869adc3d0 <e23692#> {c70} @dt=0x558869adbed0@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x558869b36bf0 <e2870> {c291}  sign_imm_decode -> VAR 0x558869c7c2a0 <e18799#> {m35} @dt=0x558869c7bda0@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d398a0 <e24541#> {c291} @dt=0x558869ae96b0@(nw32)  sign_imm_decode [RV] <- VAR 0x558869ae9bb0 <e23911#> {c84} @dt=0x558869ae96b0@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x558869b37040 <e2874> {c292}  program_counter_multiplexer_jump_decode -> VAR 0x558869c70930 <e18718#> {m16} @dt=0x558869c70850@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d399c0 <e24542#> {c292} @dt=0x558869ace880@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x558869ace960 <e23375#> {c48} @dt=0x558869ace880@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x558869b374b0 <e2878> {c293}  j_instruction_decode -> VAR 0x558869c70e90 <e18721#> {m17} @dt=0x558869c70db0@(nw1)  j_instruction_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d39ae0 <e24543#> {c293} @dt=0x558869acf540@(nw1)  j_instruction_decode [RV] <- VAR 0x558869acf620 <e23384#> {c51} @dt=0x558869acf540@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x558869b378f0 <e2882> {c294}  using_HI_LO_decode -> VAR 0x558869c71430 <e18724#> {m18} @dt=0x558869c71350@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d39c00 <e24544#> {c294} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x558869acf1c0 <e23381#> {c50} @dt=0x558869acf0e0@(nw1)  using_HI_LO_decode VAR
    1:2:1: PIN 0x558869b37d70 <e2886> {c296}  register_write_execute -> VAR 0x558869c71a10 <e18727#> {m20} @dt=0x558869c71930@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d39d20 <e24545#> {c296} @dt=0x558869af2de0@(nw1)  register_write_execute [LV] => VAR 0x558869af2ec0 <e23987#> {c98} @dt=0x558869af2de0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x558869b381f0 <e2890> {c297}  memory_to_register_execute -> VAR 0x558869c71f70 <e18730#> {m21} @dt=0x558869c71e90@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d39e40 <e24546#> {c297} @dt=0x558869aee630@(nw1)  memory_to_register_execute [LV] => VAR 0x558869aee710 <e23951#> {c91} @dt=0x558869aee630@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558869b38630 <e2894> {c298}  memory_write_execute -> VAR 0x558869c724d0 <e18733#> {m22} @dt=0x558869c723f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d39f60 <e24547#> {c298} @dt=0x558869aeeac0@(nw1)  memory_write_execute [LV] => VAR 0x558869aeeba0 <e23954#> {c92} @dt=0x558869aeeac0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x558869b38a70 <e2898> {c299}  ALU_src_B_execute -> VAR 0x558869c73790 <e18736#> {m23} @dt=0x558869c73290@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a080 <e24548#> {c299} @dt=0x558869af0a00@(nw2)  ALU_src_B_execute [LV] => VAR 0x558869af0ec0 <e23965#> {c94} @dt=0x558869af0a00@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x558869b38ef0 <e2902> {c300}  register_destination_execute -> VAR 0x558869c74a20 <e18744#> {m24} @dt=0x558869c74520@(nw2)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a1a0 <e24549#> {c300} @dt=0x558869aedd50@(nw2)  register_destination_execute [LV] => VAR 0x558869aee250 <e23943#> {c90} @dt=0x558869aedd50@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x558869b39370 <e2906> {c301}  HI_register_write_execute -> VAR 0x558869c75030 <e18752#> {m25} @dt=0x558869c74f50@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a2c0 <e24550#> {c301} @dt=0x558869af2490@(nw1)  HI_register_write_execute [LV] => VAR 0x558869af2570 <e23981#> {c96} @dt=0x558869af2490@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x558869b397f0 <e2910> {c302}  LO_register_write_execute -> VAR 0x558869c75640 <e18755#> {m26} @dt=0x558869c75560@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a3e0 <e24551#> {c302} @dt=0x558869af2950@(nw1)  LO_register_write_execute [LV] => VAR 0x558869af2a30 <e23984#> {c97} @dt=0x558869af2950@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x558869b39c30 <e2914> {c303}  ALU_function_execute -> VAR 0x558869c76940 <e18758#> {m27} @dt=0x558869c76440@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a500 <e24552#> {c303} @dt=0x558869af1bb0@(nw6)  ALU_function_execute [LV] => VAR 0x558869af2070 <e23973#> {c95} @dt=0x558869af1bb0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x558869b39ff0 <e2918> {c304}  Rs_execute -> VAR 0x558869c7d550 <e18807#> {m37} @dt=0x558869c7d050@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a620 <e24553#> {c304} @dt=0x558869afdb60@(nw5)  Rs_execute [LV] => VAR 0x558869afe060 <e24066#> {c113} @dt=0x558869afdb60@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x558869b3a3b0 <e2922> {c305}  Rt_execute -> VAR 0x558869c7e7c0 <e18815#> {m38} @dt=0x558869c7e2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a740 <e24554#> {c305} @dt=0x558869afecb0@(nw5)  Rt_execute [LV] => VAR 0x558869aff1b0 <e24074#> {c114} @dt=0x558869afecb0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x558869b3a770 <e2926> {c306}  Rd_execute -> VAR 0x558869c7fa30 <e18823#> {m39} @dt=0x558869c7f530@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a860 <e24555#> {c306} @dt=0x558869affe00@(nw5)  Rd_execute [LV] => VAR 0x558869b00300 <e24082#> {c115} @dt=0x558869affe00@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x558869b3abb0 <e2930> {c307}  sign_imm_execute -> VAR 0x558869c80d30 <e18831#> {m40} @dt=0x558869c80830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3a980 <e24556#> {c307} @dt=0x558869b00fb0@(nw32)  sign_imm_execute [LV] => VAR 0x558869b01470 <e24090#> {c116} @dt=0x558869b00fb0@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x558869b3b070 <e2934> {c308}  program_counter_multiplexer_jump_execute -> VAR 0x558869c76f60 <e18766#> {m28} @dt=0x558869c76e80@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3aaa0 <e24557#> {c308} @dt=0x558869af3320@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558869af3400 <e23990#> {c99} @dt=0x558869af3320@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x558869b3b4b0 <e2938> {c309}  j_instruction_execute -> VAR 0x558869c77560 <e18769#> {m29} @dt=0x558869c77480@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3abc0 <e24558#> {c309} @dt=0x558869af3ca0@(nw1)  j_instruction_execute [LV] => VAR 0x558869af3d80 <e23996#> {c101} @dt=0x558869af3ca0@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x558869b3b8f0 <e2942> {c310}  using_HI_LO_execute -> VAR 0x558869c77b30 <e18772#> {m30} @dt=0x558869c77a50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3ace0 <e24559#> {c310} @dt=0x558869af4130@(nw1)  using_HI_LO_execute [LV] => VAR 0x558869af4210 <e23999#> {c102} @dt=0x558869af4130@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x558869b3bd40 <e2946> {c311}  src_A_decode -> VAR 0x558869c81fd0 <e18839#> {m43} @dt=0x558869c81ad0@(nw32)  src_A_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d3ae00 <e24560#> {c311} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode [RV] <- VAR 0x558869ae55e0 <e23879#> {c80} @dt=0x558869ae50e0@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558869b3c160 <e2950> {c312}  src_B_decode -> VAR 0x558869c83240 <e18847#> {m44} @dt=0x558869c82d40@(nw32)  src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d3af20 <e24561#> {c312} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x558869ae67c0 <e23887#> {c81} @dt=0x558869ae62c0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558869b3c580 <e2954> {c313}  program_counter_plus_four_decode -> VAR 0x558869c84540 <e18855#> {m45} @dt=0x558869c84040@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d3b040 <e24562#> {c313} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x558869ad2e40 <e23409#> {c60} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x558869b3ca30 <e2958> {c314}  j_program_counter_decode -> VAR 0x558869c858a0 <e18863#> {m46} @dt=0x558869c853a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d3b160 <e24563#> {c314} @dt=0x558869aecb30@(nw32)  j_program_counter_decode [RV] <- VAR 0x558869aed030 <e23935#> {c87} @dt=0x558869aecb30@(nw32)  j_program_counter_decode VAR
    1:2:1: PIN 0x558869b3cdf0 <e2962> {c315}  src_A_execute -> VAR 0x558869c86b50 <e18871#> {m48} @dt=0x558869c86650@(nw32)  src_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3b280 <e24564#> {c315} @dt=0x558869af4ea0@(nw32)  src_A_execute [LV] => VAR 0x558869af53a0 <e24002#> {c105} @dt=0x558869af4ea0@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x558869b3d1b0 <e2966> {c316}  src_B_execute -> VAR 0x558869c87dc0 <e18879#> {m49} @dt=0x558869c878c0@(nw32)  src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3b3a0 <e24565#> {c316} @dt=0x558869af5ff0@(nw32)  src_B_execute [LV] => VAR 0x558869af64f0 <e24010#> {c106} @dt=0x558869af5ff0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x558869b3d600 <e2970> {c317}  program_counter_plus_four_execute -> VAR 0x558869c890c0 <e18887#> {m50} @dt=0x558869c88bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3b4c0 <e24566#> {c317} @dt=0x558869b03340@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x558869b03840 <e24106#> {c118} @dt=0x558869b03340@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x558869b3dab0 <e2974> {c318}  j_program_counter_execute -> VAR 0x558869c8a460 <e18895#> {m51} @dt=0x558869c89f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3b5e0 <e24567#> {c318} @dt=0x558869b04550@(nw32)  j_program_counter_execute [LV] => VAR 0x558869b04a50 <e24114#> {c119} @dt=0x558869b04550@(nw32)  j_program_counter_execute VAR
    1:2: CELL 0x558869b3edc0 <e2994> {c321}  plus_four_adder_execute -> MODULE 0x558869b62440 <e12623> {d1}  Adder  L3
    1:2:1: PIN 0x558869b3e440 <e2983> {c322}  a -> VAR 0x558869b63550 <e23187#> {d3} @dt=0x558869b63070@(nw32)  a INPUT PORT
    1:2:1:1: CONST 0x558869b3e170 <e2984> {c322} @dt=0x558869b24d30@(G/w32)  32'h4
    1:2:1: PIN 0x558869b3e860 <e2988> {c323}  b -> VAR 0x558869b63d30 <e23195#> {d3} @dt=0x558869b63850@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x558869d3b700 <e24568#> {c323} @dt=0x558869b03340@(nw32)  program_counter_plus_four_execute [RV] <- VAR 0x558869b03840 <e24106#> {c118} @dt=0x558869b03340@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x558869b3ec80 <e2992> {c324}  z -> VAR 0x558869b64f70 <e23203#> {d4} @dt=0x558869b64a90@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3b820 <e24569#> {c324} @dt=0x558869b02160@(nw32)  program_counter_plus_eight_execute [LV] => VAR 0x558869b02660 <e24098#> {c117} @dt=0x558869b02160@(nw32)  program_counter_plus_eight_execute VAR
    1:2: CELL 0x558869b41670 <e3039> {c327}  write_register_execute_mux -> MODULE 0x558869d45350 <e17673> {j1}  MUX_4INPUT__B5  L3
    1:2:1: PIN 0x558869b3fad0 <e3004> {c328}  control -> VAR 0x558869d45850 <e19465#> {j6} @dt=0x558869d459d0@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x558869d3b940 <e24570#> {c328} @dt=0x558869aedd50@(nw2)  register_destination_execute [RV] <- VAR 0x558869aee250 <e23943#> {c90} @dt=0x558869aedd50@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x558869b3fe60 <e3009> {c329}  input_0 -> VAR 0x558869d45ed0 <e19473#> {j7} @dt=0x558869d46050@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558869d3ba60 <e24571#> {c329} @dt=0x558869afecb0@(nw5)  Rt_execute [RV] <- VAR 0x558869aff1b0 <e24074#> {c114} @dt=0x558869afecb0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x558869b40220 <e3013> {c330}  input_1 -> VAR 0x558869d46730 <e19510#> {j8} @dt=0x558869d468b0@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558869d3bb80 <e24572#> {c330} @dt=0x558869affe00@(nw5)  Rd_execute [RV] <- VAR 0x558869b00300 <e24082#> {c115} @dt=0x558869affe00@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x558869b40850 <e3021> {c331}  input_2 -> VAR 0x558869d46f90 <e19547#> {j9} @dt=0x558869d47110@(nw5)  input_2 INPUT PORT
    1:2:1:1: CONST 0x558869b40580 <e3020> {c331} @dt=0x558869b40730@(G/w5)  5'h1f
    1:2:1: PIN 0x558869b40e80 <e3030> {c332}  input_3 -> VAR 0x558869d477f0 <e19584#> {j10} @dt=0x558869d47970@(nw5)  input_3 INPUT PORT
    1:2:1:1: CONST 0x558869d90900 <e24585#> {c332} @dt=0x558869d47970@(nw5)  5'h0
    1:2:1: PIN 0x558869b412a0 <e3034> {c333}  resolved -> VAR 0x558869d48050 <e19621#> {j12} @dt=0x558869d481d0@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3bca0 <e24586#> {c333} @dt=0x558869aef850@(nw5)  write_register_execute [LV] => VAR 0x558869aefd10 <e23957#> {c93} @dt=0x558869aef850@(nw5)  write_register_execute VAR
    1:2: CELL 0x558869b458f0 <e3100> {c336}  alu_input_mux -> MODULE 0x558869cebfe0 <e12636> {q1}  ALU_Input_Mux  L3
    1:2:1: PIN 0x558869b41cb0 <e3041> {c337}  ALU_src_B_execute -> VAR 0x558869cecff0 <e17813#> {q2} @dt=0x558869cecaf0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3bdc0 <e24587#> {c337} @dt=0x558869af0a00@(nw2)  ALU_src_B_execute [RV] <- VAR 0x558869af0ec0 <e23965#> {c94} @dt=0x558869af0a00@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x558869b420f0 <e3046> {c338}  forward_one_execute -> VAR 0x558869cee0b0 <e17821#> {q3} @dt=0x558869cedbb0@(nw3)  forward_one_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3bee0 <e24588#> {c338} @dt=0x558869b19ef0@(nw3)  forward_A_execute [RV] <- VAR 0x558869b1a3b0 <e24285#> {c162} @dt=0x558869b19ef0@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x558869b42530 <e3050> {c339}  forward_two_execute -> VAR 0x558869cef370 <e17829#> {q4} @dt=0x558869ceee70@(nw3)  forward_two_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3c000 <e24589#> {c339} @dt=0x558869b1b0a0@(nw3)  forward_B_execute [RV] <- VAR 0x558869b1b560 <e24293#> {c163} @dt=0x558869b1b0a0@(nw3)  forward_B_execute VAR
    1:2:1: PIN 0x558869b428f0 <e3054> {c341}  read_data_1_reg -> VAR 0x558869cf0610 <e17837#> {q6} @dt=0x558869cf0110@(nw32)  read_data_1_reg INPUT PORT
    1:2:1:1: VARREF 0x558869d3c120 <e24590#> {c341} @dt=0x558869af4ea0@(nw32)  src_A_execute [RV] <- VAR 0x558869af53a0 <e24002#> {c105} @dt=0x558869af4ea0@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x558869b42d30 <e3058> {c342}  result_writeback -> VAR 0x558869cf18b0 <e17845#> {q7} @dt=0x558869cf13b0@(nw32)  result_writeback INPUT PORT
    1:2:1:1: VARREF 0x558869d3c240 <e24591#> {c342} @dt=0x558869b13030@(nw32)  result_writeback [RV] <- VAR 0x558869b134f0 <e24230#> {c150} @dt=0x558869b13030@(nw32)  result_writeback VAR
    1:2:1: PIN 0x558869b43170 <e3062> {c343}  ALU_output_memory -> VAR 0x558869cf2b70 <e17853#> {q8} @dt=0x558869cf2670@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d3c360 <e24592#> {c343} @dt=0x558869b08ea0@(nw32)  ALU_output_memory [RV] <- VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558869b435b0 <e3066> {c344}  LO_result_writeback -> VAR 0x558869cf3e30 <e17861#> {q9} @dt=0x558869cf3930@(nw32)  LO_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x558869d3c480 <e24593#> {c344} @dt=0x558869b15390@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x558869b15850 <e24246#> {c152} @dt=0x558869b15390@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558869b439f0 <e3070> {c345}  ALU_LO_output_memory -> VAR 0x558869cf50f0 <e17869#> {q10} @dt=0x558869cf4bf0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d3c5a0 <e24594#> {c345} @dt=0x558869b0b200@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x558869b0b6c0 <e24170#> {c135} @dt=0x558869b0b200@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x558869b43db0 <e3074> {c346}  read_data_2_reg -> VAR 0x558869cf6350 <e17877#> {q11} @dt=0x558869cf5e50@(nw32)  read_data_2_reg INPUT PORT
    1:2:1:1: VARREF 0x558869d3c6c0 <e24595#> {c346} @dt=0x558869af5ff0@(nw32)  src_B_execute [RV] <- VAR 0x558869af64f0 <e24010#> {c106} @dt=0x558869af5ff0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x558869b441f0 <e3078> {c347}  ALU_HI_output_memory -> VAR 0x558869cf75f0 <e17885#> {q12} @dt=0x558869cf70f0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d3c7e0 <e24596#> {c347} @dt=0x558869b0a050@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x558869b0a510 <e24162#> {c134} @dt=0x558869b0a050@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x558869b44630 <e3082> {c348}  HI_result_writeback -> VAR 0x558869cf88b0 <e17893#> {q13} @dt=0x558869cf83b0@(nw32)  HI_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x558869d3c900 <e24597#> {c348} @dt=0x558869b141e0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x558869b146a0 <e24238#> {c151} @dt=0x558869b141e0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558869b44a70 <e3086> {c349}  sign_imm_execute -> VAR 0x558869cf9b70 <e17901#> {q14} @dt=0x558869cf9670@(nw32)  sign_imm_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3ca20 <e24598#> {c349} @dt=0x558869b00fb0@(nw32)  sign_imm_execute [RV] <- VAR 0x558869b01470 <e24090#> {c116} @dt=0x558869b00fb0@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x558869b44ec0 <e3090> {c350}  program_counter_plus_eight_execute -> VAR 0x558869cfadd0 <e17909#> {q15} @dt=0x558869cfa8d0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3cb40 <e24599#> {c350} @dt=0x558869b02160@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x558869b02660 <e24098#> {c117} @dt=0x558869b02160@(nw32)  program_counter_plus_eight_execute VAR
    1:2:1: PIN 0x558869b45370 <e3094> {c352}  src_A_ALU_execute -> VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3cc60 <e24600#> {c352} @dt=0x558869af71a0@(nw32)  src_A_ALU_execute [LV] => VAR 0x558869af7660 <e24018#> {c107} @dt=0x558869af71a0@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x558869b457b0 <e3098> {c353}  src_B_ALU_execute -> VAR 0x558869cfd370 <e17925#> {q18} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3cd80 <e24601#> {c353} @dt=0x558869af8350@(nw32)  src_B_ALU_execute [LV] => VAR 0x558869af8810 <e24026#> {c108} @dt=0x558869af8350@(nw32)  src_B_ALU_execute VAR
    1:2: CELL 0x558869b47430 <e3125> {c356}  alu -> MODULE 0x558869b6b890 <e12624> {e2}  ALU  L3
    1:2:1: PIN 0x558869b45eb0 <e3102> {c357}  ALU_operation -> VAR 0x558869b6c840 <e22115#> {e4} @dt=0x558869b6c340@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x558869d3cea0 <e24602#> {c357} @dt=0x558869af1bb0@(nw6)  ALU_function_execute [RV] <- VAR 0x558869af2070 <e23973#> {c95} @dt=0x558869af1bb0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x558869b462b0 <e3107> {c358}  input_1 -> VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558869d3cfc0 <e24603#> {c358} @dt=0x558869af71a0@(nw32)  src_A_ALU_execute [RV] <- VAR 0x558869af7660 <e24018#> {c107} @dt=0x558869af71a0@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x558869b466b0 <e3111> {c359}  input_2 -> VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x558869d3d0e0 <e24604#> {c359} @dt=0x558869af8350@(nw32)  src_B_ALU_execute [RV] <- VAR 0x558869af8810 <e24026#> {c108} @dt=0x558869af8350@(nw32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x558869b46af0 <e3115> {c361}  ALU_output -> VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3d200 <e24605#> {c361} @dt=0x558869afa6b0@(nw32)  ALU_output_execute [LV] => VAR 0x558869afab70 <e24042#> {c110} @dt=0x558869afa6b0@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x558869b46ef0 <e3119> {c362}  ALU_HI_output -> VAR 0x558869b71080 <e22147#> {e9} @dt=0x558869b70b80@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3d320 <e24606#> {c362} @dt=0x558869afb860@(nw32)  ALU_HI_output_execute [LV] => VAR 0x558869afbd20 <e24050#> {c111} @dt=0x558869afb860@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x558869b472f0 <e3123> {c363}  ALU_LO_output -> VAR 0x558869b72300 <e22155#> {e10} @dt=0x558869b71e20@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3d440 <e24607#> {c363} @dt=0x558869afca10@(nw32)  ALU_LO_output_execute [LV] => VAR 0x558869afced0 <e24058#> {c112} @dt=0x558869afca10@(nw32)  ALU_LO_output_execute VAR
    1:2: ASSIGNW 0x558869b48eb0 <e24609#> {c366} @dt=0x558869aecb30@(nw32)
    1:2:1: REPLICATE 0x558869b48a80 <e24665#> {c366} @dt=0x558869b24d30@(G/w32)
    1:2:1:1: CONCAT 0x558869b48980 <e24660#> {c366} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1: CONCAT 0x558869b484c0 <e24655#> {c366} @dt=0x558869d91280@(G/w30)
    1:2:1:1:1:1: SEL 0x558869d90da0 <e24631#> {c366} @dt=0x558869b24b00@(G/w4) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x558869d3d560 <e24622#> {c366} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x558869ad2e40 <e23409#> {c60} @dt=0x558869ad2940@(nw32)  program_counter_plus_four_decode VAR
    1:2:1:1:1:1:2: CONST 0x558869d91030 <e24650#> {c366} @dt=0x558869d66420@(G/sw5)  5'h1c
    1:2:1:1:1:1:3: CONST 0x558869d90b50 <e24624#> {c366} @dt=0x558869d6d130@(G/wu32/3)  ?32?h4
    1:2:1:1:1:2: VARREF 0x558869d3d680 <e24651#> {c366} @dt=0x558869adfc30@(nw26)  j_offset [RV] <- VAR 0x558869ae0130 <e23801#> {c74} @dt=0x558869adfc30@(nw26)  j_offset VAR
    1:2:1:1:2: CONST 0x558869b486b0 <e3155> {c366} @dt=0x558869b48860@(G/w2)  2'h0
    1:2:1:2: CONST 0x558869b48b40 <e3164> {c366} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2: VARREF 0x558869d3d7a0 <e24608#> {c366} @dt=0x558869aecb30@(nw32)  j_program_counter_decode [LV] => VAR 0x558869aed030 <e23935#> {c87} @dt=0x558869aecb30@(nw32)  j_program_counter_decode VAR
    1:2: CELL 0x558869b50a90 <e3286> {c368}  execute_memory_register -> MODULE 0x558869ca1b60 <e12633> {n1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x558869b493d0 <e3175> {c369}  clk -> VAR 0x558869ca1fd0 <e18334#> {n3} @dt=0x558869ca1ef0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558869d3d8c0 <e24666#> {c369} @dt=0x558869ac3ee0@(nw1)  internal_clk [RV] <- VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558869b49790 <e3180> {c370}  reset -> VAR 0x558869ca23f0 <e18337#> {n4} @dt=0x558869ca2310@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558869d3d9e0 <e24667#> {c370} @dt=0x558869aac1a0@(nw1)  reset [RV] <- VAR 0x558869aaca50 <e23224#> {c8} @dt=0x558869aac1a0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558869b49b90 <e3184> {c371}  register_write_execute -> VAR 0x558869ca2850 <e18340#> {n7} @dt=0x558869ca2770@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3db00 <e24668#> {c371} @dt=0x558869af2de0@(nw1)  register_write_execute [RV] <- VAR 0x558869af2ec0 <e23987#> {c98} @dt=0x558869af2de0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x558869b4a010 <e3188> {c372}  memory_to_register_execute -> VAR 0x558869ca2cb0 <e18343#> {n8} @dt=0x558869ca2bd0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3dc20 <e24669#> {c372} @dt=0x558869aee630@(nw1)  memory_to_register_execute [RV] <- VAR 0x558869aee710 <e23951#> {c91} @dt=0x558869aee630@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558869b4a450 <e3192> {c373}  memory_write_execute -> VAR 0x558869ca3110 <e18346#> {n9} @dt=0x558869ca3030@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3dd40 <e24670#> {c373} @dt=0x558869aeeac0@(nw1)  memory_write_execute [RV] <- VAR 0x558869aeeba0 <e23954#> {c92} @dt=0x558869aeeac0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x558869b4a8d0 <e3196> {c374}  HI_register_write_execute -> VAR 0x558869ca3570 <e18349#> {n10} @dt=0x558869ca3490@(nw1)  HI_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3de60 <e24671#> {c374} @dt=0x558869af2490@(nw1)  HI_register_write_execute [RV] <- VAR 0x558869af2570 <e23981#> {c96} @dt=0x558869af2490@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x558869b4ad50 <e3200> {c375}  LO_register_write_execute -> VAR 0x558869ca3990 <e18352#> {n11} @dt=0x558869ca38b0@(nw1)  LO_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3df80 <e24672#> {c375} @dt=0x558869af2950@(nw1)  LO_register_write_execute [RV] <- VAR 0x558869af2a30 <e23984#> {c97} @dt=0x558869af2950@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x558869b4b210 <e3204> {c376}  program_counter_multiplexer_jump_execute -> VAR 0x558869ca3f70 <e18355#> {n12} @dt=0x558869ca3e90@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3e0a0 <e24673#> {c376} @dt=0x558869af3320@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558869af3400 <e23990#> {c99} @dt=0x558869af3320@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x558869b4b650 <e3208> {c377}  j_instruction_execute -> VAR 0x558869ca4540 <e18358#> {n13} @dt=0x558869ca4460@(nw1)  j_instruction_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3e1c0 <e24674#> {c377} @dt=0x558869af3ca0@(nw1)  j_instruction_execute [RV] <- VAR 0x558869af3d80 <e23996#> {c101} @dt=0x558869af3ca0@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x558869b4bad0 <e3212> {c379}  register_write_memory -> VAR 0x558869ca4b50 <e18361#> {n15} @dt=0x558869ca4a70@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3e2e0 <e24675#> {c379} @dt=0x558869b04e40@(nw1)  register_write_memory [LV] => VAR 0x558869b04f20 <e24122#> {c122} @dt=0x558869b04e40@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x558869b4bf50 <e3216> {c380}  memory_to_register_memory -> VAR 0x558869ca5170 <e18364#> {n16} @dt=0x558869ca5090@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3e400 <e24676#> {c380} @dt=0x558869b064b0@(nw1)  memory_to_register_memory [LV] => VAR 0x558869b06590 <e24133#> {c124} @dt=0x558869b064b0@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558869b4c390 <e3220> {c381}  memory_write_memory -> VAR 0x558869ca5730 <e18367#> {n17} @dt=0x558869ca5650@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3e520 <e24677#> {c381} @dt=0x558869b06940@(nw1)  memory_write_memory [LV] => VAR 0x558869b06a20 <e24136#> {c125} @dt=0x558869b06940@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x558869b4c810 <e3224> {c382}  HI_register_write_memory -> VAR 0x558869ca5d50 <e18370#> {n18} @dt=0x558869ca5c70@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3e640 <e24678#> {c382} @dt=0x558869b06e00@(nw1)  HI_register_write_memory [LV] => VAR 0x558869b06ee0 <e24139#> {c126} @dt=0x558869b06e00@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x558869b4cc90 <e3228> {c383}  LO_register_write_memory -> VAR 0x558869ca6360 <e18373#> {n19} @dt=0x558869ca6280@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3e760 <e24679#> {c383} @dt=0x558869b072c0@(nw1)  LO_register_write_memory [LV] => VAR 0x558869b073a0 <e24142#> {c127} @dt=0x558869b072c0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x558869b4d0e0 <e3232> {c384}  program_counter_multiplexer_jump_memory -> VAR 0x558869ca6940 <e18376#> {n20} @dt=0x558869ca6860@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3e880 <e24680#> {c384} @dt=0x558869b07750@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558869b07830 <e24145#> {c128} @dt=0x558869b07750@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x558869b4d550 <e3236> {c385}  j_instruction_memory -> VAR 0x558869ca6f30 <e18379#> {n21} @dt=0x558869ca6e50@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3e9a0 <e24681#> {c385} @dt=0x558869b080d0@(nw1)  j_instruction_memory [LV] => VAR 0x558869b081b0 <e24151#> {c130} @dt=0x558869b080d0@(nw1)  j_instruction_memory VAR
    1:2:1: PIN 0x558869b4d9d0 <e3240> {c387}  ALU_output_execute -> VAR 0x558869ca8260 <e18382#> {n24} @dt=0x558869ca7d60@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3eac0 <e24682#> {c387} @dt=0x558869afa6b0@(nw32)  ALU_output_execute [RV] <- VAR 0x558869afab70 <e24042#> {c110} @dt=0x558869afa6b0@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x558869b4de10 <e3244> {c388}  ALU_HI_output_execute -> VAR 0x558869ca9550 <e18390#> {n25} @dt=0x558869ca9050@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3ebe0 <e24683#> {c388} @dt=0x558869afb860@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x558869afbd20 <e24050#> {c111} @dt=0x558869afb860@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x558869b4e250 <e3248> {c389}  ALU_LO_output_execute -> VAR 0x558869caa840 <e18398#> {n26} @dt=0x558869caa340@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3ed00 <e24684#> {c389} @dt=0x558869afca10@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x558869afced0 <e24058#> {c112} @dt=0x558869afca10@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x558869b4e690 <e3252> {c390}  write_data_execute -> VAR 0x558869cabb30 <e18406#> {n27} @dt=0x558869cab630@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3ee20 <e24685#> {c390} @dt=0x558869af9500@(nw32)  write_data_execute [RV] <- VAR 0x558869af99c0 <e24034#> {c109} @dt=0x558869af9500@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x558869b4ead0 <e3256> {c391}  write_register_execute -> VAR 0x558869cace20 <e18414#> {n28} @dt=0x558869cac920@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3ef40 <e24686#> {c391} @dt=0x558869aef850@(nw5)  write_register_execute [RV] <- VAR 0x558869aefd10 <e23957#> {c93} @dt=0x558869aef850@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x558869b4ef50 <e3260> {c392}  j_program_counter_execute -> VAR 0x558869cae140 <e18422#> {n29} @dt=0x558869cadc40@(nw32)  j_program_counter_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d3f060 <e24687#> {c392} @dt=0x558869b04550@(nw32)  j_program_counter_execute [RV] <- VAR 0x558869b04a50 <e24114#> {c119} @dt=0x558869b04550@(nw32)  j_program_counter_execute VAR
    1:2:1: PIN 0x558869b4f3d0 <e3264> {c394}  ALU_output_memory -> VAR 0x558869caf480 <e18430#> {n31} @dt=0x558869caef80@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3f180 <e24688#> {c394} @dt=0x558869b08ea0@(nw32)  ALU_output_memory [LV] => VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558869b4f810 <e3268> {c395}  ALU_HI_output_memory -> VAR 0x558869cb0770 <e18438#> {n32} @dt=0x558869cb0270@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3f2a0 <e24689#> {c395} @dt=0x558869b0a050@(nw32)  ALU_HI_output_memory [LV] => VAR 0x558869b0a510 <e24162#> {c134} @dt=0x558869b0a050@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x558869b4fc50 <e3272> {c396}  ALU_LO_output_memory -> VAR 0x558869cb1a60 <e18446#> {n33} @dt=0x558869cb1560@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3f3c0 <e24690#> {c396} @dt=0x558869b0b200@(nw32)  ALU_LO_output_memory [LV] => VAR 0x558869b0b6c0 <e24170#> {c135} @dt=0x558869b0b200@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x558869b50090 <e3276> {c397}  write_data_memory -> VAR 0x558869cb2d50 <e18454#> {n34} @dt=0x558869cb2850@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3f4e0 <e24691#> {c397} @dt=0x558869b0d560@(nw32)  write_data_memory [LV] => VAR 0x558869b0da20 <e24186#> {c137} @dt=0x558869b0d560@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x558869b504d0 <e3280> {c398}  write_register_memory -> VAR 0x558869cb4040 <e18462#> {n35} @dt=0x558869cb3b40@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3f600 <e24692#> {c398} @dt=0x558869b05bd0@(nw5)  write_register_memory [LV] => VAR 0x558869b06090 <e24125#> {c123} @dt=0x558869b05bd0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x558869b50950 <e3284> {c399}  j_program_counter_memory -> VAR 0x558869cb53a0 <e18470#> {n36} @dt=0x558869cb4ea0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3f720 <e24693#> {c399} @dt=0x558869b0f920@(nw32)  j_program_counter_memory [LV] => VAR 0x558869b0fe20 <e24202#> {c139} @dt=0x558869b0f920@(nw32)  j_program_counter_memory VAR
    1:2: CELL 0x558869b52810 <e3314> {c402}  register_file_memory_mux -> MODULE 0x558869d2b350 <e17660> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558869b517f0 <e3296> {c403}  control -> VAR 0x558869d09cd0 <e19675#> {i6} @dt=0x558869d2b710@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558869d3f840 <e24694#> {c403} @dt=0x558869af3810@(nw1)  register_file_memory_mux_control_execute [RV] <- VAR 0x558869af38f0 <e23993#> {c100} @dt=0x558869af3810@(nw1)  register_file_memory_mux_control_execute VAR
    1:2:1: PIN 0x558869b51bd0 <e3301> {c404}  input_0 -> VAR 0x558869d2b7f0 <e19678#> {i7} @dt=0x558869d2b970@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558869d3f960 <e24695#> {c404} @dt=0x558869b08ea0@(nw32)  ALU_output_memory [RV] <- VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558869b52020 <e3305> {c405}  input_1 -> VAR 0x558869d43aa0 <e19715#> {i8} @dt=0x558869d43c20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558869d3fa80 <e24696#> {c405} @dt=0x558869b04550@(nw32)  j_program_counter_execute [RV] <- VAR 0x558869b04a50 <e24114#> {c119} @dt=0x558869b04550@(nw32)  j_program_counter_execute VAR
    1:2:1: PIN 0x558869b52440 <e3309> {c406}  resolved -> VAR 0x558869d44300 <e19752#> {i10} @dt=0x558869d44480@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558869d3fba0 <e24697#> {c406} @dt=0x558869b0e740@(nw32)  ALU_output_memory_resolved [LV] => VAR 0x558869b0ec40 <e24194#> {c138} @dt=0x558869b0e740@(nw32)  ALU_output_memory_resolved VAR
    1:2: CELL 0x558869b58230 <e3395> {c409}  memory_writeback_register -> MODULE 0x558869cd1c70 <e12635> {p1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x558869b52e00 <e3316> {c410}  clk -> VAR 0x558869cd20e0 <e18012#> {p3} @dt=0x558869cd2000@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558869d3fcc0 <e24698#> {c410} @dt=0x558869ac3ee0@(nw1)  internal_clk [RV] <- VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x558869b531c0 <e3321> {c411}  reset -> VAR 0x558869cd2500 <e18015#> {p4} @dt=0x558869cd2420@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558869d3fde0 <e24699#> {c411} @dt=0x558869aac1a0@(nw1)  reset [RV] <- VAR 0x558869aaca50 <e23224#> {c8} @dt=0x558869aac1a0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x558869b53600 <e3325> {c412}  register_write_memory -> VAR 0x558869cd2920 <e18018#> {p7} @dt=0x558869cd2840@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d3ff00 <e24700#> {c412} @dt=0x558869b04e40@(nw1)  register_write_memory [RV] <- VAR 0x558869b04f20 <e24122#> {c122} @dt=0x558869b04e40@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x558869b53a80 <e3329> {c413}  memory_to_register_memory -> VAR 0x558869cd2d40 <e18021#> {p8} @dt=0x558869cd2c60@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40020 <e24701#> {c413} @dt=0x558869b064b0@(nw1)  memory_to_register_memory [RV] <- VAR 0x558869b06590 <e24133#> {c124} @dt=0x558869b064b0@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558869b53f00 <e3333> {c414}  HI_register_write_memory -> VAR 0x558869cd3190 <e18024#> {p9} @dt=0x558869cd30b0@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40140 <e24702#> {c414} @dt=0x558869b06e00@(nw1)  HI_register_write_memory [RV] <- VAR 0x558869b06ee0 <e24139#> {c126} @dt=0x558869b06e00@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x558869b54380 <e3337> {c415}  LO_register_write_memory -> VAR 0x558869cd37a0 <e18027#> {p10} @dt=0x558869cd36c0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40260 <e24703#> {c415} @dt=0x558869b072c0@(nw1)  LO_register_write_memory [RV] <- VAR 0x558869b073a0 <e24142#> {c127} @dt=0x558869b072c0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x558869b54800 <e3341> {c416}  register_write_writeback -> VAR 0x558869cd3df0 <e18030#> {p12} @dt=0x558869cd3d10@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d40380 <e24704#> {c416} @dt=0x558869b10240@(nw1)  register_write_writeback [LV] => VAR 0x558869b10320 <e24210#> {c143} @dt=0x558869b10240@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x558869b54c80 <e3345> {c417}  memory_to_register_writeback -> VAR 0x558869cd4400 <e18033#> {p13} @dt=0x558869cd4320@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d404a0 <e24705#> {c417} @dt=0x558869b11080@(nw1)  memory_to_register_writeback [LV] => VAR 0x558869b11160 <e24219#> {c146} @dt=0x558869b11080@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x558869b55100 <e3349> {c418}  HI_register_write_writeback -> VAR 0x558869cd4a10 <e18036#> {p14} @dt=0x558869cd4930@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d405c0 <e24706#> {c418} @dt=0x558869b10700@(nw1)  HI_register_write_writeback [LV] => VAR 0x558869b107e0 <e24213#> {c144} @dt=0x558869b10700@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x558869b55580 <e3353> {c419}  LO_register_write_writeback -> VAR 0x558869cd5020 <e18039#> {p15} @dt=0x558869cd4f40@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d406e0 <e24707#> {c419} @dt=0x558869b10bc0@(nw1)  LO_register_write_writeback [LV] => VAR 0x558869b10ca0 <e24216#> {c145} @dt=0x558869b10bc0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x558869b55a00 <e3357> {c421}  ALU_output_memory -> VAR 0x558869cd6320 <e18042#> {p18} @dt=0x558869cd5e20@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40800 <e24708#> {c421} @dt=0x558869b08ea0@(nw32)  ALU_output_memory [RV] <- VAR 0x558869b09360 <e24154#> {c133} @dt=0x558869b08ea0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x558869b55e40 <e3361> {c422}  write_register_memory -> VAR 0x558869cd7610 <e18050#> {p19} @dt=0x558869cd7110@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40920 <e24709#> {c422} @dt=0x558869b05bd0@(nw5)  write_register_memory [RV] <- VAR 0x558869b06090 <e24125#> {c123} @dt=0x558869b05bd0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x558869b56280 <e3365> {c423}  ALU_HI_output_memory -> VAR 0x558869cd8900 <e18058#> {p20} @dt=0x558869cd8400@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40a40 <e24710#> {c423} @dt=0x558869b0a050@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x558869b0a510 <e24162#> {c134} @dt=0x558869b0a050@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x558869b566c0 <e3369> {c424}  ALU_LO_output_memory -> VAR 0x558869cd9bf0 <e18066#> {p21} @dt=0x558869cd96f0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40b60 <e24711#> {c424} @dt=0x558869b0b200@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x558869b0b6c0 <e24170#> {c135} @dt=0x558869b0b200@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x558869b56b00 <e3373> {c425}  read_data_memory -> VAR 0x558869cdaee0 <e18074#> {p22} @dt=0x558869cda9e0@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d40c80 <e24712#> {c425} @dt=0x558869b0c3b0@(nw32)  read_data_memory [RV] <- VAR 0x558869b0c870 <e24178#> {c136} @dt=0x558869b0c3b0@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x558869b56f40 <e3377> {c426}  ALU_output_writeback -> VAR 0x558869cdc1d0 <e18082#> {p24} @dt=0x558869cdbcd0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d40da0 <e24713#> {c426} @dt=0x558869b16540@(nw32)  ALU_output_writeback [LV] => VAR 0x558869b16a00 <e24254#> {c153} @dt=0x558869b16540@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x558869b573c0 <e3381> {c427}  write_register_writeback -> VAR 0x558869cdd4f0 <e18090#> {p25} @dt=0x558869cdcff0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d40ec0 <e24714#> {c427} @dt=0x558869b11e80@(nw5)  write_register_writeback [LV] => VAR 0x558869b12380 <e24222#> {c149} @dt=0x558869b11e80@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x558869b57800 <e3385> {c428}  ALU_HI_output_writeback -> VAR 0x558869cde620 <e18098#> {p26} @dt=0x558869cde1a0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d40fe0 <e24715#> {c428} @dt=0x558869b141e0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x558869b146a0 <e24238#> {c151} @dt=0x558869b141e0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558869b57c40 <e3389> {c429}  ALU_LO_output_writeback -> VAR 0x558869cdf8c0 <e18106#> {p27} @dt=0x558869cdf3c0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d41100 <e24716#> {c429} @dt=0x558869b15390@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x558869b15850 <e24246#> {c152} @dt=0x558869b15390@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558869b58080 <e3393> {c430}  read_data_writeback -> VAR 0x558869ce0bb0 <e18114#> {p28} @dt=0x558869ce06b0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558869d41220 <e24717#> {c430} @dt=0x558869b176f0@(nw32)  read_data_writeback [LV] => VAR 0x558869b17bb0 <e24262#> {c154} @dt=0x558869b176f0@(nw32)  read_data_writeback VAR
    1:2: CELL 0x558869b598c0 <e3423> {c434}  writeback_mux -> MODULE 0x558869d2b350 <e17660> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558869b589f0 <e3405> {c435}  control -> VAR 0x558869d09cd0 <e19675#> {i6} @dt=0x558869d2b710@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x558869d41340 <e24718#> {c435} @dt=0x558869b11080@(nw1)  memory_to_register_writeback [RV] <- VAR 0x558869b11160 <e24219#> {c146} @dt=0x558869b11080@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x558869b58db0 <e3410> {c436}  input_0 -> VAR 0x558869d2b7f0 <e19678#> {i7} @dt=0x558869d2b970@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558869d41460 <e24719#> {c436} @dt=0x558869b16540@(nw32)  ALU_output_writeback [RV] <- VAR 0x558869b16a00 <e24254#> {c153} @dt=0x558869b16540@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x558869b59150 <e3414> {c437}  input_1 -> VAR 0x558869d43aa0 <e19715#> {i8} @dt=0x558869d43c20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558869d41580 <e24720#> {c437} @dt=0x558869b176f0@(nw32)  read_data_writeback [RV] <- VAR 0x558869b17bb0 <e24262#> {c154} @dt=0x558869b176f0@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x558869b594f0 <e3418> {c438}  resolved -> VAR 0x558869d44300 <e19752#> {i10} @dt=0x558869d44480@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558869d416a0 <e24721#> {c438} @dt=0x558869b13030@(nw32)  result_writeback [LV] => VAR 0x558869b134f0 <e24230#> {c150} @dt=0x558869b13030@(nw32)  result_writeback VAR
    1:2: CELL 0x558869b60980 <e3528> {c440}  hazard_unit -> MODULE 0x558869c0e030 <e12627> {h1}  Hazard_Unit  L3
    1:2:1: PIN 0x558869b59de0 <e3425> {c441}  branch_decode -> VAR 0x558869c0e4a0 <e19800#> {h2} @dt=0x558869c0e3c0@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d417c0 <e24722#> {c441} @dt=0x558869accf00@(nw1)  branch_decode [RV] <- VAR 0x558869accfe0 <e23361#> {c45} @dt=0x558869accf00@(nw1)  branch_decode VAR
    1:2:1: PIN 0x558869b5a1a0 <e3430> {c442}  Rs_decode -> VAR 0x558869c0f2f0 <e19803#> {h3} @dt=0x558869c0ee10@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d418e0 <e24723#> {c442} @dt=0x558869ad5f80@(nw5)  Rs_decode [RV] <- VAR 0x558869ad6480 <e23480#> {c64} @dt=0x558869ad5f80@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x558869b5a560 <e3434> {c443}  Rt_decode -> VAR 0x558869c10330 <e19811#> {h4} @dt=0x558869c0fe50@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x558869d41a00 <e24724#> {c443} @dt=0x558869ad92c0@(nw5)  Rt_decode [RV] <- VAR 0x558869ad97c0 <e23590#> {c67} @dt=0x558869ad92c0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x558869b5a920 <e3438> {c444}  Rs_execute -> VAR 0x558869c11570 <e19819#> {h5} @dt=0x558869c11090@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d41b20 <e24725#> {c444} @dt=0x558869afdb60@(nw5)  Rs_execute [RV] <- VAR 0x558869afe060 <e24066#> {c113} @dt=0x558869afdb60@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x558869b5ace0 <e3442> {c445}  Rt_execute -> VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d41c40 <e24726#> {c445} @dt=0x558869afecb0@(nw5)  Rt_execute [RV] <- VAR 0x558869aff1b0 <e24074#> {c114} @dt=0x558869afecb0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x558869b5b120 <e3446> {c446}  write_register_execute -> VAR 0x558869c13a50 <e19835#> {h7} @dt=0x558869c13550@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d41d60 <e24727#> {c446} @dt=0x558869aef850@(nw5)  write_register_execute [RV] <- VAR 0x558869aefd10 <e23957#> {c93} @dt=0x558869aef850@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x558869b5b5a0 <e3450> {c447}  memory_to_register_execute -> VAR 0x558869c13fb0 <e19843#> {h8} @dt=0x558869c13ed0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d41e80 <e24728#> {c447} @dt=0x558869aee630@(nw1)  memory_to_register_execute [RV] <- VAR 0x558869aee710 <e23951#> {c91} @dt=0x558869aee630@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558869b5b9e0 <e3454> {c448}  register_write_execute -> VAR 0x558869c14510 <e19846#> {h9} @dt=0x558869c14430@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d41fa0 <e24729#> {c448} @dt=0x558869af2de0@(nw1)  register_write_execute [RV] <- VAR 0x558869af2ec0 <e23987#> {c98} @dt=0x558869af2de0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x558869b5be20 <e3458> {c449}  write_register_memory -> VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d420c0 <e24730#> {c449} @dt=0x558869b05bd0@(nw5)  write_register_memory [RV] <- VAR 0x558869b06090 <e24125#> {c123} @dt=0x558869b05bd0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x558869b5c2a0 <e3462> {c450}  HI_register_write_memory -> VAR 0x558869c18720 <e19877#> {h16} @dt=0x558869c18640@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d421e0 <e24731#> {c450} @dt=0x558869b06e00@(nw1)  HI_register_write_memory [RV] <- VAR 0x558869b06ee0 <e24139#> {c126} @dt=0x558869b06e00@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x558869b5c720 <e3466> {c451}  LO_register_write_memory -> VAR 0x558869c18d30 <e19880#> {h17} @dt=0x558869c18c50@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d42300 <e24732#> {c451} @dt=0x558869b072c0@(nw1)  LO_register_write_memory [RV] <- VAR 0x558869b073a0 <e24142#> {c127} @dt=0x558869b072c0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x558869b5cba0 <e3470> {c452}  memory_to_register_memory -> VAR 0x558869c15d30 <e19857#> {h11} @dt=0x558869c15c50@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d42420 <e24733#> {c452} @dt=0x558869b064b0@(nw1)  memory_to_register_memory [RV] <- VAR 0x558869b06590 <e24133#> {c124} @dt=0x558869b064b0@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558869b5cfe0 <e3474> {c453}  register_write_memory -> VAR 0x558869c16290 <e19860#> {h12} @dt=0x558869c161b0@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558869d42540 <e24734#> {c453} @dt=0x558869b04e40@(nw1)  register_write_memory [RV] <- VAR 0x558869b04f20 <e24122#> {c122} @dt=0x558869b04e40@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x558869b5d460 <e3478> {c454}  write_register_writeback -> VAR 0x558869c174f0 <e19863#> {h13} @dt=0x558869c17010@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x558869d42660 <e24735#> {c454} @dt=0x558869b11e80@(nw5)  write_register_writeback [RV] <- VAR 0x558869b12380 <e24222#> {c149} @dt=0x558869b11e80@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x558869b5d8e0 <e3482> {c455}  HI_register_write_writeback -> VAR 0x558869c198b0 <e19886#> {h19} @dt=0x558869c197d0@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x558869d42780 <e24736#> {c455} @dt=0x558869b10700@(nw1)  HI_register_write_writeback [RV] <- VAR 0x558869b107e0 <e24213#> {c144} @dt=0x558869b10700@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x558869b5dd60 <e3486> {c456}  LO_register_write_writeback -> VAR 0x558869c192a0 <e19883#> {h18} @dt=0x558869c191c0@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x558869d428a0 <e24737#> {c456} @dt=0x558869b10bc0@(nw1)  LO_register_write_writeback [RV] <- VAR 0x558869b10ca0 <e24216#> {c145} @dt=0x558869b10bc0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x558869b5e1e0 <e3490> {c457}  register_write_writeback -> VAR 0x558869c17ac0 <e19871#> {h14} @dt=0x558869c179e0@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x558869d429c0 <e24738#> {c457} @dt=0x558869b10240@(nw1)  register_write_writeback [RV] <- VAR 0x558869b10320 <e24210#> {c143} @dt=0x558869b10240@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x558869b5e6a0 <e3494> {c458}  program_counter_multiplexer_jump_execute -> VAR 0x558869c180d0 <e19874#> {h15} @dt=0x558869c17ff0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d42ae0 <e24739#> {c458} @dt=0x558869af3320@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558869af3400 <e23990#> {c99} @dt=0x558869af3320@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x558869b5eae0 <e3498> {c459}  using_HI_LO_execute -> VAR 0x558869c19e70 <e19889#> {h20} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:1:1: VARREF 0x558869d42c00 <e24740#> {c459} @dt=0x558869af4130@(nw1)  using_HI_LO_execute [RV] <- VAR 0x558869af4210 <e23999#> {c102} @dt=0x558869af4130@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x558869b5eea0 <e3502> {c460}  stall_fetch -> VAR 0x558869c1a410 <e19892#> {h22} @dt=0x558869c1a330@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x558869d42d20 <e24741#> {c460} @dt=0x558869b17f80@(nw1)  stall_fetch [LV] => VAR 0x558869b18060 <e24270#> {c157} @dt=0x558869b17f80@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x558869b5f260 <e3506> {c461}  stall_decode -> VAR 0x558869c1a960 <e19895#> {h23} @dt=0x558869c1a880@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558869d42e40 <e24742#> {c461} @dt=0x558869b183b0@(nw1)  stall_decode [LV] => VAR 0x558869b18490 <e24273#> {c158} @dt=0x558869b183b0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x558869b5f6b0 <e3510> {c462}  forward_register_file_output_A_decode -> VAR 0x558869c1af40 <e19898#> {h24} @dt=0x558869c1ae60@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558869d42f60 <e24743#> {c462} @dt=0x558869b18840@(nw1)  forward_A_decode [LV] => VAR 0x558869b18920 <e24276#> {c159} @dt=0x558869b18840@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x558869b5fb10 <e3514> {c463}  forward_register_file_output_B_decode -> VAR 0x558869c1b550 <e19901#> {h25} @dt=0x558869c1b470@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558869d43080 <e24744#> {c463} @dt=0x558869b18cd0@(nw1)  forward_B_decode [LV] => VAR 0x558869b18db0 <e24279#> {c160} @dt=0x558869b18cd0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x558869b5ff60 <e3518> {c464}  flush_execute_register -> VAR 0x558869c1bb40 <e19904#> {h26} @dt=0x558869c1ba60@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x558869d431a0 <e24745#> {c464} @dt=0x558869b19160@(nw1)  flush_execute_register [LV] => VAR 0x558869b19240 <e24282#> {c161} @dt=0x558869b19160@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x558869b603b0 <e3522> {c465}  forward_register_file_output_A_execute -> VAR 0x558869c1ce30 <e19907#> {h27} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d432c0 <e24746#> {c465} @dt=0x558869b19ef0@(nw3)  forward_A_execute [LV] => VAR 0x558869b1a3b0 <e24285#> {c162} @dt=0x558869b19ef0@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x558869b60810 <e3526> {c466}  forward_register_file_output_B_execute -> VAR 0x558869c1e160 <e19915#> {h28} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558869d433e0 <e24747#> {c466} @dt=0x558869b1b0a0@(nw3)  forward_B_execute [LV] => VAR 0x558869b1b560 <e24293#> {c163} @dt=0x558869b1b0a0@(nw3)  forward_B_execute VAR
    1:2: ASSIGNW 0x558869b61190 <e24749#> {c468} @dt=0x558869ac3ee0@(nw1)
    1:2:1: LOGAND 0x558869b60ff0 <e3540> {c468} @dt=0x558869b610b0@(G/nw1)
    1:2:1:1: VARREF 0x558869d43500 <e24750#> {c468} @dt=0x558869a99180@(nw1)  clk [RV] <- VAR 0x558869a99a20 <e23221#> {c6} @dt=0x558869a99180@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x558869d43620 <e24751#> {c468} @dt=0x558869abe6e0@(nw1)  clk_enable [RV] <- VAR 0x558869abe7c0 <e23238#> {c13} @dt=0x558869abe6e0@(nw1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x558869d43740 <e24748#> {c468} @dt=0x558869ac3ee0@(nw1)  internal_clk [LV] => VAR 0x558869ac3fc0 <e23287#> {c27} @dt=0x558869ac3ee0@(nw1)  internal_clk VAR
    1:2: ASSIGNW 0x558869b616b0 <e24753#> {c469} @dt=0x558869aad680@(nw1)
    1:2:1: LOGNOT 0x558869b615f0 <e3549> {c469} @dt=0x558869b610b0@(G/nw1)
    1:2:1:1: VARREF 0x558869d43860 <e24754#> {c469} @dt=0x558869ac9760@(nw1)  halt [RV] <- VAR 0x558869ac9840 <e23330#> {c36} @dt=0x558869ac9760@(nw1)  halt VAR
    1:2:2: VARREF 0x558869d43980 <e24752#> {c469} @dt=0x558869aad680@(nw1)  active [LV] => VAR 0x558869aadff0 <e23227#> {c9} @dt=0x558869aad680@(nw1)  active OUTPUT PORT
    1: MODULE 0x558869b62440 <e12623> {d1}  Adder  L3
    1:2: VAR 0x558869b63550 <e23187#> {d3} @dt=0x558869b63070@(nw32)  a INPUT PORT
    1:2: VAR 0x558869b63d30 <e23195#> {d3} @dt=0x558869b63850@(nw32)  b INPUT PORT
    1:2: VAR 0x558869b64f70 <e23203#> {d4} @dt=0x558869b64a90@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x558869b656d0 <e23210#> {d7} @dt=0x558869b64a90@(nw32)
    1:2:1: ADD 0x558869b65610 <e23218#> {d7} @dt=0x558869b64a90@(nw32)
    1:2:1:1: VARREF 0x558869d30540 <e23211#> {d7} @dt=0x558869b63070@(nw32)  a [RV] <- VAR 0x558869b63550 <e23187#> {d3} @dt=0x558869b63070@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x558869d30660 <e23212#> {d7} @dt=0x558869b63850@(nw32)  b [RV] <- VAR 0x558869b63d30 <e23195#> {d3} @dt=0x558869b63850@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x558869d30780 <e23209#> {d7} @dt=0x558869b64a90@(nw32)  z [LV] => VAR 0x558869b64f70 <e23203#> {d4} @dt=0x558869b64a90@(nw32)  z OUTPUT PORT
    1: MODULE 0x558869b6b890 <e12624> {e2}  ALU  L3
    1:2: VAR 0x558869b6c840 <e22115#> {e4} @dt=0x558869b6c340@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x558869b71080 <e22147#> {e9} @dt=0x558869b70b80@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x558869b72300 <e22155#> {e10} @dt=0x558869b71e20@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x558869b734a0 <e22163#> {e14} @dt=0x558869b72fa0@(nw5)  shift_amount VAR
    1:2: VAR 0x558869b745e0 <e22171#> {e15} @dt=0x558869b74120@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x558869b75760 <e22179#> {e16} @dt=0x558869b752a0@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x558869b76740 <e22187#> {e17} @dt=0x558869b762c0@(nw64)  extended_input_1 VAR
    1:2: VAR 0x558869b77640 <e22195#> {e18} @dt=0x558869b77180@(nw64)  extended_input_2 VAR
    1:2: VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x558869b79580 <e22210#> {e21} @dt=0x558869b72fa0@(nw5)
    1:2:1: SEL 0x558869d819c0 <e22232#> {e21} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558869d28230 <e22223#> {e21} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x558869d81c50 <e22251#> {e21} @dt=0x558869d66420@(G/sw5)  5'h6
    1:2:1:3: CONST 0x558869d81770 <e22225#> {e21} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x558869d28350 <e22209#> {e21} @dt=0x558869b72fa0@(nw5)  shift_amount [LV] => VAR 0x558869b734a0 <e22163#> {e14} @dt=0x558869b72fa0@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x558869b7b4b0 <e22257#> {e22} @dt=0x558869b74120@(nw64)
    1:2:1: REPLICATE 0x558869b7b080 <e22349#> {e22} @dt=0x558869b817e0@(G/w64)
    1:2:1:1: CONCAT 0x558869b7af80 <e22344#> {e22} @dt=0x558869b817e0@(G/w64)
    1:2:1:1:1: REPLICATE 0x558869b7a340 <e22299#> {e22} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1:1: SEL 0x558869d821d0 <e22277#> {e22} @dt=0x558869b24440@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x558869d28470 <e22268#> {e22} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558869d82460 <e22294#> {e22} @dt=0x558869d66420@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x558869d81f80 <e22270#> {e22} @dt=0x558869d820f0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x558869b799d0 <e3985> {e22} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x558869d829e0 <e22320#> {e22} @dt=0x558869b24d30@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x558869d28590 <e22311#> {e22} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x558869d82c70 <e22339#> {e22} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x558869d82790 <e22313#> {e22} @dt=0x558869d82900@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x558869b7b140 <e4019> {e22} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2: VARREF 0x558869d286b0 <e22256#> {e22} @dt=0x558869b74120@(nw64)  sign_extened_input_1 [LV] => VAR 0x558869b745e0 <e22171#> {e15} @dt=0x558869b74120@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x558869b7d470 <e22351#> {e23} @dt=0x558869b752a0@(nw64)
    1:2:1: REPLICATE 0x558869b7d040 <e22445#> {e23} @dt=0x558869b817e0@(G/w64)
    1:2:1:1: CONCAT 0x558869b7cf40 <e22440#> {e23} @dt=0x558869b817e0@(G/w64)
    1:2:1:1:1: REPLICATE 0x558869b7c2d0 <e22394#> {e23} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1:1: SEL 0x558869d832d0 <e22372#> {e23} @dt=0x558869b24440@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x558869d287d0 <e22363#> {e23} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558869d83560 <e22389#> {e23} @dt=0x558869d66420@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x558869d83080 <e22365#> {e23} @dt=0x558869d820f0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x558869b7b960 <e4048> {e23} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x558869d83ae0 <e22416#> {e23} @dt=0x558869b24d30@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x558869d288f0 <e22407#> {e23} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x558869d83d70 <e22435#> {e23} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x558869d83890 <e22409#> {e23} @dt=0x558869d82900@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x558869b7d100 <e4082> {e23} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2: VARREF 0x558869d28a10 <e22350#> {e23} @dt=0x558869b752a0@(nw64)  sign_extened_input_2 [LV] => VAR 0x558869b75760 <e22179#> {e16} @dt=0x558869b752a0@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x558869b7e8a0 <e22447#> {e24} @dt=0x558869b762c0@(nw64)
    1:2:1: REPLICATE 0x558869b7e470 <e22462#> {e24} @dt=0x558869b817e0@(G/w64)
    1:2:1:1: CONCAT 0x558869b7e370 <e22457#> {e24} @dt=0x558869b817e0@(G/w64)
    1:2:1:1:1: REPLICATE 0x558869b7e030 <e4115> {e24} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1:1: CONST 0x558869b7dd20 <e4106> {e24} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x558869b7d920 <e4107> {e24} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x558869d28b30 <e22452#> {e24} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x558869b7e530 <e4125> {e24} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2: VARREF 0x558869d28c50 <e22446#> {e24} @dt=0x558869b762c0@(nw64)  extended_input_1 [LV] => VAR 0x558869b76740 <e22187#> {e17} @dt=0x558869b762c0@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x558869b7fcd0 <e22464#> {e25} @dt=0x558869b77180@(nw64)
    1:2:1: REPLICATE 0x558869b7f8a0 <e22479#> {e25} @dt=0x558869b817e0@(G/w64)
    1:2:1:1: CONCAT 0x558869b7f7a0 <e22474#> {e25} @dt=0x558869b817e0@(G/w64)
    1:2:1:1:1: REPLICATE 0x558869b7f460 <e4158> {e25} @dt=0x558869b24d30@(G/w32)
    1:2:1:1:1:1: CONST 0x558869b7f150 <e4149> {e25} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x558869b7ed50 <e4150> {e25} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x558869d28d70 <e22469#> {e25} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x558869b7f960 <e4168> {e25} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2: VARREF 0x558869d28e90 <e22463#> {e25} @dt=0x558869b77180@(nw64)  extended_input_2 [LV] => VAR 0x558869b77640 <e22195#> {e18} @dt=0x558869b77180@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x558869ba2510 <e5129> {e29} [always_comb]
    1:2:2: BEGIN 0x558869b7fee0 <e4178> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x558869b80be0 <e22481#> {e30} @dt=0x558869b6f940@(nw32)
    1:2:2:1:1: REPLICATE 0x558869b80a00 <e4201> {e30} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:1:1: CONST 0x558869b806f0 <e4193> {e30} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x558869b802f0 <e4194> {e30} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x558869d28fb0 <e22480#> {e30} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869b81900 <e22487#> {e31} @dt=0x558869b78300@(nw64)
    1:2:2:1:1: REPLICATE 0x558869b81720 <e4223> {e31} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:1:1: CONST 0x558869b81410 <e4216> {e31} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x558869b81010 <e4217> {e31} @dt=0x558869b811c0@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x558869d290d0 <e22486#> {e31} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x558869b81ba0 <e5083> {e32}
    1:2:2:1:1: VARREF 0x558869d291f0 <e22492#> {e32} @dt=0x558869b6c340@(nw6)  ALU_operation [RV] <- VAR 0x558869b6c840 <e22115#> {e4} @dt=0x558869b6c340@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b826a0 <e4243> {e33}
    1:2:2:1:2:1: CONST 0x558869b81da0 <e4233> {e33} @dt=0x558869b81f50@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x558869b825e0 <e22494#> {e33} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x558869b82520 <e22503#> {e33} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d29310 <e22495#> {e33} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d29430 <e22496#> {e33} @dt=0x558869b72fa0@(nw5)  shift_amount [RV] <- VAR 0x558869b734a0 <e22163#> {e14} @dt=0x558869b72fa0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558869d29550 <e22493#> {e33} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b83190 <e4260> {e34}
    1:2:2:1:2:1: CONST 0x558869b82890 <e4249> {e34} @dt=0x558869b81f50@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x558869b830d0 <e22505#> {e34} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558869b83010 <e22514#> {e34} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d29670 <e22506#> {e34} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d29790 <e22507#> {e34} @dt=0x558869b72fa0@(nw5)  shift_amount [RV] <- VAR 0x558869b734a0 <e22163#> {e14} @dt=0x558869b72fa0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558869d298b0 <e22504#> {e34} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b83c80 <e4277> {e35}
    1:2:2:1:2:1: CONST 0x558869b83380 <e4266> {e35} @dt=0x558869b81f50@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x558869b83bc0 <e22516#> {e35} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558869d85330 <e22533#> {e35} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d299d0 <e22529#> {e35} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d29af0 <e22530#> {e35} @dt=0x558869b72fa0@(nw5)  shift_amount [RV] <- VAR 0x558869b734a0 <e22163#> {e14} @dt=0x558869b72fa0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558869d29c10 <e22515#> {e35} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b85070 <e4310> {e36}
    1:2:2:1:2:1: CONST 0x558869b83e70 <e4283> {e36} @dt=0x558869b81f50@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x558869b84fb0 <e22535#> {e36} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x558869b84ef0 <e22584#> {e36} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d29d30 <e22536#> {e36} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558869d85640 <e22558#> {e36} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558869d29e50 <e22549#> {e36} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558869d858d0 <e22577#> {e36} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558869d853f0 <e22551#> {e36} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x558869d29f70 <e22534#> {e36} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b86460 <e4343> {e37}
    1:2:2:1:2:1: CONST 0x558869b85260 <e4316> {e37} @dt=0x558869b81f50@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x558869b863a0 <e22586#> {e37} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558869b862e0 <e22635#> {e37} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d17860 <e22587#> {e37} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558869d85e50 <e22609#> {e37} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558869d17980 <e22600#> {e37} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558869d860e0 <e22628#> {e37} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558869d85c00 <e22602#> {e37} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x558869d17aa0 <e22585#> {e37} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b87850 <e4376> {e38}
    1:2:2:1:2:1: CONST 0x558869b86650 <e4349> {e38} @dt=0x558869b81f50@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x558869b87790 <e22637#> {e38} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x558869d86c20 <e22694#> {e38} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d17bc0 <e22690#> {e38} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558869d86660 <e22691#> {e38} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558869d17ce0 <e22651#> {e38} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558869d868f0 <e22679#> {e38} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558869d86410 <e22653#> {e38} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x558869d17e00 <e22636#> {e38} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b880f0 <e4389> {e39}
    1:2:2:1:2:1: CONST 0x558869b87a40 <e4382> {e39} @dt=0x558869b81f50@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x558869b88030 <e22696#> {e39} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d17f20 <e22697#> {e39} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d18040 <e22695#> {e39} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b88990 <e4402> {e40}
    1:2:2:1:2:1: CONST 0x558869b882e0 <e4395> {e40} @dt=0x558869b81f50@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x558869b888d0 <e22699#> {e40} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d18160 <e22700#> {e40} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d18280 <e22698#> {e40} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b89230 <e4415> {e41}
    1:2:2:1:2:1: CONST 0x558869b88b80 <e4408> {e41} @dt=0x558869b81f50@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x558869b89170 <e22702#> {e41} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d183a0 <e22703#> {e41} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d184c0 <e22701#> {e41} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b89ad0 <e4428> {e42}
    1:2:2:1:2:1: CONST 0x558869b89420 <e4421> {e42} @dt=0x558869b81f50@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x558869b89a10 <e22705#> {e42} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d185e0 <e22706#> {e42} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d18700 <e22704#> {e42} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b8a370 <e4441> {e43}
    1:2:2:1:2:1: CONST 0x558869b89cc0 <e4434> {e43} @dt=0x558869b81f50@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x558869b8a2b0 <e22708#> {e43} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d2c0a0 <e22709#> {e43} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2c1c0 <e22707#> {e43} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b8ac10 <e4454> {e44}
    1:2:2:1:2:1: CONST 0x558869b8a560 <e4447> {e44} @dt=0x558869b81f50@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x558869b8ab50 <e22711#> {e44} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d2c2e0 <e22712#> {e44} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2c400 <e22710#> {e44} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b8bb10 <e4475> {e45}
    1:2:2:1:2:1: CONST 0x558869b8ae00 <e4460> {e45} @dt=0x558869b81f50@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x558869b8ba50 <e22714#> {e45} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1: MULS 0x558869d87060 <e22742#> {e45} @dt=0x558869d86ce0@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2c520 <e24758#> {e45} @dt=0x558869d86ce0@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x558869b745e0 <e22171#> {e15} @dt=0x558869b74120@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x558869d2c640 <e24762#> {e45} @dt=0x558869d86ce0@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x558869b75760 <e22179#> {e16} @dt=0x558869b752a0@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x558869d2c760 <e22713#> {e45} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558869b8c6c0 <e4492> {e46}
    1:2:2:1:2:1: CONST 0x558869b8bce0 <e4481> {e46} @dt=0x558869b81f50@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x558869b8c600 <e22744#> {e46} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1: MUL 0x558869b8c540 <e22752#> {e46} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2c880 <e22745#> {e46} @dt=0x558869b762c0@(nw64)  extended_input_1 [RV] <- VAR 0x558869b76740 <e22187#> {e17} @dt=0x558869b762c0@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x558869d2c9a0 <e22746#> {e46} @dt=0x558869b77180@(nw64)  extended_input_2 [RV] <- VAR 0x558869b77640 <e22195#> {e18} @dt=0x558869b77180@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x558869d2cac0 <e22743#> {e46} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558869b90380 <e4606> {e47}
    1:2:2:1:2:1: CONST 0x558869b8c890 <e4498> {e47} @dt=0x558869b81f50@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x558869b8cc70 <e4499> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869b8e580 <e22754#> {e48} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x558869b8e150 <e22793#> {e48} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x558869b8e050 <e22788#> {e48} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x558869d874a0 <e22779#> {e48} @dt=0x558869c9fc60@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x558869d2cbe0 <e24766#> {e48} @dt=0x558869c9fc60@(G/sw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x558869d2cd00 <e24770#> {e48} @dt=0x558869c9fc60@(G/sw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x558869b8de70 <e4532> {e48} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x558869b8db60 <e4523> {e48} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x558869b8d760 <e4524> {e48} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x558869b8e210 <e4541> {e48} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d2ce20 <e22753#> {e48} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x558869b90150 <e22795#> {e49} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x558869b90090 <e22841#> {e49} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d2cf40 <e22796#> {e49} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x558869b8fc60 <e22835#> {e49} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x558869b8fb60 <e22830#> {e49} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x558869b8f2d0 <e4582> {e49} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x558869b8efc0 <e4565> {e49} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x558869b8ebc0 <e4566> {e49} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x558869d87b80 <e22825#> {e49} @dt=0x558869c9fc60@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x558869d2d060 <e24774#> {e49} @dt=0x558869c9fc60@(G/sw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x558869d2d180 <e24778#> {e49} @dt=0x558869c9fc60@(G/sw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558869b8fd20 <e4592> {e49} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d2d2a0 <e22794#> {e49} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558869b939b0 <e4712> {e51}
    1:2:2:1:2:1: CONST 0x558869b90440 <e4612> {e51} @dt=0x558869b81f50@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x558869b90850 <e4613> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869b91eb0 <e22843#> {e52} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x558869b91a80 <e22864#> {e52} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x558869b91980 <e22859#> {e52} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x558869b90e80 <e22850#> {e52} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x558869d2d3c0 <e22844#> {e52} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x558869d2d4e0 <e22845#> {e52} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x558869b917a0 <e4642> {e52} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x558869b91490 <e4633> {e52} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x558869b91090 <e4634> {e52} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x558869b91b40 <e4651> {e52} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d2d600 <e22842#> {e52} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x558869b93780 <e22866#> {e53} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x558869b936c0 <e22894#> {e53} @dt=0x558869b78300@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d2d720 <e22867#> {e53} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x558869b93290 <e22888#> {e53} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x558869b93190 <e22883#> {e53} @dt=0x558869b817e0@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x558869b92c00 <e4688> {e53} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x558869b928f0 <e4675> {e53} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x558869b924f0 <e4676> {e53} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x558869b930d0 <e22878#> {e53} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x558869d2d840 <e22872#> {e53} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x558869d2d960 <e22873#> {e53} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558869b93350 <e4698> {e53} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d2da80 <e22865#> {e53} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [LV] => VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558869b94670 <e4733> {e55}
    1:2:2:1:2:1: CONST 0x558869b93a70 <e4718> {e55} @dt=0x558869b81f50@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x558869b945b0 <e22896#> {e55} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: ADD 0x558869b944f0 <e22913#> {e55} @dt=0x558869c9fc60@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2dba0 <e24782#> {e55} @dt=0x558869c9fc60@(G/sw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d2dcc0 <e24786#> {e55} @dt=0x558869c9fc60@(G/sw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2dde0 <e22895#> {e55} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b95160 <e4750> {e56}
    1:2:2:1:2:1: CONST 0x558869b94860 <e4739> {e56} @dt=0x558869b81f50@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x558869b950a0 <e22919#> {e56} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: ADD 0x558869b94fe0 <e22927#> {e56} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2df00 <e22920#> {e56} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d2e020 <e22921#> {e56} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2e140 <e22918#> {e56} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b95f50 <e4771> {e57}
    1:2:2:1:2:1: CONST 0x558869b95350 <e4756> {e57} @dt=0x558869b81f50@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x558869b95e90 <e22929#> {e57} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SUB 0x558869b95dd0 <e22946#> {e57} @dt=0x558869c9fc60@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2e260 <e24790#> {e57} @dt=0x558869c9fc60@(G/sw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d2e380 <e24794#> {e57} @dt=0x558869c9fc60@(G/sw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2e4a0 <e22928#> {e57} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b96a40 <e4788> {e58}
    1:2:2:1:2:1: CONST 0x558869b96140 <e4777> {e58} @dt=0x558869b81f50@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x558869b96980 <e22952#> {e58} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: SUB 0x558869b968c0 <e22960#> {e58} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2e5c0 <e22953#> {e58} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d2e6e0 <e22954#> {e58} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2e800 <e22951#> {e58} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b97530 <e4805> {e59}
    1:2:2:1:2:1: CONST 0x558869b96c30 <e4794> {e59} @dt=0x558869b81f50@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x558869b97470 <e22962#> {e59} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: AND 0x558869b973b0 <e22970#> {e59} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2e920 <e22963#> {e59} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d2ea40 <e22964#> {e59} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2eb60 <e22961#> {e59} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b98020 <e4822> {e60}
    1:2:2:1:2:1: CONST 0x558869b97720 <e4811> {e60} @dt=0x558869b81f50@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x558869b97f60 <e22972#> {e60} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: OR 0x558869b97ea0 <e22980#> {e60} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2ec80 <e22973#> {e60} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d2eda0 <e22974#> {e60} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2eec0 <e22971#> {e60} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b98b10 <e4839> {e61}
    1:2:2:1:2:1: CONST 0x558869b98210 <e4828> {e61} @dt=0x558869b81f50@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x558869b98a50 <e22982#> {e61} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: XNOR 0x558869b98990 <e22990#> {e61} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x558869d2efe0 <e22983#> {e61} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d2f100 <e22984#> {e61} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2f220 <e22981#> {e61} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b99780 <e4858> {e62}
    1:2:2:1:2:1: CONST 0x558869b98d00 <e4845> {e62} @dt=0x558869b81f50@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x558869b996c0 <e22992#> {e62} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: NOT 0x558869b99600 <e23001#> {e62} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: OR 0x558869b99500 <e23002#> {e62} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d2f340 <e22993#> {e62} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558869d2f460 <e22994#> {e62} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2f580 <e22991#> {e62} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b9c610 <e4952> {e63}
    1:2:2:1:2:1: CONST 0x558869b99970 <e4864> {e63} @dt=0x558869b81f50@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x558869b9c550 <e23004#> {e63} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: COND 0x558869b9c490 <e23049#> {e63} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x558869d894c0 <e23024#> {e63} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d2f6a0 <e24798#> {e63} @dt=0x558869c9fc60@(G/sw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558869d2f7c0 <e24802#> {e63} @dt=0x558869c9fc60@(G/sw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x558869b9b600 <e4945> {e63} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x558869b9b420 <e4916> {e63} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x558869b9adf0 <e4902> {e63} @dt=0x558869b9aeb0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x558869b9aae0 <e4889> {e63} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x558869b9a6e0 <e4890> {e63} @dt=0x558869abd9a0@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x558869b9b150 <e4903> {e63} @dt=0x558869b24440@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x558869b9b6c0 <e4917> {e63} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x558869b9c2b0 <e4946> {e63} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x558869b9bfa0 <e4936> {e63} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x558869b9bba0 <e4937> {e63} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x558869d2f8e0 <e23003#> {e63} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b9f150 <e5043> {e64}
    1:2:2:1:2:1: CONST 0x558869b9c800 <e4958> {e64} @dt=0x558869b81f50@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x558869b9f090 <e23051#> {e64} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: COND 0x558869b9efd0 <e23078#> {e64} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1:1: LT 0x558869b9cfc0 <e5035> {e64} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d2fa00 <e23052#> {e64} @dt=0x558869b6d480@(nw32)  input_1 [RV] <- VAR 0x558869b6d980 <e22123#> {e5} @dt=0x558869b6d480@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558869d2fb20 <e23053#> {e64} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x558869b9e140 <e5036> {e64} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x558869b9df60 <e5007> {e64} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x558869b9d980 <e4993> {e64} @dt=0x558869b9aeb0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x558869b9d670 <e4979> {e64} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x558869b9d270 <e4980> {e64} @dt=0x558869abd9a0@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x558869b9dc90 <e4994> {e64} @dt=0x558869b24440@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x558869b9e200 <e5008> {e64} @dt=0x558869b24d30@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x558869b9edf0 <e5037> {e64} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x558869b9eae0 <e5027> {e64} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x558869b9e6e0 <e5028> {e64} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x558869d2fc40 <e23050#> {e64} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b9f9f0 <e5056> {e65}
    1:2:2:1:2:1: CONST 0x558869b9f340 <e5049> {e65} @dt=0x558869b81f50@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x558869b9f930 <e23080#> {e65} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d2fd60 <e23081#> {e65} @dt=0x558869b6e6c0@(nw32)  input_2 [RV] <- VAR 0x558869b6ebc0 <e22131#> {e6} @dt=0x558869b6e6c0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d2fe80 <e23079#> {e65} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869ba07e0 <e5082> {e66}
    1:2:2:1:2:2: ASSIGN 0x558869ba0720 <e23083#> {e66} @dt=0x558869b6f940@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x558869ba0540 <e5079> {e66} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x558869ba0230 <e5071> {e66} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x558869b9fe30 <e5072> {e66} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x558869d2ffa0 <e23082#> {e66} @dt=0x558869b6f940@(nw32)  ALU_output [LV] => VAR 0x558869b6fe40 <e22139#> {e8} @dt=0x558869b6f940@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869ba16b0 <e23093#> {e68} @dt=0x558869b70b80@(nw32)
    1:2:2:1:1: SEL 0x558869d8a410 <e23115#> {e68} @dt=0x558869b24d30@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x558869d300c0 <e23106#> {e68} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x558869d8a6a0 <e23133#> {e68} @dt=0x558869d8a5c0@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x558869d8a1c0 <e23108#> {e68} @dt=0x558869d82900@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x558869d301e0 <e23092#> {e68} @dt=0x558869b70b80@(nw32)  ALU_HI_output [LV] => VAR 0x558869b71080 <e22147#> {e9} @dt=0x558869b70b80@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869ba23d0 <e23139#> {e69} @dt=0x558869b71e20@(nw32)
    1:2:2:1:1: SEL 0x558869d8ac20 <e23161#> {e69} @dt=0x558869b24d30@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x558869d30300 <e23152#> {e69} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x558869b787c0 <e22203#> {e19} @dt=0x558869b78300@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x558869d8aeb0 <e23180#> {e69} @dt=0x558869d8a5c0@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x558869d8a9d0 <e23154#> {e69} @dt=0x558869d82900@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x558869d30420 <e23138#> {e69} @dt=0x558869b71e20@(nw32)  ALU_LO_output [LV] => VAR 0x558869b72300 <e22155#> {e10} @dt=0x558869b71e20@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x558869bab870 <e12625> {f1}  Control_Unit  L3
    1:2: VAR 0x558869bb1100 <e20366#> {f3} @dt=0x558869bae680@(nw32)  instruction INPUT PORT
    1:2: VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2: VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2: VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2: VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2: VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2: VAR 0x558869bb7fe0 <e20425#> {f19} @dt=0x558869bb7ae0@(nw6)  op VAR
    1:2: VAR 0x558869bb8d80 <e20433#> {f20} @dt=0x558869bb8900@(nw5)  rt VAR
    1:2: VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2: ALWAYS 0x558869bf6000 <e7014> {f23} [always_comb]
    1:2:2: BEGIN 0x558869bb9ee0 <e5402> {f23} [UNNAMED]
    1:2:2:1: ASSIGN 0x558869bbaaf0 <e20448#> {f24} @dt=0x558869bb7ae0@(nw6)
    1:2:2:1:1: SEL 0x558869c08680 <e20469#> {f24} @dt=0x558869b81f50@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558869d1d190 <e20460#> {f24} @dt=0x558869bae680@(nw32)  instruction [RV] <- VAR 0x558869bb1100 <e20366#> {f3} @dt=0x558869bae680@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558869d6d3d0 <e20488#> {f24} @dt=0x558869d66420@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x558869d6cfc0 <e20462#> {f24} @dt=0x558869d6d130@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x558869d1d2b0 <e20447#> {f24} @dt=0x558869bb7ae0@(nw6)  op [LV] => VAR 0x558869bb7fe0 <e20425#> {f19} @dt=0x558869bb7ae0@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x558869bbb670 <e20494#> {f25} @dt=0x558869bb8900@(nw5)
    1:2:2:1:1: SEL 0x558869d6d950 <e20516#> {f25} @dt=0x558869b40730@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558869d1d3d0 <e20507#> {f25} @dt=0x558869bae680@(nw32)  instruction [RV] <- VAR 0x558869bb1100 <e20366#> {f3} @dt=0x558869bae680@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558869d6dbe0 <e20535#> {f25} @dt=0x558869d66420@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x558869d6d700 <e20509#> {f25} @dt=0x558869d6d130@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x558869d1d4f0 <e20493#> {f25} @dt=0x558869bb8900@(nw5)  rt [LV] => VAR 0x558869bb8d80 <e20433#> {f20} @dt=0x558869bb8900@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x558869bbc1f0 <e20541#> {f26} @dt=0x558869bb9820@(nw6)
    1:2:2:1:1: SEL 0x558869d6e160 <e20563#> {f26} @dt=0x558869b81f50@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558869d1d610 <e20554#> {f26} @dt=0x558869bae680@(nw32)  instruction [RV] <- VAR 0x558869bb1100 <e20366#> {f3} @dt=0x558869bae680@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558869d6e3f0 <e20582#> {f26} @dt=0x558869d66420@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x558869d6df10 <e20556#> {f26} @dt=0x558869d6d130@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x558869d1d730 <e20540#> {f26} @dt=0x558869bb9820@(nw6)  funct [LV] => VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1: CASE 0x558869baf6c0 <e7012> {f27}
    1:2:2:1:1: VARREF 0x558869d1d850 <e20587#> {f27} @dt=0x558869bb7ae0@(nw6)  op [RV] <- VAR 0x558869bb7fe0 <e20425#> {f19} @dt=0x558869bb7ae0@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x558869bc2ee0 <e5669> {f28}
    1:2:2:1:2:1: CONST 0x558869bbc580 <e5476> {f28} @dt=0x558869b81f50@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x558869bbc890 <e5477> {f28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bbcec0 <e20589#> {f29} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d6e800 <e20602#> {f29} @dt=0x558869bb1360@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d1d970 <e20588#> {f29} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bbd460 <e20604#> {f30} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d6eb30 <e20617#> {f30} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1da90 <e20603#> {f30} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bbda00 <e20619#> {f31} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d6ee60 <e20632#> {f31} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1dbb0 <e20618#> {f31} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bbdfa0 <e20634#> {f32} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d6f190 <e20647#> {f32} @dt=0x558869bb2680@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1dcd0 <e20633#> {f32} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bbe540 <e20649#> {f33} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d6f4c0 <e20662#> {f33} @dt=0x558869bb3720@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d1ddf0 <e20648#> {f33} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bbeae0 <e20664#> {f34} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d6f7f0 <e20677#> {f34} @dt=0x558869bb40a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1df10 <e20663#> {f34} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc0860 <e20679#> {f35} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x558869bc0760 <e5601> {f35} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x558869bc0080 <e5597> {f35} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x558869bbf9a0 <e5582> {f35} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x558869bbf2c0 <e5567> {f35} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x558869d1e030 <e20680#> {f35} @dt=0x558869bb9820@(nw6)  funct [RV] <- VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x558869bbeff0 <e5553> {f35} @dt=0x558869b81f50@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x558869bbf8e0 <e5568> {f35} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x558869d1e150 <e20685#> {f35} @dt=0x558869bb9820@(nw6)  funct [RV] <- VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x558869bbf610 <e5564> {f35} @dt=0x558869b81f50@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x558869bbffc0 <e5583> {f35} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x558869d1e270 <e20690#> {f35} @dt=0x558869bb9820@(nw6)  funct [RV] <- VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x558869bbfcf0 <e5579> {f35} @dt=0x558869b81f50@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x558869bc06a0 <e5598> {f35} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558869d1e390 <e20695#> {f35} @dt=0x558869bb9820@(nw6)  funct [RV] <- VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x558869bc03d0 <e5594> {f35} @dt=0x558869b81f50@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x558869d1e4b0 <e20678#> {f35} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc0c80 <e20701#> {f36} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d1e5d0 <e20702#> {f36} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d1e6f0 <e20700#> {f36} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc1000 <e20704#> {f37} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: VARREF 0x558869d1e810 <e20705#> {f37} @dt=0x558869bb9820@(nw6)  funct [RV] <- VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x558869d1e930 <e20703#> {f37} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc2010 <e20707#> {f38} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x558869bc1f10 <e5644> {f38} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x558869bc1800 <e5640> {f38} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x558869d1ea50 <e20708#> {f38} @dt=0x558869bb9820@(nw6)  funct [RV] <- VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x558869bc1530 <e5626> {f38} @dt=0x558869b81f50@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x558869bc1e50 <e5641> {f38} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558869d1eb70 <e20713#> {f38} @dt=0x558869bb9820@(nw6)  funct [RV] <- VAR 0x558869bb9ca0 <e20441#> {f21} @dt=0x558869bb9820@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x558869bc1b80 <e5637> {f38} @dt=0x558869b81f50@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x558869d1ec90 <e20706#> {f38} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc2660 <e20719#> {f39} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d70060 <e20732#> {f39} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1edb0 <e20718#> {f39} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc2cb0 <e20734#> {f40} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d70390 <e20747#> {f40} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1eed0 <e20733#> {f40} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bc8c10 <e5824> {f43}
    1:2:2:1:2:1: CONST 0x558869bc2fa0 <e5675> {f43} @dt=0x558869b81f50@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x558869bc32f0 <e5676> {f43} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bc43b0 <e20749#> {f44} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x558869bc42b0 <e5705> {f44} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x558869bc3ba0 <e5701> {f44} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x558869d1eff0 <e20750#> {f44} @dt=0x558869bb8900@(nw5)  rt [RV] <- VAR 0x558869bb8d80 <e20433#> {f20} @dt=0x558869bb8900@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x558869bc38d0 <e5687> {f44} @dt=0x558869b40730@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:2: EQ 0x558869bc41f0 <e5702> {f44} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558869d1f110 <e20755#> {f44} @dt=0x558869bb8900@(nw5)  rt [RV] <- VAR 0x558869bb8d80 <e20433#> {f20} @dt=0x558869bb8900@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x558869bc3f20 <e5698> {f44} @dt=0x558869b40730@(G/w5)  5'h10
    1:2:2:1:2:2:1:2: VARREF 0x558869d1f230 <e20748#> {f44} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc4a40 <e20761#> {f45} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d70880 <e20774#> {f45} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1f350 <e20760#> {f45} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc5090 <e20776#> {f46} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d70bb0 <e20789#> {f46} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1f470 <e20775#> {f46} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc56e0 <e20791#> {f47} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869bc5410 <e5737> {f47} @dt=0x558869b48860@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x558869d1f590 <e20790#> {f47} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc5d70 <e20793#> {f48} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869bc5aa0 <e5748> {f48} @dt=0x558869b48860@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x558869d1f6b0 <e20792#> {f48} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc63c0 <e20795#> {f49} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d70ee0 <e20808#> {f49} @dt=0x558869bb40a0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d1f7d0 <e20794#> {f49} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc6a50 <e20810#> {f50} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d71210 <e20823#> {f50} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1f8f0 <e20809#> {f50} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc6ed0 <e20825#> {f51} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d1fa10 <e20826#> {f51} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d1fb30 <e20824#> {f51} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc75a0 <e20828#> {f52} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869bc72d0 <e5787> {f52} @dt=0x558869b81f50@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558869d1fc50 <e20827#> {f52} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc7c50 <e20830#> {f53} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d71540 <e20843#> {f53} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1fd70 <e20829#> {f53} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc82a0 <e20845#> {f54} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d71870 <e20858#> {f54} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1fe90 <e20844#> {f54} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc88f0 <e20860#> {f55} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d71ba0 <e20873#> {f55} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1ffb0 <e20859#> {f55} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bcdda0 <e5959> {f64}
    1:2:2:1:2:1: CONST 0x558869bc8cd0 <e5830> {f64} @dt=0x558869b81f50@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x558869bc9020 <e5831> {f64} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bc96d0 <e20875#> {f65} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d71ed0 <e20888#> {f65} @dt=0x558869bb1360@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d200d0 <e20874#> {f65} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bc9d60 <e20890#> {f66} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d72200 <e20903#> {f66} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d201f0 <e20889#> {f66} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bca3b0 <e20905#> {f67} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d72530 <e20918#> {f67} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20310 <e20904#> {f67} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcaa00 <e20920#> {f68} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d72860 <e20933#> {f68} @dt=0x558869bb2680@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20430 <e20919#> {f68} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcb090 <e20935#> {f69} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d72b90 <e20948#> {f69} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20550 <e20934#> {f69} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcb6e0 <e20950#> {f70} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d72ec0 <e20963#> {f70} @dt=0x558869bb40a0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d20670 <e20949#> {f70} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcbd70 <e20965#> {f71} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d731f0 <e20978#> {f71} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20790 <e20964#> {f71} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcc1f0 <e20980#> {f72} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d208b0 <e20981#> {f72} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d209d0 <e20979#> {f72} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcc820 <e20983#> {f73} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869bcc550 <e5922> {f73} @dt=0x558869b81f50@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558869d20af0 <e20982#> {f73} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcced0 <e20985#> {f74} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d73520 <e20998#> {f74} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20c10 <e20984#> {f74} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcd520 <e21000#> {f75} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d73850 <e21013#> {f75} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20d30 <e20999#> {f75} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcdb70 <e21015#> {f76} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d73b80 <e21028#> {f76} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20e50 <e21014#> {f76} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bd2f60 <e6094> {f79}
    1:2:2:1:2:1: CONST 0x558869bcde60 <e5965> {f79} @dt=0x558869b81f50@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x558869bce1b0 <e5966> {f79} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bce890 <e21030#> {f80} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d73eb0 <e21043#> {f80} @dt=0x558869bb1360@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d20f70 <e21029#> {f80} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcef20 <e21045#> {f81} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d741e0 <e21058#> {f81} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d21090 <e21044#> {f81} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcf570 <e21060#> {f82} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d74510 <e21073#> {f82} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d211b0 <e21059#> {f82} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bcfbc0 <e21075#> {f83} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d74840 <e21088#> {f83} @dt=0x558869bb2680@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d212d0 <e21074#> {f83} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd0250 <e21090#> {f84} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d74b70 <e21103#> {f84} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d213f0 <e21089#> {f84} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd08a0 <e21105#> {f85} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d74ea0 <e21118#> {f85} @dt=0x558869bb40a0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d21510 <e21104#> {f85} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd0f30 <e21120#> {f86} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d751d0 <e21133#> {f86} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d21630 <e21119#> {f86} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd13b0 <e21135#> {f87} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d21750 <e21136#> {f87} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d21870 <e21134#> {f87} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd19e0 <e21138#> {f88} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869bd1710 <e6057> {f88} @dt=0x558869b81f50@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558869d21990 <e21137#> {f88} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd2090 <e21140#> {f89} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d75500 <e21153#> {f89} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d21ab0 <e21139#> {f89} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd26e0 <e21155#> {f90} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d75830 <e21168#> {f90} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d21bd0 <e21154#> {f90} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd2d30 <e21170#> {f91} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d75b60 <e21183#> {f91} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d21cf0 <e21169#> {f91} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bd8170 <e6229> {f95}
    1:2:2:1:2:1: CONST 0x558869bd3020 <e6100> {f95} @dt=0x558869b81f50@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x558869bd3370 <e6101> {f95} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bd3a50 <e21185#> {f96} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d75e90 <e21198#> {f96} @dt=0x558869bb1360@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d21e10 <e21184#> {f96} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd40e0 <e21200#> {f97} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d761c0 <e21213#> {f97} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d21f30 <e21199#> {f97} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd4730 <e21215#> {f98} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d764f0 <e21228#> {f98} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22050 <e21214#> {f98} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd4d80 <e21230#> {f99} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d76820 <e21243#> {f99} @dt=0x558869bb2680@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22170 <e21229#> {f99} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd5410 <e21245#> {f100} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d76b50 <e21258#> {f100} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22290 <e21244#> {f100} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd5a60 <e21260#> {f101} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d76e80 <e21273#> {f101} @dt=0x558869bb40a0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d223b0 <e21259#> {f101} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd60f0 <e21275#> {f102} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d771b0 <e21288#> {f102} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d224d0 <e21274#> {f102} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd6570 <e21290#> {f103} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d225f0 <e21291#> {f103} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d22710 <e21289#> {f103} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd6ba0 <e21293#> {f104} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869bd68d0 <e6192> {f104} @dt=0x558869b81f50@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558869d22830 <e21292#> {f104} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd72a0 <e21295#> {f105} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d774e0 <e21308#> {f105} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22950 <e21294#> {f105} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd78f0 <e21310#> {f106} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d77810 <e21323#> {f106} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22a70 <e21309#> {f106} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd7f40 <e21325#> {f107} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d77b40 <e21338#> {f107} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22b90 <e21324#> {f107} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bdd3f0 <e6364> {f109}
    1:2:2:1:2:1: CONST 0x558869bd8230 <e6235> {f109} @dt=0x558869b81f50@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x558869bd8580 <e6236> {f109} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bd8c60 <e21340#> {f110} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d77e70 <e21353#> {f110} @dt=0x558869bb1360@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22cb0 <e21339#> {f110} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd92f0 <e21355#> {f111} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d781a0 <e21368#> {f111} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22dd0 <e21354#> {f111} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd9940 <e21370#> {f112} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d784d0 <e21383#> {f112} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d22ef0 <e21369#> {f112} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bd9f90 <e21385#> {f113} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d78800 <e21398#> {f113} @dt=0x558869bb2680@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23010 <e21384#> {f113} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bda620 <e21400#> {f114} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d78b30 <e21413#> {f114} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23130 <e21399#> {f114} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdac70 <e21415#> {f115} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d78e60 <e21428#> {f115} @dt=0x558869bb40a0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d23250 <e21414#> {f115} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdb300 <e21430#> {f116} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d79190 <e21443#> {f116} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23370 <e21429#> {f116} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdb780 <e21445#> {f117} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d23490 <e21446#> {f117} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d235b0 <e21444#> {f117} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdbdb0 <e21448#> {f118} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869bdbae0 <e6327> {f118} @dt=0x558869b81f50@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558869d236d0 <e21447#> {f118} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdc4b0 <e21450#> {f119} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d794c0 <e21463#> {f119} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d237f0 <e21449#> {f119} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdcb00 <e21465#> {f120} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d797f0 <e21478#> {f120} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23910 <e21464#> {f120} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdd150 <e21480#> {f121} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d79b20 <e21493#> {f121} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23a30 <e21479#> {f121} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869be2680 <e6499> {f126}
    1:2:2:1:2:1: CONST 0x558869bdd4b0 <e6370> {f126} @dt=0x558869b81f50@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x558869bdd800 <e6371> {f126} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bddeb0 <e21495#> {f127} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d79e50 <e21508#> {f127} @dt=0x558869bb1360@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d23b50 <e21494#> {f127} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bde540 <e21510#> {f128} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7a180 <e21523#> {f128} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23c70 <e21509#> {f128} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdeb90 <e21525#> {f129} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7a4b0 <e21538#> {f129} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23d90 <e21524#> {f129} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdf1e0 <e21540#> {f130} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d7a7e0 <e21553#> {f130} @dt=0x558869bb2680@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d23eb0 <e21539#> {f130} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdf870 <e21555#> {f131} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d7ab10 <e21568#> {f131} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d23fd0 <e21554#> {f131} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bdfec0 <e21570#> {f132} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7ae40 <e21583#> {f132} @dt=0x558869bb40a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d240f0 <e21569#> {f132} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be0550 <e21585#> {f133} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7b170 <e21598#> {f133} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d24210 <e21584#> {f133} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be09d0 <e21600#> {f134} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d24330 <e21601#> {f134} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d24450 <e21599#> {f134} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be1000 <e21603#> {f135} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869be0d30 <e6462> {f135} @dt=0x558869b81f50@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558869d24570 <e21602#> {f135} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be1700 <e21605#> {f136} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7b4a0 <e21618#> {f136} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d24690 <e21604#> {f136} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be1d50 <e21620#> {f137} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7b7d0 <e21633#> {f137} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d247b0 <e21619#> {f137} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be23a0 <e21635#> {f138} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7bb00 <e21648#> {f138} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d248d0 <e21634#> {f138} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869be7910 <e6634> {f147}
    1:2:2:1:2:1: CONST 0x558869be2740 <e6505> {f147} @dt=0x558869b81f50@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x558869be2a90 <e6506> {f147} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869be3140 <e21650#> {f148} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7be30 <e21663#> {f148} @dt=0x558869bb1360@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d249f0 <e21649#> {f148} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be37d0 <e21665#> {f149} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7c160 <e21678#> {f149} @dt=0x558869bb1780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d24b10 <e21664#> {f149} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be3e20 <e21680#> {f150} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7c490 <e21693#> {f150} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d24c30 <e21679#> {f150} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be4470 <e21695#> {f151} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d7c7c0 <e21708#> {f151} @dt=0x558869bb2680@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d24d50 <e21694#> {f151} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be4b00 <e21710#> {f152} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d7caf0 <e21723#> {f152} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d24e70 <e21709#> {f152} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be5150 <e21725#> {f153} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7ce20 <e21738#> {f153} @dt=0x558869bb40a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d24f90 <e21724#> {f153} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be57e0 <e21740#> {f154} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7d150 <e21753#> {f154} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d250b0 <e21739#> {f154} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be5c60 <e21755#> {f155} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d251d0 <e21756#> {f155} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d252f0 <e21754#> {f155} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be6290 <e21758#> {f156} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869be5fc0 <e6597> {f156} @dt=0x558869b81f50@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558869d25410 <e21757#> {f156} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be6990 <e21760#> {f157} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7d480 <e21773#> {f157} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d25530 <e21759#> {f157} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be6fe0 <e21775#> {f158} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7d7b0 <e21788#> {f158} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d25650 <e21774#> {f158} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be7630 <e21790#> {f159} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7dae0 <e21803#> {f159} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d25770 <e21789#> {f159} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bebf00 <e6747> {f166}
    1:2:2:1:2:1: CONST 0x558869be79d0 <e6640> {f166} @dt=0x558869b81f50@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x558869be7d20 <e6641> {f166} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869be83d0 <e21805#> {f167} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7de10 <e21818#> {f167} @dt=0x558869bb1360@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d25890 <e21804#> {f167} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be8a60 <e21820#> {f168} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7e140 <e21833#> {f168} @dt=0x558869bb1780@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d259b0 <e21819#> {f168} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be90b0 <e21835#> {f169} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7e470 <e21848#> {f169} @dt=0x558869bb1ba0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d25ad0 <e21834#> {f169} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be9700 <e21850#> {f170} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d7e7a0 <e21863#> {f170} @dt=0x558869bb2680@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d25bf0 <e21849#> {f170} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869be9d90 <e21865#> {f171} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d7ead0 <e21878#> {f171} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d25d10 <e21864#> {f171} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bea3e0 <e21880#> {f172} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7ee00 <e21893#> {f172} @dt=0x558869bb40a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d25e30 <e21879#> {f172} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869beaa70 <e21895#> {f173} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7f130 <e21908#> {f173} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d25f50 <e21894#> {f173} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869beaef0 <e21910#> {f174} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d26070 <e21911#> {f174} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d26190 <e21909#> {f174} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869beb520 <e21913#> {f175} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869beb250 <e6732> {f175} @dt=0x558869b81f50@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558869d262b0 <e21912#> {f175} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bebc20 <e21915#> {f176} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7f460 <e21928#> {f176} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d263d0 <e21914#> {f176} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bf1060 <e6882> {f184}
    1:2:2:1:2:1: CONST 0x558869bebfc0 <e6753> {f184} @dt=0x558869b81f50@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x558869bec310 <e6754> {f184} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bec9c0 <e21930#> {f185} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7f790 <e21943#> {f185} @dt=0x558869bb1360@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d264f0 <e21929#> {f185} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bed050 <e21945#> {f186} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7fac0 <e21958#> {f186} @dt=0x558869bb1780@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d26610 <e21944#> {f186} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bed6a0 <e21960#> {f187} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d7fdf0 <e21973#> {f187} @dt=0x558869bb1ba0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d26730 <e21959#> {f187} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bedcf0 <e21975#> {f188} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d80120 <e21988#> {f188} @dt=0x558869bb2680@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x558869d26850 <e21974#> {f188} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bee380 <e21990#> {f189} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869d80450 <e22003#> {f189} @dt=0x558869bb3720@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d26970 <e21989#> {f189} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bee9d0 <e22005#> {f190} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d80780 <e22018#> {f190} @dt=0x558869bb40a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d26a90 <e22004#> {f190} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bef060 <e22020#> {f191} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d80ab0 <e22033#> {f191} @dt=0x558869bb6820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d26bb0 <e22019#> {f191} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bef4e0 <e22035#> {f192} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d26cd0 <e22036#> {f192} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d26df0 <e22034#> {f192} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869befb10 <e22038#> {f193} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869bef840 <e6845> {f193} @dt=0x558869b81f50@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558869d26f10 <e22037#> {f193} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf0210 <e22040#> {f194} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d80de0 <e22053#> {f194} @dt=0x558869bb57e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d27030 <e22039#> {f194} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf0860 <e22055#> {f195} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d81110 <e22068#> {f195} @dt=0x558869bb5d00@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d27150 <e22054#> {f195} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf0eb0 <e22070#> {f196} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d81440 <e22083#> {f196} @dt=0x558869bb6d80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d27270 <e22069#> {f196} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869bf5ec0 <e7011> {f201}
    1:2:2:1:2:2: BEGIN 0x558869bf11e0 <e6883> {f201} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869bf1890 <e22085#> {f202} @dt=0x558869bb1360@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf15c0 <e6892> {f202} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d27390 <e22084#> {f202} @dt=0x558869bb1360@(nw1)  register_write [LV] => VAR 0x558869bb1440 <e20374#> {f5} @dt=0x558869bb1360@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf1f20 <e22087#> {f203} @dt=0x558869bb1780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf1c50 <e6902> {f203} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d274b0 <e22086#> {f203} @dt=0x558869bb1780@(nw1)  memory_to_register [LV] => VAR 0x558869bb1860 <e20377#> {f6} @dt=0x558869bb1780@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf2570 <e22089#> {f204} @dt=0x558869bb1ba0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf22a0 <e6913> {f204} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d275d0 <e22088#> {f204} @dt=0x558869bb1ba0@(nw1)  memory_write [LV] => VAR 0x558869bb1c80 <e20380#> {f7} @dt=0x558869bb1ba0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf2bc0 <e22091#> {f205} @dt=0x558869bb2680@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869bf28f0 <e6924> {f205} @dt=0x558869b48860@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x558869d276f0 <e22090#> {f205} @dt=0x558869bb2680@(nw2)  ALU_src_B [LV] => VAR 0x558869bb2b00 <e20383#> {f8} @dt=0x558869bb2680@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf3250 <e22093#> {f206} @dt=0x558869bb3720@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x558869bf2f80 <e6935> {f206} @dt=0x558869b48860@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x558869d27810 <e22092#> {f206} @dt=0x558869bb3720@(nw2)  register_destination [LV] => VAR 0x558869bb3c20 <e20391#> {f9} @dt=0x558869bb3720@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf38a0 <e22095#> {f207} @dt=0x558869bb40a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf35d0 <e6946> {f207} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d27930 <e22094#> {f207} @dt=0x558869bb40a0@(nw1)  branch [LV] => VAR 0x558869bb4180 <e20399#> {f10} @dt=0x558869bb40a0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf3f30 <e22097#> {f208} @dt=0x558869bb6820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf3c60 <e6957> {f208} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d27a50 <e22096#> {f208} @dt=0x558869bb6820@(nw1)  HI_register_write [LV] => VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf43b0 <e22099#> {f209} @dt=0x558869bb6280@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x558869d27b70 <e22100#> {f209} @dt=0x558869bb6820@(nw1)  HI_register_write [RV] <- VAR 0x558869bb6900 <e20419#> {f15} @dt=0x558869bb6820@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d27c90 <e22098#> {f209} @dt=0x558869bb6280@(nw1)  LO_register_write [LV] => VAR 0x558869bb6360 <e20416#> {f14} @dt=0x558869bb6280@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf49e0 <e22102#> {f210} @dt=0x558869bb4ea0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x558869bf4710 <e6974> {f210} @dt=0x558869b81f50@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x558869d27db0 <e22101#> {f210} @dt=0x558869bb4ea0@(nw6)  ALU_function [LV] => VAR 0x558869bb53a0 <e20402#> {f11} @dt=0x558869bb4ea0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf50e0 <e22104#> {f211} @dt=0x558869bb57e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf4e10 <e6985> {f211} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d27ed0 <e22103#> {f211} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x558869bb58c0 <e20410#> {f12} @dt=0x558869bb57e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf5730 <e22106#> {f212} @dt=0x558869bb5d00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf5460 <e6996> {f212} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d27ff0 <e22105#> {f212} @dt=0x558869bb5d00@(nw1)  j_instruction [LV] => VAR 0x558869bb5de0 <e20413#> {f13} @dt=0x558869bb5d00@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558869bf5d80 <e22108#> {f213} @dt=0x558869bb6d80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869bf5ab0 <e7007> {f213} @dt=0x558869b24440@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558869d28110 <e22107#> {f213} @dt=0x558869bb6d80@(nw1)  using_HI_LO [LV] => VAR 0x558869bb6e60 <e20422#> {f16} @dt=0x558869bb6d80@(nw1)  using_HI_LO OUTPUT PORT
    1: MODULE 0x558869bf86f0 <e12626> {g1}  Comparator  L3
    1:2: VAR 0x558869bf9840 <e20127#> {g3} @dt=0x558869bf93c0@(nw6)  op INPUT PORT
    1:2: VAR 0x558869bfaa60 <e20135#> {g4} @dt=0x558869bfa580@(nw5)  rt INPUT PORT
    1:2: VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2: VAR 0x558869bfcee0 <e20151#> {g6} @dt=0x558869bfca00@(nw32)  b INPUT PORT
    1:2: VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2: ALWAYS 0x558869c06620 <e7363> {g9} [always_comb]
    1:2:2: BEGIN 0x558869bfd6a0 <e7143> {g9} [UNNAMED]
    1:2:2:1: CASE 0x558869bfda20 <e7145> {g10}
    1:2:2:1:1: VARREF 0x558869d1bb10 <e20160#> {g10} @dt=0x558869bf93c0@(nw6)  op [RV] <- VAR 0x558869bf9840 <e20127#> {g3} @dt=0x558869bf93c0@(nw6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x558869c01ad0 <e7252> {g11}
    1:2:2:1:2:1: CONST 0x558869bfdc00 <e7152> {g11} @dt=0x558869b81f50@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x558869bfdf70 <e7153> {g11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x558869c018f0 <e7250> {g12}
    1:2:2:1:2:2:1:1: LOGOR 0x558869bfedd0 <e7251> {g12} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x558869bfe6f0 <e7177> {g12} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x558869d1bc30 <e20245#> {g12} @dt=0x558869bfa580@(nw5)  rt [RV] <- VAR 0x558869bfaa60 <e20135#> {g4} @dt=0x558869bfa580@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x558869bfe400 <e7163> {g12} @dt=0x558869b40730@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x558869bfed10 <e7178> {g12} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558869d1bd50 <e20250#> {g12} @dt=0x558869bfa580@(nw5)  rt [RV] <- VAR 0x558869bfaa60 <e20135#> {g4} @dt=0x558869bfa580@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558869bfea20 <e7174> {g12} @dt=0x558869b40730@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x558869bfef10 <e7180> {g12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x558869bffb80 <e20162#> {g13} @dt=0x558869bfd340@(nw1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x558869d6b030 <e20181#> {g13} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x558869d1be70 <e24806#> {g13} @dt=0x558869c9fc60@(G/sw32)  a [RV] <- VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x558869bff6d0 <e24810#> {g13} @dt=0x558869c9fc60@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x558869d1bf90 <e20161#> {g13} @dt=0x558869bfd340@(nw1)  c [LV] => VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x558869c01820 <e7248> {g15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x558869c00980 <e7249> {g15} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x558869c002a0 <e7224> {g15} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x558869d1c0b0 <e20235#> {g15} @dt=0x558869bfa580@(nw5)  rt [RV] <- VAR 0x558869bfaa60 <e20135#> {g4} @dt=0x558869bfa580@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x558869bfffb0 <e7210> {g15} @dt=0x558869b40730@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x558869c008c0 <e7225> {g15} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x558869d1c1d0 <e20240#> {g15} @dt=0x558869bfa580@(nw5)  rt [RV] <- VAR 0x558869bfaa60 <e20135#> {g4} @dt=0x558869bfa580@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x558869c005d0 <e7221> {g15} @dt=0x558869b40730@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x558869c00ac0 <e7227> {g15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x558869c016e0 <e20199#> {g16} @dt=0x558869bfd340@(nw1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x558869d6b630 <e20218#> {g16} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x558869d1c2f0 <e24814#> {g16} @dt=0x558869c9fc60@(G/sw32)  a [RV] <- VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x558869c01230 <e24818#> {g16} @dt=0x558869c9fc60@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x558869d1c410 <e20198#> {g16} @dt=0x558869bfd340@(nw1)  c [LV] => VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869c02870 <e7271> {g19}
    1:2:2:1:2:1: CONST 0x558869c01b90 <e7258> {g19} @dt=0x558869b81f50@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x558869c01f00 <e7259> {g19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869c02660 <e20256#> {g20} @dt=0x558869bfd340@(nw1)
    1:2:2:1:2:2:1:1: EQ 0x558869c02560 <e7268> {g20} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d1c530 <e20257#> {g20} @dt=0x558869bfb7c0@(nw32)  a [RV] <- VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558869d1c650 <e20258#> {g20} @dt=0x558869bfca00@(nw32)  b [RV] <- VAR 0x558869bfcee0 <e20151#> {g6} @dt=0x558869bfca00@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d1c770 <e20255#> {g20} @dt=0x558869bfd340@(nw1)  c [LV] => VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869c03640 <e7290> {g22}
    1:2:2:1:2:1: CONST 0x558869c02930 <e7277> {g22} @dt=0x558869b81f50@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x558869c02cd0 <e7278> {g22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869c03430 <e20264#> {g23} @dt=0x558869bfd340@(nw1)
    1:2:2:1:2:2:1:1: NEQ 0x558869c03330 <e7287> {g23} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d1c890 <e20265#> {g23} @dt=0x558869bfb7c0@(nw32)  a [RV] <- VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558869d1c9b0 <e20266#> {g23} @dt=0x558869bfca00@(nw32)  b [RV] <- VAR 0x558869bfcee0 <e20151#> {g6} @dt=0x558869bfca00@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558869d1cad0 <e20263#> {g23} @dt=0x558869bfd340@(nw1)  c [LV] => VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869c04900 <e7319> {g25}
    1:2:2:1:2:1: CONST 0x558869c03700 <e7296> {g25} @dt=0x558869b81f50@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x558869c03aa0 <e7297> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869c046f0 <e20272#> {g26} @dt=0x558869bfd340@(nw1)
    1:2:2:1:2:2:1:1: LTES 0x558869d6c170 <e20291#> {g26} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d1cbf0 <e24822#> {g26} @dt=0x558869c9fc60@(G/sw32)  a [RV] <- VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x558869c04240 <e24826#> {g26} @dt=0x558869c9fc60@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1cd10 <e20271#> {g26} @dt=0x558869bfd340@(nw1)  c [LV] => VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869c05af0 <e7348> {g28}
    1:2:2:1:2:1: CONST 0x558869c049c0 <e7325> {g28} @dt=0x558869b81f50@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x558869c04d60 <e7326> {g28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869c059b0 <e20309#> {g29} @dt=0x558869bfd340@(nw1)
    1:2:2:1:2:2:1:1: GTS 0x558869d6c770 <e20328#> {g29} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558869d1ce30 <e24830#> {g29} @dt=0x558869c9fc60@(G/sw32)  a [RV] <- VAR 0x558869bfbca0 <e20143#> {g5} @dt=0x558869bfb7c0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x558869c05500 <e24834#> {g29} @dt=0x558869c9fc60@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1cf50 <e20308#> {g29} @dt=0x558869bfd340@(nw1)  c [LV] => VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869c064e0 <e7361> {g31}
    1:2:2:1:2:2: BEGIN 0x558869c05ca0 <e7349> {g31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558869c063a0 <e20346#> {g32} @dt=0x558869bfd340@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x558869d6cc90 <e20359#> {g32} @dt=0x558869bfd340@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558869d1d070 <e20345#> {g32} @dt=0x558869bfd340@(nw1)  c [LV] => VAR 0x558869bfd420 <e20159#> {g7} @dt=0x558869bfd340@(nw1)  c OUTPUT PORT
    1: MODULE 0x558869c0e030 <e12627> {h1}  Hazard_Unit  L3
    1:2: VAR 0x558869c0e4a0 <e19800#> {h2} @dt=0x558869c0e3c0@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x558869c0f2f0 <e19803#> {h3} @dt=0x558869c0ee10@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x558869c10330 <e19811#> {h4} @dt=0x558869c0fe50@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x558869c11570 <e19819#> {h5} @dt=0x558869c11090@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x558869c13a50 <e19835#> {h7} @dt=0x558869c13550@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x558869c13fb0 <e19843#> {h8} @dt=0x558869c13ed0@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x558869c14510 <e19846#> {h9} @dt=0x558869c14430@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x558869c15d30 <e19857#> {h11} @dt=0x558869c15c50@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x558869c16290 <e19860#> {h12} @dt=0x558869c161b0@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x558869c174f0 <e19863#> {h13} @dt=0x558869c17010@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x558869c17ac0 <e19871#> {h14} @dt=0x558869c179e0@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x558869c180d0 <e19874#> {h15} @dt=0x558869c17ff0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x558869c18720 <e19877#> {h16} @dt=0x558869c18640@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x558869c18d30 <e19880#> {h17} @dt=0x558869c18c50@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x558869c192a0 <e19883#> {h18} @dt=0x558869c191c0@(nw1)  LO_register_write_writeback INPUT PORT
    1:2: VAR 0x558869c198b0 <e19886#> {h19} @dt=0x558869c197d0@(nw1)  HI_register_write_writeback INPUT PORT
    1:2: VAR 0x558869c19e70 <e19889#> {h20} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute INPUT PORT
    1:2: VAR 0x558869c1a410 <e19892#> {h22} @dt=0x558869c1a330@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x558869c1a960 <e19895#> {h23} @dt=0x558869c1a880@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x558869c1af40 <e19898#> {h24} @dt=0x558869c1ae60@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2: VAR 0x558869c1b550 <e19901#> {h25} @dt=0x558869c1b470@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2: VAR 0x558869c1bb40 <e19904#> {h26} @dt=0x558869c1ba60@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x558869c1ce30 <e19907#> {h27} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2: VAR 0x558869c1e160 <e19915#> {h28} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2: VAR 0x558869c1e660 <e19923#> {h31} @dt=0x558869c1e580@(nw1)  lwstall VAR
    1:2: VAR 0x558869c1ea90 <e19926#> {h32} @dt=0x558869c1e9b0@(nw1)  branchstall VAR
    1:2: ALWAYS 0x558869c30ec0 <e8229> {h34} [always_comb]
    1:2:2: BEGIN 0x558869c1ed40 <e7781> {h34} [UNNAMED]
    1:2:2:1: IF 0x558869c24750 <e7906> {h36}
    1:2:2:1:1: LOGAND 0x558869c1fd10 <e7907> {h36} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558869c1fa80 <e7805> {h36} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558869c1f4b0 <e7800> {h36} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558869d69d90 <e19968#> {h36} @dt=0x558869d69a30@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558869d15fa0 <e19966#> {h36} @dt=0x558869c11090@(nw5)  Rs_execute [RV] <- VAR 0x558869c11570 <e19819#> {h5} @dt=0x558869c11090@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558869c1f1c0 <e7791> {h36} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558869c1f980 <e7801> {h36} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558869d160c0 <e19969#> {h36} @dt=0x558869c11090@(nw5)  Rs_execute [RV] <- VAR 0x558869c11570 <e19819#> {h5} @dt=0x558869c11090@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558869d161e0 <e19970#> {h36} @dt=0x558869c152d0@(nw5)  write_register_memory [RV] <- VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558869d16300 <e19975#> {h36} @dt=0x558869c161b0@(nw1)  register_write_memory [RV] <- VAR 0x558869c16290 <e19860#> {h12} @dt=0x558869c161b0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x558869c1fee0 <e7808> {h36} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x558869c20590 <e19928#> {h37} @dt=0x558869c1c950@(nw3)
    1:2:2:1:2:1:1: CONST 0x558869c202a0 <e7816> {h37} @dt=0x558869c20450@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x558869d16420 <e19927#> {h37} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x558869c1ce30 <e19907#> {h27} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3: IF 0x558869c24680 <e7904> {h38}
    1:2:2:1:3:1: LOGAND 0x558869c20b40 <e7905> {h38} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d16540 <e19956#> {h38} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute [RV] <- VAR 0x558869c19e70 <e19889#> {h20} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d16660 <e19957#> {h38} @dt=0x558869c18c50@(nw1)  LO_register_write_memory [RV] <- VAR 0x558869c18d30 <e19880#> {h17} @dt=0x558869c18c50@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558869c20ce0 <e7824> {h38} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x558869c21390 <e19930#> {h39} @dt=0x558869c1c950@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x558869c210a0 <e7833> {h39} @dt=0x558869c20450@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x558869d16780 <e19929#> {h39} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x558869c1ce30 <e19907#> {h27} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x558869c245b0 <e7902> {h40}
    1:2:2:1:3:3:1: LOGAND 0x558869c223c0 <e7903> {h40} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x558869c22110 <e7858> {h40} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x558869c21af0 <e7853> {h40} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x558869d69b10 <e19948#> {h40} @dt=0x558869d69a30@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x558869d168a0 <e19946#> {h40} @dt=0x558869c11090@(nw5)  Rs_execute [RV] <- VAR 0x558869c11570 <e19819#> {h5} @dt=0x558869c11090@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x558869c21800 <e7844> {h40} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x558869c22010 <e7854> {h40} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x558869d169c0 <e19949#> {h40} @dt=0x558869c11090@(nw5)  Rs_execute [RV] <- VAR 0x558869c11570 <e19819#> {h5} @dt=0x558869c11090@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x558869d16ae0 <e19950#> {h40} @dt=0x558869c17010@(nw5)  write_register_writeback [RV] <- VAR 0x558869c174f0 <e19863#> {h13} @dt=0x558869c17010@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x558869d16c00 <e19955#> {h40} @dt=0x558869c179e0@(nw1)  register_write_writeback [RV] <- VAR 0x558869c17ac0 <e19871#> {h14} @dt=0x558869c179e0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x558869c22560 <e7861> {h40} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x558869c22c10 <e19932#> {h41} @dt=0x558869c1c950@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x558869c22920 <e7870> {h41} @dt=0x558869c20450@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x558869d16d20 <e19931#> {h41} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x558869c1ce30 <e19907#> {h27} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x558869c244e0 <e7900> {h42}
    1:2:2:1:3:3:3:1: LOGAND 0x558869c231c0 <e7901> {h42} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x558869d16e40 <e19937#> {h42} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute [RV] <- VAR 0x558869c19e70 <e19889#> {h20} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x558869d16f60 <e19938#> {h42} @dt=0x558869c191c0@(nw1)  LO_register_write_writeback [RV] <- VAR 0x558869c192a0 <e19883#> {h18} @dt=0x558869c191c0@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x558869c23360 <e7878> {h42} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x558869c23a10 <e19934#> {h43} @dt=0x558869c1c950@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x558869c23720 <e7887> {h43} @dt=0x558869c20450@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x558869d17080 <e19933#> {h43} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x558869c1ce30 <e19907#> {h27} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x558869c23cb0 <e7889> {h44} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x558869c24360 <e19936#> {h45} @dt=0x558869c1c950@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x558869c24070 <e7898> {h45} @dt=0x558869c20450@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x558869d171a0 <e19935#> {h45} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x558869c1ce30 <e19907#> {h27} @dt=0x558869c1c950@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1: IF 0x558869c2a1e0 <e8035> {h48}
    1:2:2:1:1: LOGAND 0x558869c25660 <e8034> {h48} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558869c253d0 <e7931> {h48} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558869c24e00 <e7926> {h48} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558869d6a290 <e20018#> {h48} @dt=0x558869d69a30@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558869d172c0 <e20016#> {h48} @dt=0x558869c122d0@(nw5)  Rt_execute [RV] <- VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558869c24b10 <e7917> {h48} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558869c252d0 <e7927> {h48} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558869d173e0 <e20019#> {h48} @dt=0x558869c122d0@(nw5)  Rt_execute [RV] <- VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558869d17500 <e20020#> {h48} @dt=0x558869c152d0@(nw5)  write_register_memory [RV] <- VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558869d17620 <e20025#> {h48} @dt=0x558869c161b0@(nw1)  register_write_memory [RV] <- VAR 0x558869c16290 <e19860#> {h12} @dt=0x558869c161b0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x558869c25880 <e7934> {h48} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x558869c25f30 <e19977#> {h49} @dt=0x558869c1dc80@(nw3)
    1:2:2:1:2:1:1: CONST 0x558869c25c40 <e7943> {h49} @dt=0x558869c20450@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x558869d17740 <e19976#> {h49} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x558869c1e160 <e19915#> {h28} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3: IF 0x558869c2a110 <e8031> {h50}
    1:2:2:1:3:1: LOGAND 0x558869c264e0 <e8032> {h50} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0e050 <e20006#> {h50} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute [RV] <- VAR 0x558869c19e70 <e19889#> {h20} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0e190 <e20007#> {h50} @dt=0x558869c18640@(nw1)  HI_register_write_memory [RV] <- VAR 0x558869c18720 <e19877#> {h16} @dt=0x558869c18640@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558869c266d0 <e7951> {h50} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x558869c26d80 <e19979#> {h51} @dt=0x558869c1dc80@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x558869c26a90 <e7960> {h51} @dt=0x558869c20450@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x558869d0e2b0 <e19978#> {h51} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x558869c1e160 <e19915#> {h28} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x558869c2a040 <e8029> {h52}
    1:2:2:1:3:3:1: LOGAND 0x558869c27db0 <e8030> {h52} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x558869c27b00 <e7985> {h52} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x558869c274e0 <e7980> {h52} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x558869d6a010 <e19998#> {h52} @dt=0x558869d69a30@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x558869d0e3d0 <e19996#> {h52} @dt=0x558869c122d0@(nw5)  Rt_execute [RV] <- VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x558869c271f0 <e7971> {h52} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x558869c27a00 <e7981> {h52} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x558869d0e4f0 <e19999#> {h52} @dt=0x558869c122d0@(nw5)  Rt_execute [RV] <- VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x558869d0e610 <e20000#> {h52} @dt=0x558869c17010@(nw5)  write_register_writeback [RV] <- VAR 0x558869c174f0 <e19863#> {h13} @dt=0x558869c17010@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x558869d0e730 <e20005#> {h52} @dt=0x558869c179e0@(nw1)  register_write_writeback [RV] <- VAR 0x558869c17ac0 <e19871#> {h14} @dt=0x558869c179e0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x558869c27fa0 <e7988> {h52} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x558869c28650 <e19981#> {h53} @dt=0x558869c1dc80@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x558869c28360 <e7997> {h53} @dt=0x558869c20450@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x558869d18870 <e19980#> {h53} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x558869c1e160 <e19915#> {h28} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x558869c29f70 <e8027> {h54}
    1:2:2:1:3:3:3:1: LOGAND 0x558869c28c00 <e8028> {h54} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x558869d18990 <e19986#> {h54} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute [RV] <- VAR 0x558869c19e70 <e19889#> {h20} @dt=0x558869c19d90@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x558869d18ab0 <e19987#> {h54} @dt=0x558869c197d0@(nw1)  HI_register_write_writeback [RV] <- VAR 0x558869c198b0 <e19886#> {h19} @dt=0x558869c197d0@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x558869c28df0 <e8005> {h54} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x558869c294a0 <e19983#> {h55} @dt=0x558869c1dc80@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x558869c291b0 <e8014> {h55} @dt=0x558869c20450@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x558869d18bd0 <e19982#> {h55} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x558869c1e160 <e19915#> {h28} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x558869c29740 <e8016> {h56} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x558869c29df0 <e19985#> {h57} @dt=0x558869c1dc80@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x558869c29b00 <e8025> {h57} @dt=0x558869c20450@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x558869d18cf0 <e19984#> {h57} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x558869c1e160 <e19915#> {h28} @dt=0x558869c1dc80@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869c2b0e0 <e20027#> {h62} @dt=0x558869c1e580@(nw1)
    1:2:2:1:1: LOGAND 0x558869c2b020 <e8059> {h62} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x558869c2acd0 <e8055> {h62} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x558869c2a770 <e8050> {h62} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x558869d18e10 <e20028#> {h62} @dt=0x558869c0ee10@(nw5)  Rs_decode [RV] <- VAR 0x558869c0f2f0 <e19803#> {h3} @dt=0x558869c0ee10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x558869d18f30 <e20029#> {h62} @dt=0x558869c122d0@(nw5)  Rt_execute [RV] <- VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x558869c2abd0 <e8051> {h62} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558869d19050 <e20034#> {h62} @dt=0x558869c0fe50@(nw5)  Rt_decode [RV] <- VAR 0x558869c10330 <e19811#> {h4} @dt=0x558869c0fe50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558869d19170 <e20035#> {h62} @dt=0x558869c122d0@(nw5)  Rt_execute [RV] <- VAR 0x558869c127b0 <e19827#> {h6} @dt=0x558869c122d0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x558869d19290 <e20040#> {h62} @dt=0x558869c13ed0@(nw1)  memory_to_register_execute [RV] <- VAR 0x558869c13fb0 <e19843#> {h8} @dt=0x558869c13ed0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x558869d193b0 <e20026#> {h62} @dt=0x558869c1e580@(nw1)  lwstall [LV] => VAR 0x558869c1e660 <e19923#> {h31} @dt=0x558869c1e580@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x558869c2c2f0 <e20042#> {h67} @dt=0x558869c1ae60@(nw1)
    1:2:2:1:1: LOGAND 0x558869c2c230 <e8090> {h67} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558869c2bfa0 <e8086> {h67} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558869c2b9d0 <e8081> {h67} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558869d6a6d0 <e20053#> {h67} @dt=0x558869d69a30@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558869d194d0 <e20051#> {h67} @dt=0x558869c0ee10@(nw5)  Rs_decode [RV] <- VAR 0x558869c0f2f0 <e19803#> {h3} @dt=0x558869c0ee10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558869c2b6e0 <e8072> {h67} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558869c2bea0 <e8082> {h67} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558869d195f0 <e20054#> {h67} @dt=0x558869c0ee10@(nw5)  Rs_decode [RV] <- VAR 0x558869c0f2f0 <e19803#> {h3} @dt=0x558869c0ee10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558869d19710 <e20055#> {h67} @dt=0x558869c152d0@(nw5)  write_register_memory [RV] <- VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558869d19830 <e20060#> {h67} @dt=0x558869c161b0@(nw1)  register_write_memory [RV] <- VAR 0x558869c16290 <e19860#> {h12} @dt=0x558869c161b0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x558869d19950 <e20041#> {h67} @dt=0x558869c1ae60@(nw1)  forward_register_file_output_A_decode [LV] => VAR 0x558869c1af40 <e19898#> {h24} @dt=0x558869c1ae60@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869c2d460 <e20062#> {h68} @dt=0x558869c1b470@(nw1)
    1:2:2:1:1: LOGAND 0x558869c2d3a0 <e8121> {h68} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558869c2d110 <e8117> {h68} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x558869c2cb40 <e8112> {h68} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x558869d6a950 <e20073#> {h68} @dt=0x558869d69a30@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x558869d19a70 <e20071#> {h68} @dt=0x558869c0fe50@(nw5)  Rt_decode [RV] <- VAR 0x558869c10330 <e19811#> {h4} @dt=0x558869c0fe50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558869c2c850 <e8103> {h68} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x558869c2d010 <e8113> {h68} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x558869d19b90 <e20074#> {h68} @dt=0x558869c0fe50@(nw5)  Rt_decode [RV] <- VAR 0x558869c10330 <e19811#> {h4} @dt=0x558869c0fe50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558869d19cb0 <e20075#> {h68} @dt=0x558869c152d0@(nw5)  write_register_memory [RV] <- VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558869d19dd0 <e20080#> {h68} @dt=0x558869c161b0@(nw1)  register_write_memory [RV] <- VAR 0x558869c16290 <e19860#> {h12} @dt=0x558869c161b0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x558869d19ef0 <e20061#> {h68} @dt=0x558869c1b470@(nw1)  forward_register_file_output_B_decode [LV] => VAR 0x558869c1b550 <e19901#> {h25} @dt=0x558869c1b470@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869c2f460 <e20082#> {h70} @dt=0x558869c1e9b0@(nw1)
    1:2:2:1:1: LOGOR 0x558869c2f3a0 <e8182> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x558869c2e460 <e8178> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x558869c2da50 <e8148> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x558869d1a010 <e20083#> {h70} @dt=0x558869c0e3c0@(nw1)  branch_decode [RV] <- VAR 0x558869c0e4a0 <e19800#> {h2} @dt=0x558869c0e3c0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x558869d1a130 <e20084#> {h70} @dt=0x558869c14430@(nw1)  register_write_execute [RV] <- VAR 0x558869c14510 <e19846#> {h9} @dt=0x558869c14430@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x558869c2e360 <e8149> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x558869c2de80 <e8144> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x558869d1a250 <e20085#> {h70} @dt=0x558869c13550@(nw5)  write_register_execute [RV] <- VAR 0x558869c13a50 <e19835#> {h7} @dt=0x558869c13550@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x558869d1a370 <e20086#> {h70} @dt=0x558869c0ee10@(nw5)  Rs_decode [RV] <- VAR 0x558869c0f2f0 <e19803#> {h3} @dt=0x558869c0ee10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x558869c2e2a0 <e8145> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x558869d1a490 <e20091#> {h70} @dt=0x558869c13550@(nw5)  write_register_execute [RV] <- VAR 0x558869c13a50 <e19835#> {h7} @dt=0x558869c13550@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x558869d1a5b0 <e20092#> {h70} @dt=0x558869c0fe50@(nw5)  Rt_decode [RV] <- VAR 0x558869c10330 <e19811#> {h4} @dt=0x558869c0fe50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x558869c2f2e0 <e8179> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x558869c2e900 <e8174> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x558869d1a6d0 <e20097#> {h70} @dt=0x558869c0e3c0@(nw1)  branch_decode [RV] <- VAR 0x558869c0e4a0 <e19800#> {h2} @dt=0x558869c0e3c0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x558869d1a7f0 <e20098#> {h70} @dt=0x558869c15c50@(nw1)  memory_to_register_memory [RV] <- VAR 0x558869c15d30 <e19857#> {h11} @dt=0x558869c15c50@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x558869c2f1e0 <e8175> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x558869c2ed00 <e8170> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x558869d1a910 <e20099#> {h70} @dt=0x558869c152d0@(nw5)  write_register_memory [RV] <- VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x558869d1aa30 <e20100#> {h70} @dt=0x558869c0ee10@(nw5)  Rs_decode [RV] <- VAR 0x558869c0f2f0 <e19803#> {h3} @dt=0x558869c0ee10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x558869c2f120 <e8171> {h70} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x558869d1ab50 <e20105#> {h70} @dt=0x558869c152d0@(nw5)  write_register_memory [RV] <- VAR 0x558869c157d0 <e19849#> {h10} @dt=0x558869c152d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x558869d1ac70 <e20106#> {h70} @dt=0x558869c0fe50@(nw5)  Rt_decode [RV] <- VAR 0x558869c10330 <e19811#> {h4} @dt=0x558869c0fe50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x558869d1ad90 <e20081#> {h70} @dt=0x558869c1e9b0@(nw1)  branchstall [LV] => VAR 0x558869c1ea90 <e19926#> {h32} @dt=0x558869c1e9b0@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x558869c2fde0 <e20112#> {h73} @dt=0x558869c1a330@(nw1)
    1:2:2:1:1: LOGOR 0x558869c2fd20 <e8198> {h73} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x558869c2fa10 <e8194> {h73} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x558869d1aeb0 <e20113#> {h73} @dt=0x558869c1e9b0@(nw1)  branchstall [RV] <- VAR 0x558869c1ea90 <e19926#> {h32} @dt=0x558869c1e9b0@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x558869d1afd0 <e20114#> {h73} @dt=0x558869c1e580@(nw1)  lwstall [RV] <- VAR 0x558869c1e660 <e19923#> {h31} @dt=0x558869c1e580@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x558869d1b0f0 <e20115#> {h73} @dt=0x558869c17ff0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558869c180d0 <e19874#> {h15} @dt=0x558869c17ff0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x558869d1b210 <e20111#> {h73} @dt=0x558869c1a330@(nw1)  stall_fetch [LV] => VAR 0x558869c1a410 <e19892#> {h22} @dt=0x558869c1a330@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869c306e0 <e20117#> {h74} @dt=0x558869c1a880@(nw1)
    1:2:2:1:1: LOGOR 0x558869c30620 <e8214> {h74} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x558869c30310 <e8210> {h74} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x558869d1b330 <e20118#> {h74} @dt=0x558869c1e9b0@(nw1)  branchstall [RV] <- VAR 0x558869c1ea90 <e19926#> {h32} @dt=0x558869c1e9b0@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x558869d1b450 <e20119#> {h74} @dt=0x558869c1e580@(nw1)  lwstall [RV] <- VAR 0x558869c1e660 <e19923#> {h31} @dt=0x558869c1e580@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x558869d1b570 <e20120#> {h74} @dt=0x558869c17ff0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558869c180d0 <e19874#> {h15} @dt=0x558869c17ff0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x558869d1b690 <e20116#> {h74} @dt=0x558869c1a880@(nw1)  stall_decode [LV] => VAR 0x558869c1a960 <e19895#> {h23} @dt=0x558869c1a880@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558869c30d10 <e20122#> {h75} @dt=0x558869c1ba60@(nw1)
    1:2:2:1:1: LOGOR 0x558869c30c50 <e8225> {h75} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x558869d1b7b0 <e20123#> {h75} @dt=0x558869c1e9b0@(nw1)  branchstall [RV] <- VAR 0x558869c1ea90 <e19926#> {h32} @dt=0x558869c1e9b0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x558869d1b8d0 <e20124#> {h75} @dt=0x558869c1e580@(nw1)  lwstall [RV] <- VAR 0x558869c1e660 <e19923#> {h31} @dt=0x558869c1e580@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x558869d1b9f0 <e20121#> {h75} @dt=0x558869c1ba60@(nw1)  flush_execute_register [LV] => VAR 0x558869c1bb40 <e19904#> {h26} @dt=0x558869c1ba60@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x558869d2b350 <e17660> {i1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x558869ab0d10 <e17697> {i3} @dt=0x558869b25f00@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558869d45160 <e17664> {c210} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x558869d09cd0 <e19675#> {i6} @dt=0x558869d2b710@(nw1)  control INPUT PORT
    1:2: VAR 0x558869d2b7f0 <e19678#> {i7} @dt=0x558869d2b970@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x558869d43aa0 <e19715#> {i8} @dt=0x558869d43c20@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x558869d44300 <e19752#> {i10} @dt=0x558869d44480@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x558869d44b60 <e19788#> {i13} @dt=0x558869d44480@(nw32)
    1:2:1: COND 0x558869d44c20 <e19797#> {i13} @dt=0x558869d44480@(nw32)
    1:2:1:1: VARREF 0x558869d44ce0 <e19789#> {i13} @dt=0x558869d2b710@(nw1)  control [RV] <- VAR 0x558869d09cd0 <e19675#> {i6} @dt=0x558869d2b710@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x558869d44e00 <e19790#> {i13} @dt=0x558869d43c20@(nw32)  input_1 [RV] <- VAR 0x558869d43aa0 <e19715#> {i8} @dt=0x558869d43c20@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x558869d44f20 <e19791#> {i13} @dt=0x558869d2b970@(nw32)  input_0 [RV] <- VAR 0x558869d2b7f0 <e19678#> {i7} @dt=0x558869d2b970@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x558869d45040 <e19787#> {i13} @dt=0x558869d44480@(nw32)  resolved [LV] => VAR 0x558869d44300 <e19752#> {i10} @dt=0x558869d44480@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x558869d45350 <e17673> {j1}  MUX_4INPUT__B5  L3
    1:2: VAR 0x558869d45480 <e17705> {j3} @dt=0x558869acd9a0@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558869d4f4c0 <e17677> {c327} @dt=0x558869acd9a0@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x558869d45850 <e19465#> {j6} @dt=0x558869d459d0@(nw2)  control INPUT PORT
    1:2: VAR 0x558869d45ed0 <e19473#> {j7} @dt=0x558869d46050@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x558869d46730 <e19510#> {j8} @dt=0x558869d468b0@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x558869d46f90 <e19547#> {j9} @dt=0x558869d47110@(nw5)  input_2 INPUT PORT
    1:2: VAR 0x558869d477f0 <e19584#> {j10} @dt=0x558869d47970@(nw5)  input_3 INPUT PORT
    1:2: VAR 0x558869d48050 <e19621#> {j12} @dt=0x558869d481d0@(nw5)  resolved OUTPUT PORT
    1:2: ALWAYS 0x558869d488b0 <e8636> {j15} [always_comb]
    1:2:2: BEGIN 0x558869ac63a0 <e8579> {j15} [UNNAMED]
    1:2:2:1: CASE 0x558869cce680 <e8581> {j16}
    1:2:2:1:1: VARREF 0x558869d48970 <e19656#> {j16} @dt=0x558869d459d0@(nw2)  control [RV] <- VAR 0x558869d45850 <e19465#> {j6} @dt=0x558869d459d0@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d48a90 <e8594> {j17}
    1:2:2:1:2:1: CONST 0x558869d48b50 <e8588> {j17} @dt=0x558869b48860@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x558869d48d00 <e19658#> {j17} @dt=0x558869d481d0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x558869d48dc0 <e19659#> {j17} @dt=0x558869d46050@(nw5)  input_0 [RV] <- VAR 0x558869d45ed0 <e19473#> {j7} @dt=0x558869d46050@(nw5)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d48ee0 <e19657#> {j17} @dt=0x558869d481d0@(nw5)  resolved [LV] => VAR 0x558869d48050 <e19621#> {j12} @dt=0x558869d481d0@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d49000 <e8607> {j18}
    1:2:2:1:2:1: CONST 0x558869d4e9b0 <e8600> {j18} @dt=0x558869b48860@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x558869d490c0 <e19661#> {j18} @dt=0x558869d481d0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x558869d4eb20 <e19662#> {j18} @dt=0x558869d468b0@(nw5)  input_1 [RV] <- VAR 0x558869d46730 <e19510#> {j8} @dt=0x558869d468b0@(nw5)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d4ec40 <e19660#> {j18} @dt=0x558869d481d0@(nw5)  resolved [LV] => VAR 0x558869d48050 <e19621#> {j12} @dt=0x558869d481d0@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869ae8030 <e8620> {j19}
    1:2:2:1:2:1: CONST 0x558869d4ed60 <e8613> {j19} @dt=0x558869b48860@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x558869ae4b20 <e19664#> {j19} @dt=0x558869d481d0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x558869d4eed0 <e19665#> {j19} @dt=0x558869d47110@(nw5)  input_2 [RV] <- VAR 0x558869d46f90 <e19547#> {j9} @dt=0x558869d47110@(nw5)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d4eff0 <e19663#> {j19} @dt=0x558869d481d0@(nw5)  resolved [LV] => VAR 0x558869d48050 <e19621#> {j12} @dt=0x558869d481d0@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869b00a20 <e8633> {j20}
    1:2:2:1:2:1: CONST 0x558869d4f110 <e8626> {j20} @dt=0x558869b48860@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x558869ad3160 <e19667#> {j20} @dt=0x558869d481d0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x558869d4f280 <e19668#> {j20} @dt=0x558869d47970@(nw5)  input_3 [RV] <- VAR 0x558869d477f0 <e19584#> {j10} @dt=0x558869d47970@(nw5)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869d4f3a0 <e19666#> {j20} @dt=0x558869d481d0@(nw5)  resolved [LV] => VAR 0x558869d48050 <e19621#> {j12} @dt=0x558869d481d0@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x558869c46b40 <e12630> {k1}  Program_Counter  L3
    1:2: VAR 0x558869c46fb0 <e19420#> {k2} @dt=0x558869c46ed0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558869c480f0 <e19423#> {k3} @dt=0x558869c47bf0@(nw32)  address_input INPUT PORT
    1:2: VAR 0x558869c48610 <e19431#> {k4} @dt=0x558869c48530@(nw1)  enable INPUT PORT
    1:2: VAR 0x558869c48b30 <e19434#> {k5} @dt=0x558869c48a50@(nw1)  reset INPUT PORT
    1:2: VAR 0x558869c49050 <e19437#> {k6} @dt=0x558869c48f70@(nw1)  halt OUTPUT PORT
    1:2: VAR 0x558869c4a2d0 <e19440#> {k7} @dt=0x558869c49dd0@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x558869c4b030 <e8793> {k10} [always_comb]
    1:2:2: BEGIN 0x558869c4a550 <e8730> {k10} [UNNAMED]
    1:2:2:1: ASSIGN 0x558869c4aef0 <e19447#> {k11} @dt=0x558869c48f70@(nw1)
    1:2:2:1:1: EQ 0x558869c4adf0 <e8744> {k11} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x558869d13cc0 <e19448#> {k11} @dt=0x558869c49dd0@(nw32)  address_output [RV] <- VAR 0x558869c4a2d0 <e19440#> {k7} @dt=0x558869c49dd0@(nw32)  address_output OUTPUT PORT
    1:2:2:1:1:2: CONST 0x558869c4ab20 <e8741> {k11} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x558869d13de0 <e19446#> {k11} @dt=0x558869c48f70@(nw1)  halt [LV] => VAR 0x558869c49050 <e19437#> {k6} @dt=0x558869c48f70@(nw1)  halt OUTPUT PORT
    1:2: ALWAYS 0x558869c4d300 <e8792> {k13} [always_ff]
    1:2:1: SENTREE 0x558869c4b630 <e8754> {k13}
    1:2:1:1: SENITEM 0x558869c4b310 <e8748> {k13} [POS]
    1:2:1:1:1: VARREF 0x558869d13f00 <e19453#> {k13} @dt=0x558869c46ed0@(nw1)  clk [RV] <- VAR 0x558869c46fb0 <e19420#> {k2} @dt=0x558869c46ed0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558869c4b570 <e8753> {k13} [POS]
    1:2:1:1:1: VARREF 0x558869d14020 <e19454#> {k13} @dt=0x558869c48a50@(nw1)  reset [RV] <- VAR 0x558869c48b30 <e19434#> {k5} @dt=0x558869c48a50@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558869c4b770 <e8755> {k13} [UNNAMED]
    1:2:2:1: IF 0x558869c4c410 <e8768> {k14}
    1:2:2:1:1: VARREF 0x558869d14140 <e19457#> {k14} @dt=0x558869c48a50@(nw1)  reset [RV] <- VAR 0x558869c48b30 <e19434#> {k5} @dt=0x558869c48a50@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558869c4bba0 <e8757> {k14} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869c4c2d0 <e19456#> {k15} @dt=0x558869c49dd0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869c4c000 <e8766> {k15} @dt=0x558869b24d30@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x558869d14260 <e19455#> {k15} @dt=0x558869c49dd0@(nw32)  address_output [LV] => VAR 0x558869c4a2d0 <e19440#> {k7} @dt=0x558869c49dd0@(nw32)  address_output OUTPUT PORT
    1:2:2:1: IF 0x558869c4d180 <e8790> {k17}
    1:2:2:1:1: LOGAND 0x558869c4ca40 <e8789> {k17} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: LOGNOT 0x558869c4c6f0 <e8779> {k17} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x558869d14380 <e19461#> {k17} @dt=0x558869c48530@(nw1)  enable [RV] <- VAR 0x558869c48610 <e19431#> {k4} @dt=0x558869c48530@(nw1)  enable INPUT PORT
    1:2:2:1:1:2: LOGNOT 0x558869c4c980 <e8780> {k17} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:2:1: VARREF 0x558869d144a0 <e19462#> {k17} @dt=0x558869c48a50@(nw1)  reset [RV] <- VAR 0x558869c48b30 <e19434#> {k5} @dt=0x558869c48a50@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558869c4cb80 <e8782> {k17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869c4d040 <e19459#> {k18} @dt=0x558869c49dd0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558869d145c0 <e19460#> {k18} @dt=0x558869c47bf0@(nw32)  address_input [RV] <- VAR 0x558869c480f0 <e19423#> {k3} @dt=0x558869c47bf0@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558869d146e0 <e19458#> {k18} @dt=0x558869c49dd0@(nw32)  address_output [LV] => VAR 0x558869c4a2d0 <e19440#> {k7} @dt=0x558869c49dd0@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x558869c50540 <e12631> {l2}  Register_File  L3
    1:2: VAR 0x558869c509b0 <e19155#> {l3} @dt=0x558869c508d0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558869c50ed0 <e19158#> {l4} @dt=0x558869c50df0@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x558869c513f0 <e19161#> {l5} @dt=0x558869c51310@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x558869c517b0 <e19164#> {l5} @dt=0x558869c516d0@(nw1)  HI_write_enable INPUT PORT
    1:2: VAR 0x558869c51b70 <e19167#> {l5} @dt=0x558869c51a90@(nw1)  LO_write_enable INPUT PORT
    1:2: VAR 0x558869c52d30 <e19170#> {l6} @dt=0x558869c52830@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x558869c53510 <e19178#> {l6} @dt=0x558869c53010@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x558869c53cf0 <e19186#> {l6} @dt=0x558869c537f0@(nw5)  write_address INPUT PORT
    1:2: VAR 0x558869c54f30 <e19194#> {l7} @dt=0x558869c54a30@(nw32)  write_data INPUT PORT
    1:2: VAR 0x558869c55710 <e19202#> {l7} @dt=0x558869c55210@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x558869c55ef0 <e19210#> {l7} @dt=0x558869c559f0@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x558869c57130 <e19218#> {l8} @dt=0x558869c56c30@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x558869c57910 <e19226#> {l8} @dt=0x558869c57410@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x558869c58b50 <e19234#> {l9} @dt=0x558869c58650@(nw32)  read_data_LO OUTPUT PORT
    1:2: VAR 0x558869c59330 <e19242#> {l9} @dt=0x558869c58e30@(nw32)  read_data_HI OUTPUT PORT
    1:2: VAR 0x558869c5a570 <e19250#> {l10} @dt=0x558869c5a070@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x558869c5c0b0 <e19258#> {l13} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x558869c5d200 <e19269#> {l14} @dt=0x558869c5cd00@(nw32)  HI_reg VAR
    1:2: VAR 0x558869c5d930 <e19277#> {l14} @dt=0x558869c5d430@(nw32)  LO_reg VAR
    1:2: ASSIGNW 0x558869c5e0e0 <e19284#> {l19} @dt=0x558869c56c30@(nw32)
    1:2:1: ARRAYSEL 0x558869d65e60 <e19295#> {l19} @dt=0x558869c5bad0@(nw32)
    1:2:1:1: VARREF 0x558869d11f80 <e19291#> {l19} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers [RV] <- VAR 0x558869c5c0b0 <e19258#> {l13} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x558869d120a0 <e19292#> {l19} @dt=0x558869c52830@(nw5)  read_address_1 [RV] <- VAR 0x558869c52d30 <e19170#> {l6} @dt=0x558869c52830@(nw5)  read_address_1 INPUT PORT
    1:2:2: VARREF 0x558869d121c0 <e19283#> {l19} @dt=0x558869c56c30@(nw32)  read_data_1 [LV] => VAR 0x558869c57130 <e19218#> {l8} @dt=0x558869c56c30@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x558869c5e790 <e19308#> {l20} @dt=0x558869c57410@(nw32)
    1:2:1: ARRAYSEL 0x558869d660e0 <e19319#> {l20} @dt=0x558869c5bad0@(nw32)
    1:2:1:1: VARREF 0x558869d122e0 <e19315#> {l20} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers [RV] <- VAR 0x558869c5c0b0 <e19258#> {l13} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x558869d12400 <e19316#> {l20} @dt=0x558869c53010@(nw5)  read_address_2 [RV] <- VAR 0x558869c53510 <e19178#> {l6} @dt=0x558869c53010@(nw5)  read_address_2 INPUT PORT
    1:2:2: VARREF 0x558869d12520 <e19307#> {l20} @dt=0x558869c57410@(nw32)  read_data_2 [LV] => VAR 0x558869c57910 <e19226#> {l8} @dt=0x558869c57410@(nw32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x558869c5ebb0 <e19333#> {l21} @dt=0x558869c58650@(nw32)
    1:2:1: VARREF 0x558869d12640 <e19334#> {l21} @dt=0x558869c5d430@(nw32)  LO_reg [RV] <- VAR 0x558869c5d930 <e19277#> {l14} @dt=0x558869c5d430@(nw32)  LO_reg VAR
    1:2:2: VARREF 0x558869d12760 <e19332#> {l21} @dt=0x558869c58650@(nw32)  read_data_LO [LV] => VAR 0x558869c58b50 <e19234#> {l9} @dt=0x558869c58650@(nw32)  read_data_LO OUTPUT PORT
    1:2: ASSIGNW 0x558869c5efd0 <e19336#> {l22} @dt=0x558869c58e30@(nw32)
    1:2:1: VARREF 0x558869d12880 <e19337#> {l22} @dt=0x558869c5cd00@(nw32)  HI_reg [RV] <- VAR 0x558869c5d200 <e19269#> {l14} @dt=0x558869c5cd00@(nw32)  HI_reg VAR
    1:2:2: VARREF 0x558869d129a0 <e19335#> {l22} @dt=0x558869c58e30@(nw32)  read_data_HI [LV] => VAR 0x558869c59330 <e19242#> {l9} @dt=0x558869c58e30@(nw32)  read_data_HI OUTPUT PORT
    1:2: ASSIGNW 0x558869c5f8f0 <e19339#> {l23} @dt=0x558869c5a070@(nw32)
    1:2:1: ARRAYSEL 0x558869d66360 <e19349#> {l23} @dt=0x558869c5bad0@(nw32)
    1:2:1:1: VARREF 0x558869d12ac0 <e19345#> {l23} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers [RV] <- VAR 0x558869c5c0b0 <e19258#> {l13} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x558869d66500 <e19365#> {l23} @dt=0x558869d66420@(G/sw5)  5'h2
    1:2:2: VARREF 0x558869d12be0 <e19338#> {l23} @dt=0x558869c5a070@(nw32)  read_register_2 [LV] => VAR 0x558869c5a570 <e19250#> {l10} @dt=0x558869c5a070@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x558869c5fcc0 <e19372#> {l28} @dt=0x558869c5fbe0@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x558869c60450 <e19374#> {l29} @dt=0x558869c5fbe0@(nw1)
    1:2:1: XOR 0x558869c60390 <e19382#> {l29} @dt=0x558869c5fbe0@(nw1)
    1:2:1:1: VARREF 0x558869d12d00 <e19375#> {l29} @dt=0x558869c508d0@(nw1)  clk [RV] <- VAR 0x558869c509b0 <e19155#> {l3} @dt=0x558869c508d0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x558869d12e20 <e19376#> {l29} @dt=0x558869c50df0@(nw1)  pipelined [RV] <- VAR 0x558869c50ed0 <e19158#> {l4} @dt=0x558869c50df0@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x558869d12f40 <e19373#> {l29} @dt=0x558869c5fbe0@(nw1)  modified_write_clk [LV] => VAR 0x558869c5fcc0 <e19372#> {l28} @dt=0x558869c5fbe0@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x558869c626a0 <e9174> {l30} [always_ff]
    1:2:1: SENTREE 0x558869c608a0 <e9139> {l30}
    1:2:1:1: SENITEM 0x558869c607e0 <e9137> {l30} [POS]
    1:2:1:1:1: VARREF 0x558869d13060 <e19383#> {l30} @dt=0x558869c5fbe0@(nw1)  modified_write_clk [RV] <- VAR 0x558869c5fcc0 <e19372#> {l28} @dt=0x558869c5fbe0@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x558869c609e0 <e9140> {l30} [UNNAMED]
    1:2:2:1: IF 0x558869c613f0 <e9151> {l31}
    1:2:2:1:1: VARREF 0x558869d13180 <e19409#> {l31} @dt=0x558869c51310@(nw1)  write_enable [RV] <- VAR 0x558869c513f0 <e19161#> {l5} @dt=0x558869c51310@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x558869c612f0 <e19407#> {l31} @dt=0x558869c5bad0@(nw32)
    1:2:2:1:2:1: VARREF 0x558869d132a0 <e19408#> {l31} @dt=0x558869c54a30@(nw32)  write_data [RV] <- VAR 0x558869c54f30 <e19194#> {l7} @dt=0x558869c54a30@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x558869d66910 <e19394#> {l31} @dt=0x558869c5bad0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869d133c0 <e19390#> {l31} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers [LV] => VAR 0x558869c5c0b0 <e19258#> {l13} @dt=0x558869c5bfd0@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x558869d134e0 <e19391#> {l31} @dt=0x558869c537f0@(nw5)  write_address [RV] <- VAR 0x558869c53cf0 <e19186#> {l6} @dt=0x558869c537f0@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x558869c61cc0 <e9162> {l32}
    1:2:2:1:1: VARREF 0x558869d13600 <e19413#> {l32} @dt=0x558869c516d0@(nw1)  HI_write_enable [RV] <- VAR 0x558869c517b0 <e19164#> {l5} @dt=0x558869c516d0@(nw1)  HI_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x558869c61710 <e9154> {l32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869c61b80 <e19411#> {l33} @dt=0x558869c5cd00@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558869d13720 <e19412#> {l33} @dt=0x558869c55210@(nw32)  HI_write_data [RV] <- VAR 0x558869c55710 <e19202#> {l7} @dt=0x558869c55210@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558869d13840 <e19410#> {l33} @dt=0x558869c5cd00@(nw32)  HI_reg [LV] => VAR 0x558869c5d200 <e19269#> {l14} @dt=0x558869c5cd00@(nw32)  HI_reg VAR
    1:2:2:1: IF 0x558869c62590 <e9172> {l35}
    1:2:2:1:1: VARREF 0x558869d13960 <e19417#> {l35} @dt=0x558869c51a90@(nw1)  LO_write_enable [RV] <- VAR 0x558869c51b70 <e19167#> {l5} @dt=0x558869c51a90@(nw1)  LO_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x558869c61fe0 <e9164> {l35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869c62450 <e19415#> {l36} @dt=0x558869c5d430@(nw32)
    1:2:2:1:2:1:1: VARREF 0x558869d13a80 <e19416#> {l36} @dt=0x558869c559f0@(nw32)  LO_write_data [RV] <- VAR 0x558869c55ef0 <e19210#> {l7} @dt=0x558869c559f0@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558869d13ba0 <e19414#> {l36} @dt=0x558869c5d430@(nw32)  LO_reg [LV] => VAR 0x558869c5d930 <e19277#> {l14} @dt=0x558869c5d430@(nw32)  LO_reg VAR
    1: MODULE 0x558869c6a890 <e12632> {m1}  Decode_Execute_Register  L3
    1:2: VAR 0x558869c6ad90 <e18670#> {m3} @dt=0x558869c6acb0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558869c6b1b0 <e18673#> {m4} @dt=0x558869c6b0d0@(nw1)  clear INPUT PORT
    1:2: VAR 0x558869c6b5d0 <e18676#> {m5} @dt=0x558869c6b4f0@(nw1)  reset INPUT PORT
    1:2: VAR 0x558869c6b9f0 <e18679#> {m8} @dt=0x558869c6b910@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x558869c6be10 <e18682#> {m9} @dt=0x558869c6bd30@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x558869c6c230 <e18685#> {m10} @dt=0x558869c6c150@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x558869c6d490 <e18688#> {m11} @dt=0x558869c6cf90@(nw2)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x558869c6e6f0 <e18696#> {m12} @dt=0x558869c6e1f0@(nw2)  register_destination_decode INPUT PORT
    1:2: VAR 0x558869c6ec10 <e18704#> {m13} @dt=0x558869c6eb30@(nw1)  HI_register_write_decode INPUT PORT
    1:2: VAR 0x558869c6f130 <e18707#> {m14} @dt=0x558869c6f050@(nw1)  LO_register_write_decode INPUT PORT
    1:2: VAR 0x558869c703d0 <e18710#> {m15} @dt=0x558869c6fed0@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x558869c70930 <e18718#> {m16} @dt=0x558869c70850@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x558869c70e90 <e18721#> {m17} @dt=0x558869c70db0@(nw1)  j_instruction_decode INPUT PORT
    1:2: VAR 0x558869c71430 <e18724#> {m18} @dt=0x558869c71350@(nw1)  using_HI_LO_decode INPUT PORT
    1:2: VAR 0x558869c71a10 <e18727#> {m20} @dt=0x558869c71930@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x558869c71f70 <e18730#> {m21} @dt=0x558869c71e90@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x558869c724d0 <e18733#> {m22} @dt=0x558869c723f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x558869c73790 <e18736#> {m23} @dt=0x558869c73290@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x558869c74a20 <e18744#> {m24} @dt=0x558869c74520@(nw2)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x558869c75030 <e18752#> {m25} @dt=0x558869c74f50@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2: VAR 0x558869c75640 <e18755#> {m26} @dt=0x558869c75560@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2: VAR 0x558869c76940 <e18758#> {m27} @dt=0x558869c76440@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x558869c76f60 <e18766#> {m28} @dt=0x558869c76e80@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x558869c77560 <e18769#> {m29} @dt=0x558869c77480@(nw1)  j_instruction_execute OUTPUT PORT
    1:2: VAR 0x558869c77b30 <e18772#> {m30} @dt=0x558869c77a50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2: VAR 0x558869c78d90 <e18775#> {m32} @dt=0x558869c78890@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x558869c7a000 <e18783#> {m33} @dt=0x558869c79b00@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x558869c7b1f0 <e18791#> {m34} @dt=0x558869c7ad70@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x558869c7c2a0 <e18799#> {m35} @dt=0x558869c7bda0@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x558869c7d550 <e18807#> {m37} @dt=0x558869c7d050@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x558869c7e7c0 <e18815#> {m38} @dt=0x558869c7e2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x558869c7fa30 <e18823#> {m39} @dt=0x558869c7f530@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x558869c80d30 <e18831#> {m40} @dt=0x558869c80830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x558869c81fd0 <e18839#> {m43} @dt=0x558869c81ad0@(nw32)  src_A_decode INPUT PORT
    1:2: VAR 0x558869c83240 <e18847#> {m44} @dt=0x558869c82d40@(nw32)  src_B_decode INPUT PORT
    1:2: VAR 0x558869c84540 <e18855#> {m45} @dt=0x558869c84040@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2: VAR 0x558869c858a0 <e18863#> {m46} @dt=0x558869c853a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2: VAR 0x558869c86b50 <e18871#> {m48} @dt=0x558869c86650@(nw32)  src_A_execute OUTPUT PORT
    1:2: VAR 0x558869c87dc0 <e18879#> {m49} @dt=0x558869c878c0@(nw32)  src_B_execute OUTPUT PORT
    1:2: VAR 0x558869c890c0 <e18887#> {m50} @dt=0x558869c88bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2: VAR 0x558869c8a460 <e18895#> {m51} @dt=0x558869c89f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2: ALWAYS 0x558869c9c110 <e10433> {m56} [always_ff]
    1:2:1: SENTREE 0x558869c8ac40 <e9973> {m56}
    1:2:1:1: SENITEM 0x558869c8a8f0 <e9967> {m56} [POS]
    1:2:1:1:1: VARREF 0x558869d0d2d0 <e18901#> {m56} @dt=0x558869c6acb0@(nw1)  clk [RV] <- VAR 0x558869c6ad90 <e18670#> {m3} @dt=0x558869c6acb0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558869c8ab80 <e9972> {m56} [POS]
    1:2:1:1:1: VARREF 0x558869d0d3f0 <e18902#> {m56} @dt=0x558869c6b4f0@(nw1)  reset [RV] <- VAR 0x558869c6b5d0 <e18676#> {m5} @dt=0x558869c6b4f0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558869c8ad80 <e9974> {m56} [UNNAMED]
    1:2:2:1: IF 0x558869c9bfc0 <e10430> {m57}
    1:2:2:1:1: LOGOR 0x558869c8b270 <e10431> {m57} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x558869d0d510 <e19151#> {m57} @dt=0x558869c6b0d0@(nw1)  clear [RV] <- VAR 0x558869c6b1b0 <e18673#> {m4} @dt=0x558869c6b0d0@(nw1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x558869d0d630 <e19152#> {m57} @dt=0x558869c6b4f0@(nw1)  reset [RV] <- VAR 0x558869c6b5d0 <e18676#> {m5} @dt=0x558869c6b4f0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558869c8b470 <e9981> {m57} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8bb00 <e18904#> {m58} @dt=0x558869c71930@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d63ab0 <e18917#> {m58} @dt=0x558869c71930@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0d750 <e18903#> {m58} @dt=0x558869c71930@(nw1)  register_write_execute [LV] => VAR 0x558869c71a10 <e18727#> {m20} @dt=0x558869c71930@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8c1e0 <e18919#> {m59} @dt=0x558869c71e90@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d63de0 <e18932#> {m59} @dt=0x558869c71e90@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0d870 <e18918#> {m59} @dt=0x558869c71e90@(nw1)  memory_to_register_execute [LV] => VAR 0x558869c71f70 <e18730#> {m21} @dt=0x558869c71e90@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8c840 <e18934#> {m60} @dt=0x558869c723f0@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d64110 <e18947#> {m60} @dt=0x558869c723f0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0d990 <e18933#> {m60} @dt=0x558869c723f0@(nw1)  memory_write_execute [LV] => VAR 0x558869c724d0 <e18733#> {m22} @dt=0x558869c723f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8ced0 <e18949#> {m61} @dt=0x558869c73290@(nw2)
    1:2:2:1:2:1:1: CONST 0x558869d64440 <e18962#> {m61} @dt=0x558869c73290@(nw2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0dab0 <e18948#> {m61} @dt=0x558869c73290@(nw2)  ALU_src_B_execute [LV] => VAR 0x558869c73790 <e18736#> {m23} @dt=0x558869c73290@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8d5b0 <e18964#> {m62} @dt=0x558869c74520@(nw2)
    1:2:2:1:2:1:1: CONST 0x558869c8d2e0 <e10033> {m62} @dt=0x558869b48860@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0dbd0 <e18963#> {m62} @dt=0x558869c74520@(nw2)  register_destination_execute [LV] => VAR 0x558869c74a20 <e18744#> {m24} @dt=0x558869c74520@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8dc60 <e18966#> {m63} @dt=0x558869c74f50@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d64770 <e18979#> {m63} @dt=0x558869c74f50@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0dcf0 <e18965#> {m63} @dt=0x558869c74f50@(nw1)  HI_register_write_execute [LV] => VAR 0x558869c75030 <e18752#> {m25} @dt=0x558869c74f50@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8e310 <e18981#> {m64} @dt=0x558869c75560@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d64aa0 <e18994#> {m64} @dt=0x558869c75560@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0de10 <e18980#> {m64} @dt=0x558869c75560@(nw1)  LO_register_write_execute [LV] => VAR 0x558869c75640 <e18755#> {m26} @dt=0x558869c75560@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8efd0 <e18996#> {m65} @dt=0x558869c76440@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x558869c8edf0 <e10080> {m65} @dt=0x558869b81f50@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x558869c8eae0 <e10072> {m65} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c8e6e0 <e10073> {m65} @dt=0x558869acd9a0@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x558869d0df30 <e18995#> {m65} @dt=0x558869c76440@(nw6)  ALU_function_execute [LV] => VAR 0x558869c76940 <e18758#> {m27} @dt=0x558869c76440@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c8fc50 <e19002#> {m66} @dt=0x558869c7e2c0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x558869c8fa70 <e10105> {m66} @dt=0x558869b40730@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x558869c8f760 <e10097> {m66} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c8f360 <e10098> {m66} @dt=0x558869acd9a0@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x558869d0e860 <e19001#> {m66} @dt=0x558869c7e2c0@(nw5)  Rt_execute [LV] => VAR 0x558869c7e7c0 <e18815#> {m38} @dt=0x558869c7e2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c90900 <e19008#> {m67} @dt=0x558869c7f530@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x558869c90720 <e10130> {m67} @dt=0x558869b40730@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x558869c90410 <e10122> {m67} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c90010 <e10123> {m67} @dt=0x558869acd9a0@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x558869d0e980 <e19007#> {m67} @dt=0x558869c7f530@(nw5)  Rd_execute [LV] => VAR 0x558869c7fa30 <e18823#> {m39} @dt=0x558869c7f530@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c915b0 <e19014#> {m68} @dt=0x558869c7d050@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x558869c913d0 <e10155> {m68} @dt=0x558869b40730@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x558869c910c0 <e10147> {m68} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c90cc0 <e10148> {m68} @dt=0x558869acd9a0@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x558869d0eaa0 <e19013#> {m68} @dt=0x558869c7d050@(nw5)  Rs_execute [LV] => VAR 0x558869c7d550 <e18807#> {m37} @dt=0x558869c7d050@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c922d0 <e19020#> {m69} @dt=0x558869c80830@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558869c920f0 <e10180> {m69} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558869c91de0 <e10172> {m69} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c919e0 <e10173> {m69} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558869d0ebc0 <e19019#> {m69} @dt=0x558869c80830@(nw32)  sign_imm_execute [LV] => VAR 0x558869c80d30 <e18831#> {m40} @dt=0x558869c80830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c92970 <e19026#> {m70} @dt=0x558869c76e80@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d65230 <e19039#> {m70} @dt=0x558869c76e80@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0ece0 <e19025#> {m70} @dt=0x558869c76e80@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558869c76f60 <e18766#> {m28} @dt=0x558869c76e80@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c93030 <e19041#> {m71} @dt=0x558869c77480@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d65560 <e19054#> {m71} @dt=0x558869c77480@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0ee00 <e19040#> {m71} @dt=0x558869c77480@(nw1)  j_instruction_execute [LV] => VAR 0x558869c77560 <e18769#> {m29} @dt=0x558869c77480@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c936c0 <e19056#> {m72} @dt=0x558869c77a50@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d65890 <e19069#> {m72} @dt=0x558869c77a50@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0ef20 <e19055#> {m72} @dt=0x558869c77a50@(nw1)  using_HI_LO_execute [LV] => VAR 0x558869c77b30 <e18772#> {m30} @dt=0x558869c77a50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c94410 <e19071#> {m74} @dt=0x558869c88bc0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558869c94230 <e10238> {m74} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558869c93f20 <e10230> {m74} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c93b20 <e10231> {m74} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558869d0f040 <e19070#> {m74} @dt=0x558869c88bc0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x558869c890c0 <e18887#> {m50} @dt=0x558869c88bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c95150 <e19077#> {m75} @dt=0x558869c89f60@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558869c94f70 <e10263> {m75} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558869c94c60 <e10255> {m75} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c94860 <e10256> {m75} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558869d0f160 <e19076#> {m75} @dt=0x558869c89f60@(nw32)  j_program_counter_execute [LV] => VAR 0x558869c8a460 <e18895#> {m51} @dt=0x558869c89f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c95dd0 <e19083#> {m76} @dt=0x558869c86650@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558869c95bf0 <e10288> {m76} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558869c958e0 <e10280> {m76} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c954e0 <e10281> {m76} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558869d0f280 <e19082#> {m76} @dt=0x558869c86650@(nw32)  src_A_execute [LV] => VAR 0x558869c86b50 <e18871#> {m48} @dt=0x558869c86650@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869c96a50 <e19089#> {m77} @dt=0x558869c878c0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558869c96870 <e10313> {m77} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558869c96560 <e10305> {m77} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869c96160 <e10306> {m77} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558869d0f3a0 <e19088#> {m77} @dt=0x558869c878c0@(nw32)  src_B_execute [LV] => VAR 0x558869c87dc0 <e18879#> {m49} @dt=0x558869c878c0@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558869c96cd0 <e10316> {m78} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558869c97150 <e19095#> {m79} @dt=0x558869c71930@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0f4c0 <e19096#> {m79} @dt=0x558869c6b910@(nw1)  register_write_decode [RV] <- VAR 0x558869c6b9f0 <e18679#> {m8} @dt=0x558869c6b910@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0f5e0 <e19094#> {m79} @dt=0x558869c71930@(nw1)  register_write_execute [LV] => VAR 0x558869c71a10 <e18727#> {m20} @dt=0x558869c71930@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c97620 <e19098#> {m80} @dt=0x558869c71e90@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0f700 <e19099#> {m80} @dt=0x558869c6bd30@(nw1)  memory_to_register_decode [RV] <- VAR 0x558869c6be10 <e18682#> {m9} @dt=0x558869c6bd30@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0f820 <e19097#> {m80} @dt=0x558869c71e90@(nw1)  memory_to_register_execute [LV] => VAR 0x558869c71f70 <e18730#> {m21} @dt=0x558869c71e90@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c97a50 <e19101#> {m81} @dt=0x558869c723f0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0f940 <e19102#> {m81} @dt=0x558869c6c150@(nw1)  memory_write_decode [RV] <- VAR 0x558869c6c230 <e18685#> {m10} @dt=0x558869c6c150@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0fa60 <e19100#> {m81} @dt=0x558869c723f0@(nw1)  memory_write_execute [LV] => VAR 0x558869c724d0 <e18733#> {m22} @dt=0x558869c723f0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c97eb0 <e19104#> {m82} @dt=0x558869c73290@(nw2)
    1:2:2:1:3:1:1: VARREF 0x558869d0fb80 <e19105#> {m82} @dt=0x558869c6cf90@(nw2)  ALU_src_B_decode [RV] <- VAR 0x558869c6d490 <e18688#> {m11} @dt=0x558869c6cf90@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0fca0 <e19103#> {m82} @dt=0x558869c73290@(nw2)  ALU_src_B_execute [LV] => VAR 0x558869c73790 <e18736#> {m23} @dt=0x558869c73290@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c98380 <e19107#> {m83} @dt=0x558869c74520@(nw2)
    1:2:2:1:3:1:1: VARREF 0x558869d0fdc0 <e19108#> {m83} @dt=0x558869c6e1f0@(nw2)  register_destination_decode [RV] <- VAR 0x558869c6e6f0 <e18696#> {m12} @dt=0x558869c6e1f0@(nw2)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0fee0 <e19106#> {m83} @dt=0x558869c74520@(nw2)  register_destination_execute [LV] => VAR 0x558869c74a20 <e18744#> {m24} @dt=0x558869c74520@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c98820 <e19110#> {m84} @dt=0x558869c74f50@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d10000 <e19111#> {m84} @dt=0x558869c6eb30@(nw1)  HI_register_write_decode [RV] <- VAR 0x558869c6ec10 <e18704#> {m13} @dt=0x558869c6eb30@(nw1)  HI_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d10120 <e19109#> {m84} @dt=0x558869c74f50@(nw1)  HI_register_write_execute [LV] => VAR 0x558869c75030 <e18752#> {m25} @dt=0x558869c74f50@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c98cc0 <e19113#> {m85} @dt=0x558869c75560@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d10240 <e19114#> {m85} @dt=0x558869c6f050@(nw1)  LO_register_write_decode [RV] <- VAR 0x558869c6f130 <e18707#> {m14} @dt=0x558869c6f050@(nw1)  LO_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d10360 <e19112#> {m85} @dt=0x558869c75560@(nw1)  LO_register_write_execute [LV] => VAR 0x558869c75640 <e18755#> {m26} @dt=0x558869c75560@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c990f0 <e19116#> {m86} @dt=0x558869c76440@(nw6)
    1:2:2:1:3:1:1: VARREF 0x558869d10480 <e19117#> {m86} @dt=0x558869c6fed0@(nw6)  ALU_function_decode [RV] <- VAR 0x558869c703d0 <e18710#> {m15} @dt=0x558869c6fed0@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d105a0 <e19115#> {m86} @dt=0x558869c76440@(nw6)  ALU_function_execute [LV] => VAR 0x558869c76940 <e18758#> {m27} @dt=0x558869c76440@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c994a0 <e19119#> {m87} @dt=0x558869c7d050@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558869d106c0 <e19120#> {m87} @dt=0x558869c78890@(nw5)  Rs_decode [RV] <- VAR 0x558869c78d90 <e18775#> {m32} @dt=0x558869c78890@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d107e0 <e19118#> {m87} @dt=0x558869c7d050@(nw5)  Rs_execute [LV] => VAR 0x558869c7d550 <e18807#> {m37} @dt=0x558869c7d050@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c99880 <e19122#> {m88} @dt=0x558869c7e2c0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558869d10900 <e19123#> {m88} @dt=0x558869c79b00@(nw5)  Rt_decode [RV] <- VAR 0x558869c7a000 <e18783#> {m33} @dt=0x558869c79b00@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d10a20 <e19121#> {m88} @dt=0x558869c7e2c0@(nw5)  Rt_execute [LV] => VAR 0x558869c7e7c0 <e18815#> {m38} @dt=0x558869c7e2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c99c60 <e19125#> {m89} @dt=0x558869c7f530@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558869d10b40 <e19126#> {m89} @dt=0x558869c7ad70@(nw5)  Rd_decode [RV] <- VAR 0x558869c7b1f0 <e18791#> {m34} @dt=0x558869c7ad70@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d10c60 <e19124#> {m89} @dt=0x558869c7f530@(nw5)  Rd_execute [LV] => VAR 0x558869c7fa30 <e18823#> {m39} @dt=0x558869c7f530@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9a080 <e19128#> {m90} @dt=0x558869c80830@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d10d80 <e19129#> {m90} @dt=0x558869c7bda0@(nw32)  sign_imm_decode [RV] <- VAR 0x558869c7c2a0 <e18799#> {m35} @dt=0x558869c7bda0@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d10ea0 <e19127#> {m90} @dt=0x558869c80830@(nw32)  sign_imm_execute [LV] => VAR 0x558869c80d30 <e18831#> {m40} @dt=0x558869c80830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9a570 <e19131#> {m91} @dt=0x558869c76e80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d10fc0 <e19132#> {m91} @dt=0x558869c70850@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x558869c70930 <e18718#> {m16} @dt=0x558869c70850@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d110e0 <e19130#> {m91} @dt=0x558869c76e80@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558869c76f60 <e18766#> {m28} @dt=0x558869c76e80@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9a9d0 <e19134#> {m92} @dt=0x558869c77480@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d11200 <e19135#> {m92} @dt=0x558869c70db0@(nw1)  j_instruction_decode [RV] <- VAR 0x558869c70e90 <e18721#> {m17} @dt=0x558869c70db0@(nw1)  j_instruction_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d11320 <e19133#> {m92} @dt=0x558869c77480@(nw1)  j_instruction_execute [LV] => VAR 0x558869c77560 <e18769#> {m29} @dt=0x558869c77480@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9ae30 <e19137#> {m93} @dt=0x558869c77a50@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d11440 <e19138#> {m93} @dt=0x558869c71350@(nw1)  using_HI_LO_decode [RV] <- VAR 0x558869c71430 <e18724#> {m18} @dt=0x558869c71350@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d11560 <e19136#> {m93} @dt=0x558869c77a50@(nw1)  using_HI_LO_execute [LV] => VAR 0x558869c77b30 <e18772#> {m30} @dt=0x558869c77a50@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9b2d0 <e19140#> {m95} @dt=0x558869c88bc0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d11680 <e19141#> {m95} @dt=0x558869c84040@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x558869c84540 <e18855#> {m45} @dt=0x558869c84040@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d117a0 <e19139#> {m95} @dt=0x558869c88bc0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x558869c890c0 <e18887#> {m50} @dt=0x558869c88bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9b7a0 <e19143#> {m96} @dt=0x558869c89f60@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d118c0 <e19144#> {m96} @dt=0x558869c853a0@(nw32)  j_program_counter_decode [RV] <- VAR 0x558869c858a0 <e18863#> {m46} @dt=0x558869c853a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d119e0 <e19142#> {m96} @dt=0x558869c89f60@(nw32)  j_program_counter_execute [LV] => VAR 0x558869c8a460 <e18895#> {m51} @dt=0x558869c89f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9bb20 <e19146#> {m97} @dt=0x558869c86650@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d11b00 <e19147#> {m97} @dt=0x558869c81ad0@(nw32)  src_A_decode [RV] <- VAR 0x558869c81fd0 <e18839#> {m43} @dt=0x558869c81ad0@(nw32)  src_A_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d11c20 <e19145#> {m97} @dt=0x558869c86650@(nw32)  src_A_execute [LV] => VAR 0x558869c86b50 <e18871#> {m48} @dt=0x558869c86650@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869c9bf00 <e19149#> {m98} @dt=0x558869c878c0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d11d40 <e19150#> {m98} @dt=0x558869c82d40@(nw32)  src_B_decode [RV] <- VAR 0x558869c83240 <e18847#> {m44} @dt=0x558869c82d40@(nw32)  src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d11e60 <e19148#> {m98} @dt=0x558869c878c0@(nw32)  src_B_execute [LV] => VAR 0x558869c87dc0 <e18879#> {m49} @dt=0x558869c878c0@(nw32)  src_B_execute OUTPUT PORT
    1: MODULE 0x558869ca1b60 <e12633> {n1}  Execute_Memory_Register  L3
    1:2: VAR 0x558869ca1fd0 <e18334#> {n3} @dt=0x558869ca1ef0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558869ca23f0 <e18337#> {n4} @dt=0x558869ca2310@(nw1)  reset INPUT PORT
    1:2: VAR 0x558869ca2850 <e18340#> {n7} @dt=0x558869ca2770@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x558869ca2cb0 <e18343#> {n8} @dt=0x558869ca2bd0@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x558869ca3110 <e18346#> {n9} @dt=0x558869ca3030@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x558869ca3570 <e18349#> {n10} @dt=0x558869ca3490@(nw1)  HI_register_write_execute INPUT PORT
    1:2: VAR 0x558869ca3990 <e18352#> {n11} @dt=0x558869ca38b0@(nw1)  LO_register_write_execute INPUT PORT
    1:2: VAR 0x558869ca3f70 <e18355#> {n12} @dt=0x558869ca3e90@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x558869ca4540 <e18358#> {n13} @dt=0x558869ca4460@(nw1)  j_instruction_execute INPUT PORT
    1:2: VAR 0x558869ca4b50 <e18361#> {n15} @dt=0x558869ca4a70@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x558869ca5170 <e18364#> {n16} @dt=0x558869ca5090@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x558869ca5730 <e18367#> {n17} @dt=0x558869ca5650@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x558869ca5d50 <e18370#> {n18} @dt=0x558869ca5c70@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2: VAR 0x558869ca6360 <e18373#> {n19} @dt=0x558869ca6280@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2: VAR 0x558869ca6940 <e18376#> {n20} @dt=0x558869ca6860@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x558869ca6f30 <e18379#> {n21} @dt=0x558869ca6e50@(nw1)  j_instruction_memory OUTPUT PORT
    1:2: VAR 0x558869ca8260 <e18382#> {n24} @dt=0x558869ca7d60@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x558869ca9550 <e18390#> {n25} @dt=0x558869ca9050@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x558869caa840 <e18398#> {n26} @dt=0x558869caa340@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x558869cabb30 <e18406#> {n27} @dt=0x558869cab630@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x558869cace20 <e18414#> {n28} @dt=0x558869cac920@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x558869cae140 <e18422#> {n29} @dt=0x558869cadc40@(nw32)  j_program_counter_execute INPUT PORT
    1:2: VAR 0x558869caf480 <e18430#> {n31} @dt=0x558869caef80@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x558869cb0770 <e18438#> {n32} @dt=0x558869cb0270@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x558869cb1a60 <e18446#> {n33} @dt=0x558869cb1560@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x558869cb2d50 <e18454#> {n34} @dt=0x558869cb2850@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x558869cb4040 <e18462#> {n35} @dt=0x558869cb3b40@(nw5)  write_register_memory OUTPUT PORT
    1:2: VAR 0x558869cb53a0 <e18470#> {n36} @dt=0x558869cb4ea0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2: ALWAYS 0x558869cbf5a0 <e11149> {n40} [always_ff]
    1:2:1: SENTREE 0x558869cb5b80 <e10922> {n40}
    1:2:1:1: SENITEM 0x558869cb5830 <e10916> {n40} [POS]
    1:2:1:1:1: VARREF 0x558869a9e220 <e18476#> {n40} @dt=0x558869ca1ef0@(nw1)  clk [RV] <- VAR 0x558869ca1fd0 <e18334#> {n3} @dt=0x558869ca1ef0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558869cb5ac0 <e10921> {n40} [POS]
    1:2:1:1:1: VARREF 0x558869a9e340 <e18477#> {n40} @dt=0x558869ca2310@(nw1)  reset [RV] <- VAR 0x558869ca23f0 <e18337#> {n4} @dt=0x558869ca2310@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558869cb5cc0 <e10923> {n40} [UNNAMED]
    1:2:2:1: IF 0x558869cbf450 <e11146> {n41}
    1:2:2:1:1: VARREF 0x558869a9e460 <e18667#> {n41} @dt=0x558869ca2310@(nw1)  reset [RV] <- VAR 0x558869ca23f0 <e18337#> {n4} @dt=0x558869ca2310@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558869cb6160 <e10925> {n41} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb67f0 <e18479#> {n42} @dt=0x558869ca4a70@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d61cd0 <e18492#> {n42} @dt=0x558869ca4a70@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9e580 <e18478#> {n42} @dt=0x558869ca4a70@(nw1)  register_write_memory [LV] => VAR 0x558869ca4b50 <e18361#> {n15} @dt=0x558869ca4a70@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb6ed0 <e18494#> {n43} @dt=0x558869ca5090@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d62000 <e18507#> {n43} @dt=0x558869ca5090@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9e6a0 <e18493#> {n43} @dt=0x558869ca5090@(nw1)  memory_to_register_memory [LV] => VAR 0x558869ca5170 <e18364#> {n16} @dt=0x558869ca5090@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb7530 <e18509#> {n44} @dt=0x558869ca5650@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d62330 <e18522#> {n44} @dt=0x558869ca5650@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9e7c0 <e18508#> {n44} @dt=0x558869ca5650@(nw1)  memory_write_memory [LV] => VAR 0x558869ca5730 <e18367#> {n17} @dt=0x558869ca5650@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb7c10 <e18524#> {n45} @dt=0x558869ca5c70@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d62660 <e18537#> {n45} @dt=0x558869ca5c70@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9e8e0 <e18523#> {n45} @dt=0x558869ca5c70@(nw1)  HI_register_write_memory [LV] => VAR 0x558869ca5d50 <e18370#> {n18} @dt=0x558869ca5c70@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb82c0 <e18539#> {n46} @dt=0x558869ca6280@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d62990 <e18552#> {n46} @dt=0x558869ca6280@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0ab70 <e18538#> {n46} @dt=0x558869ca6280@(nw1)  LO_register_write_memory [LV] => VAR 0x558869ca6360 <e18373#> {n19} @dt=0x558869ca6280@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb8940 <e18554#> {n47} @dt=0x558869ca6860@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d62cc0 <e18567#> {n47} @dt=0x558869ca6860@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0ac90 <e18553#> {n47} @dt=0x558869ca6860@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558869ca6940 <e18376#> {n20} @dt=0x558869ca6860@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb8fd0 <e18569#> {n48} @dt=0x558869caef80@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869cb8d00 <e10999> {n48} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869d0adb0 <e18568#> {n48} @dt=0x558869caef80@(nw32)  ALU_output_memory [LV] => VAR 0x558869caf480 <e18430#> {n31} @dt=0x558869caef80@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb9660 <e18575#> {n49} @dt=0x558869cb0270@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869cb9390 <e11010> {n49} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869d0aed0 <e18574#> {n49} @dt=0x558869cb0270@(nw32)  ALU_HI_output_memory [LV] => VAR 0x558869cb0770 <e18438#> {n32} @dt=0x558869cb0270@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cb9cf0 <e18581#> {n50} @dt=0x558869cb1560@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869cb9a20 <e11021> {n50} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869d0aff0 <e18580#> {n50} @dt=0x558869cb1560@(nw32)  ALU_LO_output_memory [LV] => VAR 0x558869cb1a60 <e18446#> {n33} @dt=0x558869cb1560@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cba380 <e18587#> {n51} @dt=0x558869cb2850@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869cba0b0 <e11032> {n51} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869d0b110 <e18586#> {n51} @dt=0x558869cb2850@(nw32)  write_data_memory [LV] => VAR 0x558869cb2d50 <e18454#> {n34} @dt=0x558869cb2850@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cbaa10 <e18593#> {n52} @dt=0x558869cb3b40@(nw5)
    1:2:2:1:2:1:1: CONST 0x558869d63370 <e18606#> {n52} @dt=0x558869cb3b40@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0b230 <e18592#> {n52} @dt=0x558869cb3b40@(nw5)  write_register_memory [LV] => VAR 0x558869cb4040 <e18462#> {n35} @dt=0x558869cb3b40@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cbb0a0 <e18608#> {n53} @dt=0x558869ca6e50@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d636a0 <e18621#> {n53} @dt=0x558869ca6e50@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869d0b350 <e18607#> {n53} @dt=0x558869ca6e50@(nw1)  j_instruction_memory [LV] => VAR 0x558869ca6f30 <e18379#> {n21} @dt=0x558869ca6e50@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cbb780 <e18623#> {n54} @dt=0x558869cb4ea0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869cbb4b0 <e11065> {n54} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869d0b470 <e18622#> {n54} @dt=0x558869cb4ea0@(nw32)  j_program_counter_memory [LV] => VAR 0x558869cb53a0 <e18470#> {n36} @dt=0x558869cb4ea0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558869cbb9a0 <e11068> {n56} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbbe20 <e18629#> {n57} @dt=0x558869ca4a70@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0b590 <e18630#> {n57} @dt=0x558869ca2770@(nw1)  register_write_execute [RV] <- VAR 0x558869ca2850 <e18340#> {n7} @dt=0x558869ca2770@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0b6b0 <e18628#> {n57} @dt=0x558869ca4a70@(nw1)  register_write_memory [LV] => VAR 0x558869ca4b50 <e18361#> {n15} @dt=0x558869ca4a70@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbc2f0 <e18632#> {n58} @dt=0x558869ca5090@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0b7d0 <e18633#> {n58} @dt=0x558869ca2bd0@(nw1)  memory_to_register_execute [RV] <- VAR 0x558869ca2cb0 <e18343#> {n8} @dt=0x558869ca2bd0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0b8f0 <e18631#> {n58} @dt=0x558869ca5090@(nw1)  memory_to_register_memory [LV] => VAR 0x558869ca5170 <e18364#> {n16} @dt=0x558869ca5090@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbc720 <e18635#> {n59} @dt=0x558869ca5650@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0ba10 <e18636#> {n59} @dt=0x558869ca3030@(nw1)  memory_write_execute [RV] <- VAR 0x558869ca3110 <e18346#> {n9} @dt=0x558869ca3030@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0bb30 <e18634#> {n59} @dt=0x558869ca5650@(nw1)  memory_write_memory [LV] => VAR 0x558869ca5730 <e18367#> {n17} @dt=0x558869ca5650@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbcbf0 <e18638#> {n60} @dt=0x558869ca5c70@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0bc50 <e18639#> {n60} @dt=0x558869ca3490@(nw1)  HI_register_write_execute [RV] <- VAR 0x558869ca3570 <e18349#> {n10} @dt=0x558869ca3490@(nw1)  HI_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0bd70 <e18637#> {n60} @dt=0x558869ca5c70@(nw1)  HI_register_write_memory [LV] => VAR 0x558869ca5d50 <e18370#> {n18} @dt=0x558869ca5c70@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbd090 <e18641#> {n61} @dt=0x558869ca6280@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0be90 <e18642#> {n61} @dt=0x558869ca38b0@(nw1)  LO_register_write_execute [RV] <- VAR 0x558869ca3990 <e18352#> {n11} @dt=0x558869ca38b0@(nw1)  LO_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0bfb0 <e18640#> {n61} @dt=0x558869ca6280@(nw1)  LO_register_write_memory [LV] => VAR 0x558869ca6360 <e18373#> {n19} @dt=0x558869ca6280@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbd3d0 <e18644#> {n62} @dt=0x558869ca6860@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0c0d0 <e18645#> {n62} @dt=0x558869ca3e90@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558869ca3f70 <e18355#> {n12} @dt=0x558869ca3e90@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0c1f0 <e18643#> {n62} @dt=0x558869ca6860@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558869ca6940 <e18376#> {n20} @dt=0x558869ca6860@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbd820 <e18647#> {n63} @dt=0x558869ca6e50@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869d0c310 <e18648#> {n63} @dt=0x558869ca4460@(nw1)  j_instruction_execute [RV] <- VAR 0x558869ca4540 <e18358#> {n13} @dt=0x558869ca4460@(nw1)  j_instruction_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0c430 <e18646#> {n63} @dt=0x558869ca6e50@(nw1)  j_instruction_memory [LV] => VAR 0x558869ca6f30 <e18379#> {n21} @dt=0x558869ca6e50@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbdc80 <e18650#> {n64} @dt=0x558869caef80@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d0c550 <e18651#> {n64} @dt=0x558869ca7d60@(nw32)  ALU_output_execute [RV] <- VAR 0x558869ca8260 <e18382#> {n24} @dt=0x558869ca7d60@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0c670 <e18649#> {n64} @dt=0x558869caef80@(nw32)  ALU_output_memory [LV] => VAR 0x558869caf480 <e18430#> {n31} @dt=0x558869caef80@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbe0e0 <e18653#> {n65} @dt=0x558869cb0270@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d0c790 <e18654#> {n65} @dt=0x558869ca9050@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x558869ca9550 <e18390#> {n25} @dt=0x558869ca9050@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0c8b0 <e18652#> {n65} @dt=0x558869cb0270@(nw32)  ALU_HI_output_memory [LV] => VAR 0x558869cb0770 <e18438#> {n32} @dt=0x558869cb0270@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbe540 <e18656#> {n66} @dt=0x558869cb1560@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d0c9d0 <e18657#> {n66} @dt=0x558869caa340@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x558869caa840 <e18398#> {n26} @dt=0x558869caa340@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0caf0 <e18655#> {n66} @dt=0x558869cb1560@(nw32)  ALU_LO_output_memory [LV] => VAR 0x558869cb1a60 <e18446#> {n33} @dt=0x558869cb1560@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbe9a0 <e18659#> {n67} @dt=0x558869cb2850@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d0cc10 <e18660#> {n67} @dt=0x558869cab630@(nw32)  write_data_execute [RV] <- VAR 0x558869cabb30 <e18406#> {n27} @dt=0x558869cab630@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0cd30 <e18658#> {n67} @dt=0x558869cb2850@(nw32)  write_data_memory [LV] => VAR 0x558869cb2d50 <e18454#> {n34} @dt=0x558869cb2850@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbee00 <e18662#> {n68} @dt=0x558869cb3b40@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558869d0ce50 <e18663#> {n68} @dt=0x558869cac920@(nw5)  write_register_execute [RV] <- VAR 0x558869cace20 <e18414#> {n28} @dt=0x558869cac920@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0cf70 <e18661#> {n68} @dt=0x558869cb3b40@(nw5)  write_register_memory [LV] => VAR 0x558869cb4040 <e18462#> {n35} @dt=0x558869cb3b40@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869cbf2d0 <e18665#> {n69} @dt=0x558869cb4ea0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869d0d090 <e18666#> {n69} @dt=0x558869cadc40@(nw32)  j_program_counter_execute [RV] <- VAR 0x558869cae140 <e18422#> {n29} @dt=0x558869cadc40@(nw32)  j_program_counter_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869d0d1b0 <e18664#> {n69} @dt=0x558869cb4ea0@(nw32)  j_program_counter_memory [LV] => VAR 0x558869cb53a0 <e18470#> {n36} @dt=0x558869cb4ea0@(nw32)  j_program_counter_memory OUTPUT PORT
    1: MODULE 0x558869cc2340 <e12634> {o1}  Fetch_Decode_Register  L3
    1:2: VAR 0x558869cc27b0 <e18255#> {o3} @dt=0x558869cc26d0@(nw1)  clk INPUT PORT
    1:2: VAR 0x558869cc2c50 <e18258#> {o4} @dt=0x558869cc2b70@(nw1)  enable INPUT PORT
    1:2: VAR 0x558869cc3170 <e18261#> {o5} @dt=0x558869cc3090@(nw1)  clear INPUT PORT
    1:2: VAR 0x558869cc3690 <e18264#> {o6} @dt=0x558869cc35b0@(nw1)  reset INPUT PORT
    1:2: VAR 0x558869cc48d0 <e18267#> {o8} @dt=0x558869cc43d0@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x558869cc5b60 <e18275#> {o9} @dt=0x558869cc5660@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x558869cc6e90 <e18283#> {o11} @dt=0x558869cc6990@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x558869cc81c0 <e18291#> {o12} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x558869ccd3e0 <e11406> {o16} [always_ff]
    1:2:1: SENTREE 0x558869cc89d0 <e11306> {o16}
    1:2:1:1: SENITEM 0x558869cc8680 <e11300> {o16} [POS]
    1:2:1:1:1: VARREF 0x558869a9d380 <e18297#> {o16} @dt=0x558869cc26d0@(nw1)  clk [RV] <- VAR 0x558869cc27b0 <e18255#> {o3} @dt=0x558869cc26d0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558869cc8910 <e11305> {o16} [POS]
    1:2:1:1:1: VARREF 0x558869a9d4a0 <e18298#> {o16} @dt=0x558869cc35b0@(nw1)  reset [RV] <- VAR 0x558869cc3690 <e18264#> {o6} @dt=0x558869cc35b0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558869cc8b10 <e11307> {o16} [UNNAMED]
    1:2:2:1: IF 0x558869ccd2d0 <e11403> {o17}
    1:2:2:1:1: VARREF 0x558869a9d5c0 <e18331#> {o17} @dt=0x558869cc35b0@(nw1)  reset [RV] <- VAR 0x558869cc3690 <e18264#> {o6} @dt=0x558869cc35b0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558869cc93c0 <e11309> {o17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869cc9a50 <e18300#> {o18} @dt=0x558869cc6990@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869cc9780 <e11318> {o18} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869a9d6e0 <e18299#> {o18} @dt=0x558869cc6990@(nw32)  instruction_decode [LV] => VAR 0x558869cc6e90 <e18283#> {o11} @dt=0x558869cc6990@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869cca760 <e18306#> {o19} @dt=0x558869cc7cc0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x558869cca580 <e11342> {o19} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x558869cca270 <e11334> {o19} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x558869cc9e70 <e11335> {o19} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x558869a9d800 <e18305#> {o19} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558869cc81c0 <e18291#> {o12} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3: IF 0x558869ccd200 <e11401> {o21}
    1:2:2:1:3:1: LOGNOT 0x558869ccaac0 <e11402> {o21} @dt=0x558869b610b0@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x558869a9d920 <e18330#> {o21} @dt=0x558869cc2b70@(nw1)  enable [RV] <- VAR 0x558869cc2c50 <e18258#> {o4} @dt=0x558869cc2b70@(nw1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558869ccac00 <e11349> {o21} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x558869ccd0f0 <e11399> {o22}
    1:2:2:1:3:2:1:1: VARREF 0x558869a9da40 <e18329#> {o22} @dt=0x558869cc3090@(nw1)  clear [RV] <- VAR 0x558869cc3170 <e18261#> {o5} @dt=0x558869cc3090@(nw1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x558869ccb0a0 <e11351> {o22} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x558869ccb730 <e18312#> {o23} @dt=0x558869cc6990@(nw32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x558869ccb460 <e11360> {o23} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x558869a9db60 <e18311#> {o23} @dt=0x558869cc6990@(nw32)  instruction_decode [LV] => VAR 0x558869cc6e90 <e18283#> {o11} @dt=0x558869cc6990@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x558869ccc440 <e18318#> {o24} @dt=0x558869cc7cc0@(nw32)
    1:2:2:1:3:2:1:2:1:1: REPLICATE 0x558869ccc260 <e11384> {o24} @dt=0x558869b24d30@(G/w32)
    1:2:2:1:3:2:1:2:1:1:1: CONST 0x558869ccbf50 <e11376> {o24} @dt=0x558869b24440@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:1:2: CONST 0x558869ccbb50 <e11377> {o24} @dt=0x558869b25f00@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2:1:2: VARREF 0x558869a9dc80 <e18317#> {o24} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558869cc81c0 <e18291#> {o12} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x558869ccc690 <e11387> {o25} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x558869cccb10 <e18324#> {o26} @dt=0x558869cc6990@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x558869a9dda0 <e18325#> {o26} @dt=0x558869cc43d0@(nw32)  instruction_fetch [RV] <- VAR 0x558869cc48d0 <e18267#> {o8} @dt=0x558869cc43d0@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x558869a9dec0 <e18323#> {o26} @dt=0x558869cc6990@(nw32)  instruction_decode [LV] => VAR 0x558869cc6e90 <e18283#> {o11} @dt=0x558869cc6990@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x558869cccfb0 <e18327#> {o27} @dt=0x558869cc7cc0@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x558869a9dfe0 <e18328#> {o27} @dt=0x558869cc5660@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x558869cc5b60 <e18275#> {o9} @dt=0x558869cc5660@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x558869a9e100 <e18326#> {o27} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x558869cc81c0 <e18291#> {o12} @dt=0x558869cc7cc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x558869cd1c70 <e12635> {p1}  Memory_Writeback_Register  L3
    1:2: VAR 0x558869cd20e0 <e18012#> {p3} @dt=0x558869cd2000@(nw1)  clk INPUT PORT
    1:2: VAR 0x558869cd2500 <e18015#> {p4} @dt=0x558869cd2420@(nw1)  reset INPUT PORT
    1:2: VAR 0x558869cd2920 <e18018#> {p7} @dt=0x558869cd2840@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x558869cd2d40 <e18021#> {p8} @dt=0x558869cd2c60@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x558869cd3190 <e18024#> {p9} @dt=0x558869cd30b0@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x558869cd37a0 <e18027#> {p10} @dt=0x558869cd36c0@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x558869cd3df0 <e18030#> {p12} @dt=0x558869cd3d10@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x558869cd4400 <e18033#> {p13} @dt=0x558869cd4320@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x558869cd4a10 <e18036#> {p14} @dt=0x558869cd4930@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2: VAR 0x558869cd5020 <e18039#> {p15} @dt=0x558869cd4f40@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2: VAR 0x558869cd6320 <e18042#> {p18} @dt=0x558869cd5e20@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x558869cd7610 <e18050#> {p19} @dt=0x558869cd7110@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x558869cd8900 <e18058#> {p20} @dt=0x558869cd8400@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x558869cd9bf0 <e18066#> {p21} @dt=0x558869cd96f0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x558869cdaee0 <e18074#> {p22} @dt=0x558869cda9e0@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x558869cdc1d0 <e18082#> {p24} @dt=0x558869cdbcd0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x558869cdd4f0 <e18090#> {p25} @dt=0x558869cdcff0@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x558869cde620 <e18098#> {p26} @dt=0x558869cde1a0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x558869cdf8c0 <e18106#> {p27} @dt=0x558869cdf3c0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x558869ce0bb0 <e18114#> {p28} @dt=0x558869ce06b0@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x558869ce8330 <e11944> {p31} [always_ff]
    1:2:1: SENTREE 0x558869ce13a0 <e11785> {p31}
    1:2:1:1: SENITEM 0x558869ce1050 <e11779> {p31} [POS]
    1:2:1:1:1: VARREF 0x558869a9b1c0 <e18120#> {p31} @dt=0x558869cd2000@(nw1)  clk [RV] <- VAR 0x558869cd20e0 <e18012#> {p3} @dt=0x558869cd2000@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558869ce12e0 <e11784> {p31} [POS]
    1:2:1:1:1: VARREF 0x558869a9b2e0 <e18121#> {p31} @dt=0x558869cd2420@(nw1)  reset [RV] <- VAR 0x558869cd2500 <e18015#> {p4} @dt=0x558869cd2420@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x558869ce14e0 <e11786> {p31} [UNNAMED]
    1:2:2:1: IF 0x558869ce81e0 <e11941> {p32}
    1:2:2:1:1: VARREF 0x558869a9b400 <e18248#> {p32} @dt=0x558869cd2420@(nw1)  reset [RV] <- VAR 0x558869cd2500 <e18015#> {p4} @dt=0x558869cd2420@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558869ce19b0 <e11788> {p32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce2040 <e18123#> {p33} @dt=0x558869cd3d10@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d59d80 <e18136#> {p33} @dt=0x558869cd3d10@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9b520 <e18122#> {p33} @dt=0x558869cd3d10@(nw1)  register_write_writeback [LV] => VAR 0x558869cd3df0 <e18030#> {p12} @dt=0x558869cd3d10@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce26f0 <e18138#> {p34} @dt=0x558869cd4320@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d5a0b0 <e18151#> {p34} @dt=0x558869cd4320@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9b640 <e18137#> {p34} @dt=0x558869cd4320@(nw1)  memory_to_register_writeback [LV] => VAR 0x558869cd4400 <e18033#> {p13} @dt=0x558869cd4320@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce2da0 <e18153#> {p35} @dt=0x558869cd4930@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d5a420 <e18166#> {p35} @dt=0x558869cd4930@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9b760 <e18152#> {p35} @dt=0x558869cd4930@(nw1)  HI_register_write_writeback [LV] => VAR 0x558869cd4a10 <e18036#> {p14} @dt=0x558869cd4930@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce3450 <e18168#> {p36} @dt=0x558869cd4f40@(nw1)
    1:2:2:1:2:1:1: CONST 0x558869d60e90 <e18181#> {p36} @dt=0x558869cd4f40@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9b880 <e18167#> {p36} @dt=0x558869cd4f40@(nw1)  LO_register_write_writeback [LV] => VAR 0x558869cd5020 <e18039#> {p15} @dt=0x558869cd4f40@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce3ab0 <e18183#> {p37} @dt=0x558869cdbcd0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869ce37e0 <e11840> {p37} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869a9b9a0 <e18182#> {p37} @dt=0x558869cdbcd0@(nw32)  ALU_output_writeback [LV] => VAR 0x558869cdc1d0 <e18082#> {p24} @dt=0x558869cdbcd0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce4190 <e18189#> {p38} @dt=0x558869cdcff0@(nw5)
    1:2:2:1:2:1:1: CONST 0x558869d612a0 <e18202#> {p38} @dt=0x558869cdcff0@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x558869a9bac0 <e18188#> {p38} @dt=0x558869cdcff0@(nw5)  write_register_writeback [LV] => VAR 0x558869cdd4f0 <e18090#> {p25} @dt=0x558869cdcff0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce47f0 <e18204#> {p39} @dt=0x558869cde1a0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869ce4520 <e11862> {p39} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869a9bbe0 <e18203#> {p39} @dt=0x558869cde1a0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x558869cde620 <e18098#> {p26} @dt=0x558869cde1a0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce4e80 <e18210#> {p40} @dt=0x558869cdf3c0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869ce4bb0 <e11873> {p40} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869a9bd00 <e18209#> {p40} @dt=0x558869cdf3c0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x558869cdf8c0 <e18106#> {p27} @dt=0x558869cdf3c0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558869ce5510 <e18216#> {p41} @dt=0x558869ce06b0@(nw32)
    1:2:2:1:2:1:1: CONST 0x558869ce5240 <e11884> {p41} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x558869a9be20 <e18215#> {p41} @dt=0x558869ce06b0@(nw32)  read_data_writeback [LV] => VAR 0x558869ce0bb0 <e18114#> {p28} @dt=0x558869ce06b0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558869ce5790 <e11887> {p43} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce5c00 <e18222#> {p44} @dt=0x558869cd3d10@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869a9bf40 <e18223#> {p44} @dt=0x558869cd2840@(nw1)  register_write_memory [RV] <- VAR 0x558869cd2920 <e18018#> {p7} @dt=0x558869cd2840@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9c060 <e18221#> {p44} @dt=0x558869cd3d10@(nw1)  register_write_writeback [LV] => VAR 0x558869cd3df0 <e18030#> {p12} @dt=0x558869cd3d10@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce60d0 <e18225#> {p45} @dt=0x558869cd4320@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869a9c180 <e18226#> {p45} @dt=0x558869cd2c60@(nw1)  memory_to_register_memory [RV] <- VAR 0x558869cd2d40 <e18021#> {p8} @dt=0x558869cd2c60@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9c2a0 <e18224#> {p45} @dt=0x558869cd4320@(nw1)  memory_to_register_writeback [LV] => VAR 0x558869cd4400 <e18033#> {p13} @dt=0x558869cd4320@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce65b0 <e18228#> {p47} @dt=0x558869cd4930@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869a9c3c0 <e18229#> {p47} @dt=0x558869cd30b0@(nw1)  HI_register_write_memory [RV] <- VAR 0x558869cd3190 <e18024#> {p9} @dt=0x558869cd30b0@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9c4e0 <e18227#> {p47} @dt=0x558869cd4930@(nw1)  HI_register_write_writeback [LV] => VAR 0x558869cd4a10 <e18036#> {p14} @dt=0x558869cd4930@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce6a50 <e18231#> {p48} @dt=0x558869cd4f40@(nw1)
    1:2:2:1:3:1:1: VARREF 0x558869a9c600 <e18232#> {p48} @dt=0x558869cd36c0@(nw1)  LO_register_write_memory [RV] <- VAR 0x558869cd37a0 <e18027#> {p10} @dt=0x558869cd36c0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9c720 <e18230#> {p48} @dt=0x558869cd4f40@(nw1)  LO_register_write_writeback [LV] => VAR 0x558869cd5020 <e18039#> {p15} @dt=0x558869cd4f40@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce6ec0 <e18234#> {p50} @dt=0x558869cdbcd0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869a9c840 <e18235#> {p50} @dt=0x558869cd5e20@(nw32)  ALU_output_memory [RV] <- VAR 0x558869cd6320 <e18042#> {p18} @dt=0x558869cd5e20@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9c960 <e18233#> {p50} @dt=0x558869cdbcd0@(nw32)  ALU_output_writeback [LV] => VAR 0x558869cdc1d0 <e18082#> {p24} @dt=0x558869cdbcd0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce7340 <e18237#> {p51} @dt=0x558869cdcff0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x558869a9ca80 <e18238#> {p51} @dt=0x558869cd7110@(nw5)  write_register_memory [RV] <- VAR 0x558869cd7610 <e18050#> {p19} @dt=0x558869cd7110@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9cba0 <e18236#> {p51} @dt=0x558869cdcff0@(nw5)  write_register_writeback [LV] => VAR 0x558869cdd4f0 <e18090#> {p25} @dt=0x558869cdcff0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce77a0 <e18240#> {p52} @dt=0x558869cde1a0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869a9ccc0 <e18241#> {p52} @dt=0x558869cd8400@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x558869cd8900 <e18058#> {p20} @dt=0x558869cd8400@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9cde0 <e18239#> {p52} @dt=0x558869cde1a0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x558869cde620 <e18098#> {p26} @dt=0x558869cde1a0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce7c00 <e18243#> {p53} @dt=0x558869cdf3c0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869a9cf00 <e18244#> {p53} @dt=0x558869cd96f0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x558869cd9bf0 <e18066#> {p21} @dt=0x558869cd96f0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9d020 <e18242#> {p53} @dt=0x558869cdf3c0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x558869cdf8c0 <e18106#> {p27} @dt=0x558869cdf3c0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558869ce8060 <e18246#> {p54} @dt=0x558869ce06b0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x558869a9d140 <e18247#> {p54} @dt=0x558869cda9e0@(nw32)  read_data_memory [RV] <- VAR 0x558869cdaee0 <e18074#> {p22} @dt=0x558869cda9e0@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558869a9d260 <e18245#> {p54} @dt=0x558869ce06b0@(nw32)  read_data_writeback [LV] => VAR 0x558869ce0bb0 <e18114#> {p28} @dt=0x558869ce06b0@(nw32)  read_data_writeback OUTPUT PORT
    1: MODULE 0x558869cebfe0 <e12636> {q1}  ALU_Input_Mux  L3
    1:2: VAR 0x558869cecff0 <e17813#> {q2} @dt=0x558869cecaf0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2: VAR 0x558869cee0b0 <e17821#> {q3} @dt=0x558869cedbb0@(nw3)  forward_one_execute INPUT PORT
    1:2: VAR 0x558869cef370 <e17829#> {q4} @dt=0x558869ceee70@(nw3)  forward_two_execute INPUT PORT
    1:2: VAR 0x558869cf0610 <e17837#> {q6} @dt=0x558869cf0110@(nw32)  read_data_1_reg INPUT PORT
    1:2: VAR 0x558869cf18b0 <e17845#> {q7} @dt=0x558869cf13b0@(nw32)  result_writeback INPUT PORT
    1:2: VAR 0x558869cf2b70 <e17853#> {q8} @dt=0x558869cf2670@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x558869cf3e30 <e17861#> {q9} @dt=0x558869cf3930@(nw32)  LO_result_writeback INPUT PORT
    1:2: VAR 0x558869cf50f0 <e17869#> {q10} @dt=0x558869cf4bf0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x558869cf6350 <e17877#> {q11} @dt=0x558869cf5e50@(nw32)  read_data_2_reg INPUT PORT
    1:2: VAR 0x558869cf75f0 <e17885#> {q12} @dt=0x558869cf70f0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x558869cf88b0 <e17893#> {q13} @dt=0x558869cf83b0@(nw32)  HI_result_writeback INPUT PORT
    1:2: VAR 0x558869cf9b70 <e17901#> {q14} @dt=0x558869cf9670@(nw32)  sign_imm_execute INPUT PORT
    1:2: VAR 0x558869cfadd0 <e17909#> {q15} @dt=0x558869cfa8d0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2: VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2: VAR 0x558869cfd370 <e17925#> {q18} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2: VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2: ALWAYS 0x558869d07f60 <e12601> {q22} [always_comb]
    1:2:2: BEGIN 0x558869cfe770 <e12386> {q22} [UNNAMED]
    1:2:2:1: CASE 0x558869cfeb00 <e12388> {q23}
    1:2:2:1:1: VARREF 0x558869c64190 <e17939#> {q23} @dt=0x558869cedbb0@(nw3)  forward_one_execute [RV] <- VAR 0x558869cee0b0 <e17821#> {q3} @dt=0x558869cedbb0@(nw3)  forward_one_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x558869cff3c0 <e12401> {q24}
    1:2:2:1:2:1: CONST 0x558869cfece0 <e12395> {q24} @dt=0x558869c20450@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x558869cff300 <e17941#> {q24} @dt=0x558869cfbbb0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869c642b0 <e17942#> {q24} @dt=0x558869cf0110@(nw32)  read_data_1_reg [RV] <- VAR 0x558869cf0610 <e17837#> {q6} @dt=0x558869cf0110@(nw32)  read_data_1_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869c643d0 <e17940#> {q24} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute [LV] => VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869cffce0 <e12414> {q25}
    1:2:2:1:2:1: CONST 0x558869cff590 <e12407> {q25} @dt=0x558869c20450@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x558869cffc20 <e17944#> {q25} @dt=0x558869cfbbb0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869c644f0 <e17945#> {q25} @dt=0x558869cf13b0@(nw32)  result_writeback [RV] <- VAR 0x558869cf18b0 <e17845#> {q7} @dt=0x558869cf13b0@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba4150 <e17943#> {q25} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute [LV] => VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d00600 <e12427> {q26}
    1:2:2:1:2:1: CONST 0x558869cffeb0 <e12420> {q26} @dt=0x558869c20450@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x558869d00540 <e17947#> {q26} @dt=0x558869cfbbb0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba42c0 <e17948#> {q26} @dt=0x558869cf2670@(nw32)  ALU_output_memory [RV] <- VAR 0x558869cf2b70 <e17853#> {q8} @dt=0x558869cf2670@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba43e0 <e17946#> {q26} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute [LV] => VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d00f20 <e12440> {q27}
    1:2:2:1:2:1: CONST 0x558869d007d0 <e12433> {q27} @dt=0x558869c20450@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x558869d00e60 <e17950#> {q27} @dt=0x558869cfbbb0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba4500 <e17951#> {q27} @dt=0x558869cf4bf0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x558869cf50f0 <e17869#> {q10} @dt=0x558869cf4bf0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba4620 <e17949#> {q27} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute [LV] => VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d01840 <e12453> {q28}
    1:2:2:1:2:1: CONST 0x558869d010f0 <e12446> {q28} @dt=0x558869c20450@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x558869d01780 <e17953#> {q28} @dt=0x558869cfbbb0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba4740 <e17954#> {q28} @dt=0x558869cf3930@(nw32)  LO_result_writeback [RV] <- VAR 0x558869cf3e30 <e17861#> {q9} @dt=0x558869cf3930@(nw32)  LO_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba4860 <e17952#> {q28} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute [LV] => VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d01ff0 <e12465> {q29}
    1:2:2:1:2:2: ASSIGN 0x558869d01f30 <e17956#> {q29} @dt=0x558869cfbbb0@(nw32)
    1:2:2:1:2:2:1: CONST 0x558869d01c60 <e12462> {q29} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x558869ba4980 <e17955#> {q29} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute [LV] => VAR 0x558869cfc0b0 <e17917#> {q17} @dt=0x558869cfbbb0@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1: CASE 0x558869d02360 <e12545> {q31}
    1:2:2:1:1: VARREF 0x558869ba4aa0 <e17964#> {q31} @dt=0x558869ceee70@(nw3)  forward_two_execute [RV] <- VAR 0x558869cef370 <e17829#> {q4} @dt=0x558869ceee70@(nw3)  forward_two_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d02bf0 <e12480> {q32}
    1:2:2:1:2:1: CONST 0x558869d02540 <e12474> {q32} @dt=0x558869c20450@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x558869d02b30 <e17966#> {q32} @dt=0x558869cfe030@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba4bc0 <e17967#> {q32} @dt=0x558869cf5e50@(nw32)  read_data_2_reg [RV] <- VAR 0x558869cf6350 <e17877#> {q11} @dt=0x558869cf5e50@(nw32)  read_data_2_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba4ce0 <e17965#> {q32} @dt=0x558869cfe030@(nw32)  src_mux_input_0 [LV] => VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x558869d034f0 <e12493> {q33}
    1:2:2:1:2:1: CONST 0x558869d02de0 <e12486> {q33} @dt=0x558869c20450@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x558869d03430 <e17969#> {q33} @dt=0x558869cfe030@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba4e00 <e17970#> {q33} @dt=0x558869cf13b0@(nw32)  result_writeback [RV] <- VAR 0x558869cf18b0 <e17845#> {q7} @dt=0x558869cf13b0@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba4f20 <e17968#> {q33} @dt=0x558869cfe030@(nw32)  src_mux_input_0 [LV] => VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x558869d03dd0 <e12506> {q34}
    1:2:2:1:2:1: CONST 0x558869d036c0 <e12499> {q34} @dt=0x558869c20450@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x558869d03d10 <e17972#> {q34} @dt=0x558869cfe030@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba5040 <e17973#> {q34} @dt=0x558869cf2670@(nw32)  ALU_output_memory [RV] <- VAR 0x558869cf2b70 <e17853#> {q8} @dt=0x558869cf2670@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba5160 <e17971#> {q34} @dt=0x558869cfe030@(nw32)  src_mux_input_0 [LV] => VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x558869d046b0 <e12519> {q35}
    1:2:2:1:2:1: CONST 0x558869d03fa0 <e12512> {q35} @dt=0x558869c20450@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x558869d045f0 <e17975#> {q35} @dt=0x558869cfe030@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba5280 <e17976#> {q35} @dt=0x558869cf70f0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x558869cf75f0 <e17885#> {q12} @dt=0x558869cf70f0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba53a0 <e17974#> {q35} @dt=0x558869cfe030@(nw32)  src_mux_input_0 [LV] => VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x558869d04f90 <e12532> {q36}
    1:2:2:1:2:1: CONST 0x558869d04880 <e12525> {q36} @dt=0x558869c20450@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x558869d04ed0 <e17978#> {q36} @dt=0x558869cfe030@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869ba54c0 <e17979#> {q36} @dt=0x558869cf83b0@(nw32)  HI_result_writeback [RV] <- VAR 0x558869cf88b0 <e17893#> {q13} @dt=0x558869cf83b0@(nw32)  HI_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869ba55e0 <e17977#> {q36} @dt=0x558869cfe030@(nw32)  src_mux_input_0 [LV] => VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x558869d05700 <e12544> {q37}
    1:2:2:1:2:2: ASSIGN 0x558869d05640 <e17981#> {q37} @dt=0x558869cfe030@(nw32)
    1:2:2:1:2:2:1: CONST 0x558869d05370 <e12541> {q37} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x558869ba5700 <e17980#> {q37} @dt=0x558869cfe030@(nw32)  src_mux_input_0 [LV] => VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2:2:1: CASE 0x558869d05a70 <e12599> {q39}
    1:2:2:1:1: VARREF 0x558869ba5820 <e17990#> {q39} @dt=0x558869cecaf0@(nw2)  ALU_src_B_execute [RV] <- VAR 0x558869cecff0 <e17813#> {q2} @dt=0x558869cecaf0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d06360 <e12560> {q40}
    1:2:2:1:2:1: CONST 0x558869d05c50 <e12554> {q40} @dt=0x558869b48860@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x558869d062a0 <e17992#> {q40} @dt=0x558869cfce70@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869a9a9e0 <e17993#> {q40} @dt=0x558869cfe030@(nw32)  src_mux_input_0 [RV] <- VAR 0x558869cfe530 <e17933#> {q21} @dt=0x558869cfe030@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2:2:2: VARREF 0x558869a9ab00 <e17991#> {q40} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute [LV] => VAR 0x558869cfd370 <e17925#> {q18} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d06c80 <e12573> {q41}
    1:2:2:1:2:1: CONST 0x558869d06530 <e12566> {q41} @dt=0x558869b48860@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x558869d06bc0 <e17995#> {q41} @dt=0x558869cfce70@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869a9ac20 <e17996#> {q41} @dt=0x558869cf9670@(nw32)  sign_imm_execute [RV] <- VAR 0x558869cf9b70 <e17901#> {q14} @dt=0x558869cf9670@(nw32)  sign_imm_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869a9ad40 <e17994#> {q41} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute [LV] => VAR 0x558869cfd370 <e17925#> {q18} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d075c0 <e12586> {q42}
    1:2:2:1:2:1: CONST 0x558869d06e50 <e12579> {q42} @dt=0x558869b48860@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x558869d07500 <e17998#> {q42} @dt=0x558869cfce70@(nw32)
    1:2:2:1:2:2:1: VARREF 0x558869a9ae60 <e17999#> {q42} @dt=0x558869cfa8d0@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x558869cfadd0 <e17909#> {q15} @dt=0x558869cfa8d0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558869a9af80 <e17997#> {q42} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute [LV] => VAR 0x558869cfd370 <e17925#> {q18} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558869d07d70 <e12598> {q43}
    1:2:2:1:2:2: ASSIGN 0x558869d07cb0 <e18001#> {q43} @dt=0x558869cfce70@(nw32)
    1:2:2:1:2:2:1: CONST 0x558869d079e0 <e12595> {q43} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x558869a9b0a0 <e18000#> {q43} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute [LV] => VAR 0x558869cfd370 <e17925#> {q18} @dt=0x558869cfce70@(nw32)  src_B_ALU_execute OUTPUT PORT
    3: TYPETABLE 0x558869a855f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x558869b610b0 <e3537> {c468} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558869b311b0 <e2760> {c267} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558869b24440 <e2474> {c206} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558869b610b0 <e3537> {c468} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558869d2b480 <e17691> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x558869b48860 <e3151> {c366} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x558869c20450 <e7813> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x558869b24b00 <e2486> {c206} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558869d90170 <e24488#> {c267} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558869b40730 <e3017> {c331} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558869d66420 <e19356#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558869d65f20 <e19302#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558869b81f50 <e4232> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558869d8a5c0 <e23124#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558869d8e640 <e23772#> {c73} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x558869d8ee50 <e23826#> {c75} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x558869b246b0 <e2481> {c206} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x558869d91280 <e24654#> {c366} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x558869b9aeb0 <e4893> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x558869d820f0 <e22265#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869abdca0 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869b19800 <e2270> {c162} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869d6d130 <e20457#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869acd9a0 <e462> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869adcbd0 <e824> {c71} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869d69a30 <e19942#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869abd9a0 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869d82900 <e22308#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869b25f00 <e2521> {c210} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869b811c0 <e4207> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869b24d30 <e2493> {c206} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869c9fc60 <e17959#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558869b817e0 <e4220> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x558869d86ce0 <e22718#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869abd9a0 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869abdca0 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869acd9a0 <e462> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869adcbd0 <e824> {c71} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b19800 <e2270> {c162} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b24440 <e2474> {c206} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558869b246b0 <e2481> {c206} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x558869b24b00 <e2486> {c206} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558869b24d30 <e2493> {c206} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b25f00 <e2521> {c210} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b311b0 <e2760> {c267} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558869b40730 <e3017> {c331} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869b48860 <e3151> {c366} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869b610b0 <e3537> {c468} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558869b811c0 <e4207> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b817e0 <e4220> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869b81f50 <e4232> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869b9aeb0 <e4893> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x558869c20450 <e7813> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x558869d2b480 <e17691> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558869d45600 <e17699> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558869cecaf0 <e17812#> {q2} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869cedbb0 <e17820#> {q3} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x558869ceee70 <e17828#> {q4} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x558869cf0110 <e17836#> {q6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf13b0 <e17844#> {q7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf2670 <e17852#> {q8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf3930 <e17860#> {q9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf4bf0 <e17868#> {q10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf5e50 <e17876#> {q11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf70f0 <e17884#> {q12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf83b0 <e17892#> {q13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cf9670 <e17900#> {q14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cfa8d0 <e17908#> {q15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cfbbb0 <e17916#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cfce70 <e17924#> {q18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cfe030 <e17932#> {q21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c9fc60 <e17959#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cd2000 <e18011#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd2420 <e18014#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd2840 <e18017#> {p7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd2c60 <e18020#> {p8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd30b0 <e18023#> {p9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd36c0 <e18026#> {p10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd3d10 <e18029#> {p12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd4320 <e18032#> {p13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd4930 <e18035#> {p14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd4f40 <e18038#> {p15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cd5e20 <e18041#> {p18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cd7110 <e18049#> {p19} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869cd8400 <e18057#> {p20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cd96f0 <e18065#> {p21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cda9e0 <e18073#> {p22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cdbcd0 <e18081#> {p24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cdcff0 <e18089#> {p25} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869cde1a0 <e18097#> {p26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cdf3c0 <e18105#> {p27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ce06b0 <e18113#> {p28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cc26d0 <e18254#> {o3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cc2b70 <e18257#> {o4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cc3090 <e18260#> {o5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cc35b0 <e18263#> {o6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869cc43d0 <e18266#> {o8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cc5660 <e18274#> {o9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cc6990 <e18282#> {o11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cc7cc0 <e18290#> {o12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ca1ef0 <e18333#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca2310 <e18336#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca2770 <e18339#> {n7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca2bd0 <e18342#> {n8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca3030 <e18345#> {n9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca3490 <e18348#> {n10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca38b0 <e18351#> {n11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca3e90 <e18354#> {n12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca4460 <e18357#> {n13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca4a70 <e18360#> {n15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca5090 <e18363#> {n16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca5650 <e18366#> {n17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca5c70 <e18369#> {n18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca6280 <e18372#> {n19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca6860 <e18375#> {n20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca6e50 <e18378#> {n21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ca7d60 <e18381#> {n24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ca9050 <e18389#> {n25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869caa340 <e18397#> {n26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cab630 <e18405#> {n27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cac920 <e18413#> {n28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869cadc40 <e18421#> {n29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869caef80 <e18429#> {n31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cb0270 <e18437#> {n32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cb1560 <e18445#> {n33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cb2850 <e18453#> {n34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869cb3b40 <e18461#> {n35} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869cb4ea0 <e18469#> {n36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c6acb0 <e18669#> {m3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6b0d0 <e18672#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6b4f0 <e18675#> {m5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6b910 <e18678#> {m8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6bd30 <e18681#> {m9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6c150 <e18684#> {m10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6cf90 <e18687#> {m11} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869c6e1f0 <e18695#> {m12} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869c6eb30 <e18703#> {m13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6f050 <e18706#> {m14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c6fed0 <e18709#> {m15} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869c70850 <e18717#> {m16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c70db0 <e18720#> {m17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c71350 <e18723#> {m18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c71930 <e18726#> {m20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c71e90 <e18729#> {m21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c723f0 <e18732#> {m22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c73290 <e18735#> {m23} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869c74520 <e18743#> {m24} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869c74f50 <e18751#> {m25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c75560 <e18754#> {m26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c76440 <e18757#> {m27} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869c76e80 <e18765#> {m28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c77480 <e18768#> {m29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c77a50 <e18771#> {m30} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c78890 <e18774#> {m32} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c79b00 <e18782#> {m33} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c7ad70 <e18790#> {m34} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c7bda0 <e18798#> {m35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c7d050 <e18806#> {m37} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c7e2c0 <e18814#> {m38} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c7f530 <e18822#> {m39} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c80830 <e18830#> {m40} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c81ad0 <e18838#> {m43} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c82d40 <e18846#> {m44} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c84040 <e18854#> {m45} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c853a0 <e18862#> {m46} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c86650 <e18870#> {m48} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c878c0 <e18878#> {m49} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c88bc0 <e18886#> {m50} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c89f60 <e18894#> {m51} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c508d0 <e19154#> {l3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c50df0 <e19157#> {l4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c51310 <e19160#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c516d0 <e19163#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c51a90 <e19166#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c52830 <e19169#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c53010 <e19177#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c537f0 <e19185#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c54a30 <e19193#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c55210 <e19201#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c559f0 <e19209#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c56c30 <e19217#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c57410 <e19225#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c58650 <e19233#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c58e30 <e19241#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c5a070 <e19249#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x558869c5bfd0 <e19266#> {l13} @dt=this@(nw32)u[31:0] refdt=0x558869c5bad0(nw32) [31:0]
    3:1:2: RANGE 0x558869c5b9d0 <e9037> {l13}
    3:1:2:2: CONST 0x558869c5b300 <e9033> {l13} @dt=0x558869abd9a0@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x558869c5b700 <e9034> {l13} @dt=0x558869abdca0@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x558869c5bad0 <e19260#> {l13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c5cd00 <e19268#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c5d430 <e19276#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869d65f20 <e19302#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869d66420 <e19356#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c5fbe0 <e19371#> {l28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c46ed0 <e19419#> {k2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c47bf0 <e19422#> {k3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c48530 <e19430#> {k4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c48a50 <e19433#> {k5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c48f70 <e19436#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c49dd0 <e19439#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869d459d0 <e19464#> {j6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869d46050 <e19472#> {j7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869d468b0 <e19509#> {j8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869d47110 <e19546#> {j9} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869d47970 <e19583#> {j10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869d481d0 <e19620#> {j12} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869d2b710 <e19674#> {i6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869d2b970 <e19677#> {i7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869d43c20 <e19714#> {i8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869d44480 <e19751#> {i10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869c0e3c0 <e19799#> {h2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c0ee10 <e19802#> {h3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c0fe50 <e19810#> {h4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c11090 <e19818#> {h5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c122d0 <e19826#> {h6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c13550 <e19834#> {h7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c13ed0 <e19842#> {h8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c14430 <e19845#> {h9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c152d0 <e19848#> {h10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c15c50 <e19856#> {h11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c161b0 <e19859#> {h12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c17010 <e19862#> {h13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869c179e0 <e19870#> {h14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c17ff0 <e19873#> {h15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c18640 <e19876#> {h16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c18c50 <e19879#> {h17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c191c0 <e19882#> {h18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c197d0 <e19885#> {h19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c19d90 <e19888#> {h20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c1a330 <e19891#> {h22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c1a880 <e19894#> {h23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c1ae60 <e19897#> {h24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c1b470 <e19900#> {h25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c1ba60 <e19903#> {h26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c1c950 <e19906#> {h27} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x558869c1dc80 <e19914#> {h28} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x558869c1e580 <e19922#> {h31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869c1e9b0 <e19925#> {h32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869d69a30 <e19942#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869bf93c0 <e20126#> {g3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869bfa580 <e20134#> {g4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869bfb7c0 <e20142#> {g5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869bfca00 <e20150#> {g6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869bfd340 <e20158#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bae680 <e20365#> {f3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869bb1360 <e20373#> {f5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb1780 <e20376#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb1ba0 <e20379#> {f7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb2680 <e20382#> {f8} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869bb3720 <e20390#> {f9} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869bb40a0 <e20398#> {f10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb4ea0 <e20401#> {f11} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869bb57e0 <e20409#> {f12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb5d00 <e20412#> {f13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb6280 <e20415#> {f14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb6820 <e20418#> {f15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb6d80 <e20421#> {f16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869bb7ae0 <e20424#> {f19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869bb8900 <e20432#> {f20} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869bb9820 <e20440#> {f21} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869d6d130 <e20457#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b6c340 <e22114#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869b6d480 <e22122#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b6e6c0 <e22130#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b6f940 <e22138#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b70b80 <e22146#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b71e20 <e22154#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b72fa0 <e22162#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869b74120 <e22170#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869b752a0 <e22178#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869b762c0 <e22186#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869b77180 <e22194#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869b78300 <e22202#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869d820f0 <e22265#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869d82900 <e22308#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869d86ce0 <e22718#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558869d8a5c0 <e23124#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869b63070 <e23186#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b63850 <e23194#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b64a90 <e23202#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869a99180 <e23220#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869aac1a0 <e23223#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869aad680 <e23226#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869abdf20 <e23229#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869abe6e0 <e23237#> {c13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869abf1c0 <e23240#> {c16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac0040 <e23248#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac0f40 <e23256#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac1780 <e23264#> {c21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ac1ba0 <e23267#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ac2780 <e23270#> {c23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac3780 <e23278#> {c24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac3ee0 <e23286#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ac4a40 <e23289#> {c31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac5b80 <e23297#> {c32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac6ca0 <e23305#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac7e20 <e23313#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac8f40 <e23321#> {c35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ac9760 <e23329#> {c36} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ac9ba0 <e23332#> {c39} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869aca000 <e23335#> {c40} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869aca400 <e23338#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869aca860 <e23341#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869acb5c0 <e23344#> {c43} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869acc6e0 <e23352#> {c44} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869accf00 <e23360#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869acd300 <e23363#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ace060 <e23366#> {c47} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869ace880 <e23374#> {c48} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869acec80 <e23377#> {c49} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869acf0e0 <e23380#> {c50} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869acf540 <e23383#> {c51} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869acf940 <e23386#> {c52} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869acfd40 <e23389#> {c53} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869ad0a80 <e23392#> {c58} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ad1920 <e23400#> {c59} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ad2940 <e23408#> {c60} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ad3a60 <e23416#> {c62} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869ad5880 <e23471#> {c64} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869ad5f80 <e23479#> {c64} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869ad8b90 <e23581#> {c67} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869ad92c0 <e23589#> {c67} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869adbed0 <e23691#> {c70} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869addd80 <e23746#> {c72} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558869d8e640 <e23772#> {c73} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558869adfc30 <e23800#> {c74} @dt=this@(nw26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x558869d8ee50 <e23826#> {c75} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x558869ae1b70 <e23854#> {c77} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ae2d50 <e23862#> {c78} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ae3f00 <e23870#> {c79} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ae50e0 <e23878#> {c80} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ae62c0 <e23886#> {c81} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ae7410 <e23894#> {c82} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ae8560 <e23902#> {c83} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869ae96b0 <e23910#> {c84} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869aea800 <e23918#> {c85} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869aeb950 <e23926#> {c86} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869aecb30 <e23934#> {c87} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869aedd50 <e23942#> {c90} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869aee630 <e23950#> {c91} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869aeeac0 <e23953#> {c92} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869aef850 <e23956#> {c93} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869af0a00 <e23964#> {c94} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558869af1bb0 <e23972#> {c95} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558869af2490 <e23980#> {c96} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869af2950 <e23983#> {c97} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869af2de0 <e23986#> {c98} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869af3320 <e23989#> {c99} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869af3810 <e23992#> {c100} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869af3ca0 <e23995#> {c101} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869af4130 <e23998#> {c102} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869af4ea0 <e24001#> {c105} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869af5ff0 <e24009#> {c106} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869af71a0 <e24017#> {c107} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869af8350 <e24025#> {c108} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869af9500 <e24033#> {c109} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869afa6b0 <e24041#> {c110} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869afb860 <e24049#> {c111} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869afca10 <e24057#> {c112} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869afdb60 <e24065#> {c113} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869afecb0 <e24073#> {c114} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869affe00 <e24081#> {c115} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869b00fb0 <e24089#> {c116} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b02160 <e24097#> {c117} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b03340 <e24105#> {c118} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b04550 <e24113#> {c119} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b04e40 <e24121#> {c122} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b05bd0 <e24124#> {c123} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869b064b0 <e24132#> {c124} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b06940 <e24135#> {c125} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b06e00 <e24138#> {c126} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b072c0 <e24141#> {c127} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b07750 <e24144#> {c128} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b07c10 <e24147#> {c129} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b080d0 <e24150#> {c130} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b08ea0 <e24153#> {c133} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b0a050 <e24161#> {c134} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b0b200 <e24169#> {c135} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b0c3b0 <e24177#> {c136} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b0d560 <e24185#> {c137} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b0e740 <e24193#> {c138} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b0f920 <e24201#> {c139} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b10240 <e24209#> {c143} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b10700 <e24212#> {c144} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b10bc0 <e24215#> {c145} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b11080 <e24218#> {c146} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b11e80 <e24221#> {c149} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558869b13030 <e24229#> {c150} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b141e0 <e24237#> {c151} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b15390 <e24245#> {c152} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b16540 <e24253#> {c153} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b176f0 <e24261#> {c154} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558869b17f80 <e24269#> {c157} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b183b0 <e24272#> {c158} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b18840 <e24275#> {c159} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b18cd0 <e24278#> {c160} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b19160 <e24281#> {c161} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869b19ef0 <e24284#> {c162} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x558869b1b0a0 <e24292#> {c163} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x558869b1b980 <e24300#> {c164} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x558869d90170 <e24488#> {c267} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558869d91280 <e24654#> {c366} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
