{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 20:03:36 2019 " "Info: Processing started: Fri Apr 19 20:03:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3project -c lab3project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3project -c lab3project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Flag:inst3\|7476:inst21\|8~latch " "Warning: Node \"Flag:inst3\|7476:inst21\|8~latch\" is a latch" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SF " "Info: Assuming node \"SF\" is an undefined clock" {  } { { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 320 800 968 336 "SF" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Flag:inst3\|inst6 " "Info: Detected gated clock \"Flag:inst3\|inst6\" as buffer" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Flag:inst3\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Flag:inst3\|7476:inst21\|8~_emulated register reg2:inst1\|74195:inst1\|18 219.06 MHz 4.565 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 219.06 MHz between source register \"Flag:inst3\|7476:inst21\|8~_emulated\" and destination register \"reg2:inst1\|74195:inst1\|18\" (period= 4.565 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.877 ns + Longest register register " "Info: + Longest register to register delay is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Flag:inst3\|7476:inst21\|8~_emulated 1 REG LCFF_X15_Y30_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y30_N11; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X15_Y30_N22 10 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X15_Y30_N22; Fanout = 10; COMB Node = 'Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.150 ns) 0.898 ns Athristis:inst4\|inst13~0 3 COMB LCCOMB_X15_Y30_N6 2 " "Info: 3: + IC(0.286 ns) + CELL(0.150 ns) = 0.898 ns; Loc. = LCCOMB_X15_Y30_N6; Fanout = 2; COMB Node = 'Athristis:inst4\|inst13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|inst13~0 } "NODE_NAME" } } { "Athristis.bdf" "" { Schematic "C:/altera/91sp2/quartus/Athristis.bdf" { { 304 752 816 352 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.408 ns) 1.579 ns Athristis:inst4\|7483:inst16\|1~0 4 COMB LCCOMB_X15_Y30_N0 2 " "Info: 4: + IC(0.273 ns) + CELL(0.408 ns) = 1.579 ns; Loc. = LCCOMB_X15_Y30_N0; Fanout = 2; COMB Node = 'Athristis:inst4\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { Athristis:inst4|inst13~0 Athristis:inst4|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.987 ns reg2:inst1\|74195:inst1\|26~0 5 COMB LCCOMB_X15_Y30_N18 1 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 1.987 ns; Loc. = LCCOMB_X15_Y30_N18; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 2.399 ns reg2:inst1\|74195:inst1\|26~1 6 COMB LCCOMB_X15_Y30_N26 1 " "Info: 6: + IC(0.262 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X15_Y30_N26; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 504 568 552 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.793 ns reg2:inst1\|74195:inst1\|18~0 7 COMB LCCOMB_X15_Y30_N2 1 " "Info: 7: + IC(0.244 ns) + CELL(0.150 ns) = 2.793 ns; Loc. = LCCOMB_X15_Y30_N2; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.877 ns reg2:inst1\|74195:inst1\|18 8 REG LCFF_X15_Y30_N3 6 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.877 ns; Loc. = LCFF_X15_Y30_N3; Fanout = 6; REG Node = 'reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 43.17 % ) " "Info: Total cell delay = 1.242 ns ( 43.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 56.83 % ) " "Info: Total interconnect delay = 1.635 ns ( 56.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|inst13~0 Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|inst13~0 {} Athristis:inst4|7483:inst16|1~0 {} reg2:inst1|74195:inst1|26~0 {} reg2:inst1|74195:inst1|26~1 {} reg2:inst1|74195:inst1|18~0 {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.312ns 0.286ns 0.273ns 0.258ns 0.262ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.408ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.474 ns - Smallest " "Info: - Smallest clock skew is -1.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.679 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns reg2:inst1\|74195:inst1\|18 3 REG LCFF_X15_Y30_N3 6 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X15_Y30_N3; Fanout = 6; REG Node = 'reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK~clkctrl reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.153 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.150 ns) 1.714 ns Flag:inst3\|inst6 2 COMB LCCOMB_X2_Y18_N24 1 " "Info: 2: + IC(0.565 ns) + CELL(0.150 ns) = 1.714 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 1; COMB Node = 'Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { CLK Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 4.153 ns Flag:inst3\|7476:inst21\|8~_emulated 3 REG LCFF_X15_Y30_N11 1 " "Info: 3: + IC(1.902 ns) + CELL(0.537 ns) = 4.153 ns; Loc. = LCFF_X15_Y30_N11; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 40.60 % ) " "Info: Total cell delay = 1.686 ns ( 40.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.467 ns ( 59.40 % ) " "Info: Total interconnect delay = 2.467 ns ( 59.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.153 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.565ns 1.902ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.153 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.565ns 1.902ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|inst13~0 Athristis:inst4|7483:inst16|1~0 reg2:inst1|74195:inst1|26~0 reg2:inst1|74195:inst1|26~1 reg2:inst1|74195:inst1|18~0 reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|inst13~0 {} Athristis:inst4|7483:inst16|1~0 {} reg2:inst1|74195:inst1|26~0 {} reg2:inst1|74195:inst1|26~1 {} reg2:inst1|74195:inst1|18~0 {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.312ns 0.286ns 0.273ns 0.258ns 0.262ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.408ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { CLK Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.153 ns" { CLK {} CLK~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.565ns 1.902ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SF " "Info: No valid register-to-register data paths exist for clock \"SF\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg2:inst1\|74195:inst1\|17 A0_A CLK 5.196 ns register " "Info: tsu for register \"reg2:inst1\|74195:inst1\|17\" (data pin = \"A0_A\", clock pin = \"CLK\") is 5.196 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.911 ns + Longest pin register " "Info: + Longest pin to register delay is 7.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns A0_A 1 PIN PIN_AF7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF7; Fanout = 3; PIN Node = 'A0_A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_A } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 536 -96 72 552 "A0_A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.791 ns) + CELL(0.275 ns) 6.926 ns reg2:inst1\|74195:inst1\|25~1 2 COMB LCCOMB_X16_Y30_N2 3 " "Info: 2: + IC(5.791 ns) + CELL(0.275 ns) = 6.926 ns; Loc. = LCCOMB_X16_Y30_N2; Fanout = 3; COMB Node = 'reg2:inst1\|74195:inst1\|25~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.066 ns" { A0_A reg2:inst1|74195:inst1|25~1 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 504 568 424 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.413 ns) 7.827 ns reg2:inst1\|74195:inst1\|17~0 3 COMB LCCOMB_X15_Y30_N24 1 " "Info: 3: + IC(0.488 ns) + CELL(0.413 ns) = 7.827 ns; Loc. = LCCOMB_X15_Y30_N24; Fanout = 1; COMB Node = 'reg2:inst1\|74195:inst1\|17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { reg2:inst1|74195:inst1|25~1 reg2:inst1|74195:inst1|17~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.911 ns reg2:inst1\|74195:inst1\|17 4 REG LCFF_X15_Y30_N25 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.911 ns; Loc. = LCFF_X15_Y30_N25; Fanout = 9; REG Node = 'reg2:inst1\|74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg2:inst1|74195:inst1|17~0 reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.632 ns ( 20.63 % ) " "Info: Total cell delay = 1.632 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.279 ns ( 79.37 % ) " "Info: Total interconnect delay = 6.279 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.911 ns" { A0_A reg2:inst1|74195:inst1|25~1 reg2:inst1|74195:inst1|17~0 reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.911 ns" { A0_A {} A0_A~combout {} reg2:inst1|74195:inst1|25~1 {} reg2:inst1|74195:inst1|17~0 {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 5.791ns 0.488ns 0.000ns } { 0.000ns 0.860ns 0.275ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 112 -56 112 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns reg2:inst1\|74195:inst1\|17 3 REG LCFF_X15_Y30_N25 9 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X15_Y30_N25; Fanout = 9; REG Node = 'reg2:inst1\|74195:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK~clkctrl reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.911 ns" { A0_A reg2:inst1|74195:inst1|25~1 reg2:inst1|74195:inst1|17~0 reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.911 ns" { A0_A {} A0_A~combout {} reg2:inst1|74195:inst1|25~1 {} reg2:inst1|74195:inst1|17~0 {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 5.791ns 0.488ns 0.000ns } { 0.000ns 0.860ns 0.275ns 0.413ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl reg2:inst1|74195:inst1|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg2:inst1|74195:inst1|17 {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SF S2\[2\] Flag:inst3\|7476:inst21\|8~_emulated 12.829 ns register " "Info: tco from clock \"SF\" to destination pin \"S2\[2\]\" through register \"Flag:inst3\|7476:inst21\|8~_emulated\" is 12.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SF source 4.472 ns + Longest register " "Info: + Longest clock path from clock \"SF\" to source register is 4.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SF 1 CLK PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'SF'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SF } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 320 800 968 336 "SF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.271 ns) 2.033 ns Flag:inst3\|inst6 2 COMB LCCOMB_X2_Y18_N24 1 " "Info: 2: + IC(0.920 ns) + CELL(0.271 ns) = 2.033 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 1; COMB Node = 'Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { SF Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 4.472 ns Flag:inst3\|7476:inst21\|8~_emulated 3 REG LCFF_X15_Y30_N11 1 " "Info: 3: + IC(1.902 ns) + CELL(0.537 ns) = 4.472 ns; Loc. = LCFF_X15_Y30_N11; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 36.90 % ) " "Info: Total cell delay = 1.650 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 63.10 % ) " "Info: Total interconnect delay = 2.822 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.472 ns" { SF Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.472 ns" { SF {} SF~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.920ns 1.902ns } { 0.000ns 0.842ns 0.271ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.107 ns + Longest register pin " "Info: + Longest register to pin delay is 8.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Flag:inst3\|7476:inst21\|8~_emulated 1 REG LCFF_X15_Y30_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y30_N11; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X15_Y30_N22 10 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X15_Y30_N22; Fanout = 10; COMB Node = 'Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.150 ns) 1.104 ns Athristis:inst4\|7483:inst16\|43~0 3 COMB LCCOMB_X16_Y30_N30 2 " "Info: 3: + IC(0.492 ns) + CELL(0.150 ns) = 1.104 ns; Loc. = LCCOMB_X16_Y30_N30; Fanout = 2; COMB Node = 'Athristis:inst4\|7483:inst16\|43~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|43~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.275 ns) 2.122 ns Athristis:inst4\|7483:inst16\|43 4 COMB LCCOMB_X17_Y29_N18 1 " "Info: 4: + IC(0.743 ns) + CELL(0.275 ns) = 2.122 ns; Loc. = LCCOMB_X17_Y29_N18; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Athristis:inst4|7483:inst16|43~0 Athristis:inst4|7483:inst16|43 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.197 ns) + CELL(2.788 ns) 8.107 ns S2\[2\] 5 PIN PIN_AC11 0 " "Info: 5: + IC(3.197 ns) + CELL(2.788 ns) = 8.107 ns; Loc. = PIN_AC11; Fanout = 0; PIN Node = 'S2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { Athristis:inst4|7483:inst16|43 S2[2] } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 608 736 912 624 "S2\[4..1\]" "" } { 248 1440 1496 264 "S2\[4..1\]" "" } { 560 176 224 576 "S2\[4..1\]" "" } { 600 688 736 616 "S2\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.363 ns ( 41.48 % ) " "Info: Total cell delay = 3.363 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.744 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.744 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|43~0 Athristis:inst4|7483:inst16|43 S2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|43~0 {} Athristis:inst4|7483:inst16|43 {} S2[2] {} } { 0.000ns 0.312ns 0.492ns 0.743ns 3.197ns } { 0.000ns 0.150ns 0.150ns 0.275ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.472 ns" { SF Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.472 ns" { SF {} SF~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.920ns 1.902ns } { 0.000ns 0.842ns 0.271ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { Flag:inst3|7476:inst21|8~_emulated Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|43~0 Athristis:inst4|7483:inst16|43 S2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { Flag:inst3|7476:inst21|8~_emulated {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|43~0 {} Athristis:inst4|7483:inst16|43 {} S2[2] {} } { 0.000ns 0.312ns 0.492ns 0.743ns 3.197ns } { 0.000ns 0.150ns 0.150ns 0.275ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR S2\[2\] 10.662 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"S2\[2\]\" is 10.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLR 1 PIN PIN_P1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 4; PIN Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 64 -56 112 80 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.275 ns) 3.017 ns Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X15_Y30_N22 10 " "Info: 2: + IC(1.743 ns) + CELL(0.275 ns) = 3.017 ns; Loc. = LCCOMB_X15_Y30_N22; Fanout = 10; COMB Node = 'Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { CLR Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.150 ns) 3.659 ns Athristis:inst4\|7483:inst16\|43~0 3 COMB LCCOMB_X16_Y30_N30 2 " "Info: 3: + IC(0.492 ns) + CELL(0.150 ns) = 3.659 ns; Loc. = LCCOMB_X16_Y30_N30; Fanout = 2; COMB Node = 'Athristis:inst4\|7483:inst16\|43~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|43~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.275 ns) 4.677 ns Athristis:inst4\|7483:inst16\|43 4 COMB LCCOMB_X17_Y29_N18 1 " "Info: 4: + IC(0.743 ns) + CELL(0.275 ns) = 4.677 ns; Loc. = LCCOMB_X17_Y29_N18; Fanout = 1; COMB Node = 'Athristis:inst4\|7483:inst16\|43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Athristis:inst4|7483:inst16|43~0 Athristis:inst4|7483:inst16|43 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 816 696 760 856 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.197 ns) + CELL(2.788 ns) 10.662 ns S2\[2\] 5 PIN PIN_AC11 0 " "Info: 5: + IC(3.197 ns) + CELL(2.788 ns) = 10.662 ns; Loc. = PIN_AC11; Fanout = 0; PIN Node = 'S2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { Athristis:inst4|7483:inst16|43 S2[2] } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 608 736 912 624 "S2\[4..1\]" "" } { 248 1440 1496 264 "S2\[4..1\]" "" } { 560 176 224 576 "S2\[4..1\]" "" } { 600 688 736 616 "S2\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.487 ns ( 42.08 % ) " "Info: Total cell delay = 4.487 ns ( 42.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.175 ns ( 57.92 % ) " "Info: Total interconnect delay = 6.175 ns ( 57.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.662 ns" { CLR Flag:inst3|7476:inst21|8~head_lut Athristis:inst4|7483:inst16|43~0 Athristis:inst4|7483:inst16|43 S2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.662 ns" { CLR {} CLR~combout {} Flag:inst3|7476:inst21|8~head_lut {} Athristis:inst4|7483:inst16|43~0 {} Athristis:inst4|7483:inst16|43 {} S2[2] {} } { 0.000ns 0.000ns 1.743ns 0.492ns 0.743ns 3.197ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Flag:inst3\|7476:inst21\|8~_emulated M SF 0.426 ns register " "Info: th for register \"Flag:inst3\|7476:inst21\|8~_emulated\" (data pin = \"M\", clock pin = \"SF\") is 0.426 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SF destination 4.472 ns + Longest register " "Info: + Longest clock path from clock \"SF\" to destination register is 4.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SF 1 CLK PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'SF'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SF } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { 320 800 968 336 "SF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.271 ns) 2.033 ns Flag:inst3\|inst6 2 COMB LCCOMB_X2_Y18_N24 1 " "Info: 2: + IC(0.920 ns) + CELL(0.271 ns) = 2.033 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 1; COMB Node = 'Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { SF Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.537 ns) 4.472 ns Flag:inst3\|7476:inst21\|8~_emulated 3 REG LCFF_X15_Y30_N11 1 " "Info: 3: + IC(1.902 ns) + CELL(0.537 ns) = 4.472 ns; Loc. = LCFF_X15_Y30_N11; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 36.90 % ) " "Info: Total cell delay = 1.650 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 63.10 % ) " "Info: Total interconnect delay = 2.822 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.472 ns" { SF Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.472 ns" { SF {} SF~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.920ns 1.902ns } { 0.000ns 0.842ns 0.271ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.312 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns M 1 PIN PIN_C13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 7; PIN Node = 'M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/datapath2.bdf" { { -24 416 584 -8 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.275 ns) 2.905 ns Athristis:inst2\|7483:inst16\|45~2 2 COMB LCCOMB_X16_Y30_N10 1 " "Info: 2: + IC(1.651 ns) + CELL(0.275 ns) = 2.905 ns; Loc. = LCCOMB_X16_Y30_N10; Fanout = 1; COMB Node = 'Athristis:inst2\|7483:inst16\|45~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { M Athristis:inst2|7483:inst16|45~2 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.438 ns) 3.625 ns Flag:inst3\|inst 3 COMB LCCOMB_X16_Y30_N6 1 " "Info: 3: + IC(0.282 ns) + CELL(0.438 ns) = 3.625 ns; Loc. = LCCOMB_X16_Y30_N6; Fanout = 1; COMB Node = 'Flag:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { Athristis:inst2|7483:inst16|45~2 Flag:inst3|inst } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/Flag.bdf" { { 632 496 560 680 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 4.228 ns Flag:inst3\|7476:inst21\|8~data_lut 4 COMB LCCOMB_X15_Y30_N10 1 " "Info: 4: + IC(0.453 ns) + CELL(0.150 ns) = 4.228 ns; Loc. = LCCOMB_X15_Y30_N10; Fanout = 1; COMB Node = 'Flag:inst3\|7476:inst21\|8~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { Flag:inst3|inst Flag:inst3|7476:inst21|8~data_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.312 ns Flag:inst3\|7476:inst21\|8~_emulated 5 REG LCFF_X15_Y30_N11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.312 ns; Loc. = LCFF_X15_Y30_N11; Fanout = 1; REG Node = 'Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Flag:inst3|7476:inst21|8~data_lut Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.926 ns ( 44.67 % ) " "Info: Total cell delay = 1.926 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.386 ns ( 55.33 % ) " "Info: Total interconnect delay = 2.386 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { M Athristis:inst2|7483:inst16|45~2 Flag:inst3|inst Flag:inst3|7476:inst21|8~data_lut Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { M {} M~combout {} Athristis:inst2|7483:inst16|45~2 {} Flag:inst3|inst {} Flag:inst3|7476:inst21|8~data_lut {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.651ns 0.282ns 0.453ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.472 ns" { SF Flag:inst3|inst6 Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.472 ns" { SF {} SF~combout {} Flag:inst3|inst6 {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.920ns 1.902ns } { 0.000ns 0.842ns 0.271ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { M Athristis:inst2|7483:inst16|45~2 Flag:inst3|inst Flag:inst3|7476:inst21|8~data_lut Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { M {} M~combout {} Athristis:inst2|7483:inst16|45~2 {} Flag:inst3|inst {} Flag:inst3|7476:inst21|8~data_lut {} Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.651ns 0.282ns 0.453ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 20:03:36 2019 " "Info: Processing ended: Fri Apr 19 20:03:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
