
*** Running vivado
    with args -log RAM_Input.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM_Input.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Dec 20 15:44:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source RAM_Input.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 498.977 ; gain = 210.523
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP RAM_Input, cache-ID = 2d8f558d4c0f2280.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 20 15:44:55 2025...
