Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 11:47:22 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_swled_timing_summary_routed.rpt -pb my_swled_timing_summary_routed.pb -rpx my_swled_timing_summary_routed.rpx -warn_on_violation
| Design       : my_swled
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.687ns  (logic 5.387ns (55.611%)  route 4.300ns (44.389%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.849     3.347    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.150     3.497 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.451     5.948    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.739     9.687 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.687    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 5.376ns (56.387%)  route 4.158ns (43.613%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.698     3.197    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.150     3.347 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.460     5.807    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.728     9.534 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.534    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.417ns  (logic 5.235ns (55.585%)  route 4.183ns (44.415%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.074     3.572    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.696 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.109     5.805    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     9.417 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.417    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 5.210ns (55.711%)  route 4.142ns (44.289%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.076     3.574    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.124     3.698 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.764    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     9.351 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.351    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 5.493ns (59.427%)  route 3.750ns (40.573%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           2.074     3.572    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.154     3.726 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.402    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.841     9.243 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.243    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 5.242ns (56.965%)  route 3.960ns (43.035%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.849     3.347    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.471 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.112     5.583    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     9.203 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.203    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.625ns  (logic 5.262ns (61.013%)  route 3.363ns (38.987%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.698     3.197    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.321 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.985    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     8.625 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.625    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.712ns (67.252%)  route 0.834ns (32.748%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           0.502     0.829    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.045     0.874 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.206    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.546 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.546    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.772ns (69.062%)  route 0.794ns (30.938%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           0.462     0.789    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.042     0.831 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.163    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.402     2.565 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.565    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.660ns (63.282%)  route 0.963ns (36.718%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           0.461     0.788    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.045     0.833 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.335    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.288     2.623 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.623    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.692ns (63.709%)  route 0.964ns (36.291%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           0.450     0.777    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.045     0.822 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.336    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.320     2.656 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.656    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.684ns (63.123%)  route 0.984ns (36.877%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           0.462     0.789    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.045     0.834 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.522     1.356    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.668 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.668    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.675ns (59.509%)  route 1.140ns (40.491%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           0.450     0.777    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.049     0.826 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.516    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.299     2.815 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.815    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.662ns (58.290%)  route 1.189ns (41.710%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           0.502     0.829    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.046     0.875 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.687     1.562    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         1.289     2.851 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.851    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





