vhdl xil_defaultlib  \
"../../../../../../../lab5.gen/sources_1/ip/dds_compiler_1/sim/dds_compiler_1.vhd" \

# Do not sort compile order
nosort
