--------------- Build Started: 10/24/2019 14:43:57 Project: ADC, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Tri94\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Tri94\Documents\PSoC Creator\EE4450\ADC.cydsn\ADC.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Tri94\Documents\PSoC Creator\EE4450\ADC.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "PGA.Vref" on TopDesign is unconnected.
 * C:\Users\Tri94\Documents\PSoC Creator\EE4450\ADC.cydsn\TopDesign\TopDesign.cysch (Signal: Net_9)
 * C:\Users\Tri94\Documents\PSoC Creator\EE4450\ADC.cydsn\TopDesign\TopDesign.cysch (Shape_2.7)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 8 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, Pin_1(0)
Analog Placement...
Info: apr.M0002: Analog signal "Net_9" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 81% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 10/24/2019 14:44:08 ---------------
