// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="read_mode_pcie_helper_app,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.561437,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1846,HLS_SYN_LUT=1433}" *)

module read_mode_pcie_helper_app (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        app_buf_addrs_chan_V_dout,
        app_buf_addrs_chan_V_empty_n,
        app_buf_addrs_chan_V_read,
        device_pcie_write_req_apply_V_num_din,
        device_pcie_write_req_apply_V_num_full_n,
        device_pcie_write_req_apply_V_num_write,
        device_pcie_write_req_apply_V_addr_din,
        device_pcie_write_req_apply_V_addr_full_n,
        device_pcie_write_req_apply_V_addr_write,
        device_pcie_write_req_data_V_last_din,
        device_pcie_write_req_data_V_last_full_n,
        device_pcie_write_req_data_V_last_write,
        device_pcie_write_req_data_V_data_V_din,
        device_pcie_write_req_data_V_data_V_full_n,
        device_pcie_write_req_data_V_data_V_write,
        app_output_data_splitted_V_data_V_dout,
        app_output_data_splitted_V_data_V_empty_n,
        app_output_data_splitted_V_data_V_read,
        app_output_data_splitted_V_len_dout,
        app_output_data_splitted_V_len_empty_n,
        app_output_data_splitted_V_len_read,
        app_output_data_splitted_V_eop_dout,
        app_output_data_splitted_V_eop_empty_n,
        app_output_data_splitted_V_eop_read,
        app_output_data_meta_V_num_dout,
        app_output_data_meta_V_num_empty_n,
        app_output_data_meta_V_num_read,
        app_output_data_meta_V_eop_dout,
        app_output_data_meta_V_eop_empty_n,
        app_output_data_meta_V_eop_read,
        app_free_buf_V_dout,
        app_free_buf_V_empty_n,
        app_free_buf_V_read,
        reset_pcie_helper_app_V_dout,
        reset_pcie_helper_app_V_empty_n,
        reset_pcie_helper_app_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] app_buf_addrs_chan_V_dout;
input   app_buf_addrs_chan_V_empty_n;
output   app_buf_addrs_chan_V_read;
output  [7:0] device_pcie_write_req_apply_V_num_din;
input   device_pcie_write_req_apply_V_num_full_n;
output   device_pcie_write_req_apply_V_num_write;
output  [63:0] device_pcie_write_req_apply_V_addr_din;
input   device_pcie_write_req_apply_V_addr_full_n;
output   device_pcie_write_req_apply_V_addr_write;
output   device_pcie_write_req_data_V_last_din;
input   device_pcie_write_req_data_V_last_full_n;
output   device_pcie_write_req_data_V_last_write;
output  [511:0] device_pcie_write_req_data_V_data_V_din;
input   device_pcie_write_req_data_V_data_V_full_n;
output   device_pcie_write_req_data_V_data_V_write;
input  [511:0] app_output_data_splitted_V_data_V_dout;
input   app_output_data_splitted_V_data_V_empty_n;
output   app_output_data_splitted_V_data_V_read;
input  [15:0] app_output_data_splitted_V_len_dout;
input   app_output_data_splitted_V_len_empty_n;
output   app_output_data_splitted_V_len_read;
input   app_output_data_splitted_V_eop_dout;
input   app_output_data_splitted_V_eop_empty_n;
output   app_output_data_splitted_V_eop_read;
input  [31:0] app_output_data_meta_V_num_dout;
input   app_output_data_meta_V_num_empty_n;
output   app_output_data_meta_V_num_read;
input   app_output_data_meta_V_eop_dout;
input   app_output_data_meta_V_eop_empty_n;
output   app_output_data_meta_V_eop_read;
input   app_free_buf_V_dout;
input   app_free_buf_V_empty_n;
output   app_free_buf_V_read;
input   reset_pcie_helper_app_V_dout;
input   reset_pcie_helper_app_V_empty_n;
output   reset_pcie_helper_app_V_read;

reg ap_idle;
reg app_buf_addrs_chan_V_read;
reg[7:0] device_pcie_write_req_apply_V_num_din;
reg[63:0] device_pcie_write_req_apply_V_addr_din;
reg device_pcie_write_req_data_V_last_din;
reg[511:0] device_pcie_write_req_data_V_data_V_din;
reg app_free_buf_V_read;
reg reset_pcie_helper_app_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    device_pcie_write_req_apply_V_num_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] empty_n_7_reg_1212;
reg   [0:0] ap_reg_pp0_iter2_empty_n_7_reg_1212;
reg   [0:0] tmp_s_reg_1222;
reg   [0:0] ap_reg_pp0_iter2_tmp_s_reg_1222;
reg   [0:0] tmp_5_reg_1226;
reg   [0:0] ap_reg_pp0_iter2_tmp_5_reg_1226;
reg   [0:0] brmerge_demorgan_reg_1254;
reg   [0:0] ap_reg_pp0_iter2_brmerge_demorgan_reg_1254;
reg   [0:0] tmp_3_reg_1258;
reg   [0:0] ap_reg_pp0_iter2_tmp_3_reg_1258;
reg   [0:0] app_buf_finish_issuing_apply_load_1_reg_1262;
reg   [0:0] ap_reg_pp0_iter2_app_buf_finish_issuing_apply_load_1_reg_1262;
reg   [0:0] empty_n_5_reg_1266;
reg   [0:0] ap_reg_pp0_iter2_empty_n_5_reg_1266;
reg   [0:0] tmp_20_reg_1285;
reg   [0:0] ap_reg_pp0_iter2_tmp_20_reg_1285;
reg   [0:0] reset_reg_400;
reg   [0:0] ap_reg_pp0_iter2_reset_reg_400;
reg   [0:0] tmp_7_reg_1230;
reg   [0:0] ap_reg_pp0_iter2_tmp_7_reg_1230;
reg    device_pcie_write_req_apply_V_addr_blk_n;
reg    device_pcie_write_req_data_V_last_blk_n;
reg   [0:0] tmp_21_reg_1289;
reg   [0:0] ap_reg_pp0_iter2_tmp_21_reg_1289;
reg   [0:0] app_buf_finish_issuing_data_load_1_reg_1293;
reg   [0:0] ap_reg_pp0_iter2_app_buf_finish_issuing_data_load_1_reg_1293;
reg   [0:0] empty_n_6_reg_1297;
reg   [0:0] ap_reg_pp0_iter2_empty_n_6_reg_1297;
reg   [0:0] tmp_26_reg_1311;
reg   [0:0] ap_reg_pp0_iter2_tmp_26_reg_1311;
reg    device_pcie_write_req_data_V_data_V_blk_n;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_400;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    device_pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op254_write_state5;
wire    device_pcie_write_req_data_V_last1_status;
reg    ap_predicate_op260_write_state5;
reg    ap_predicate_op264_write_state5;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] empty_n_7_fu_548_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_404_p4;
reg   [0:0] ap_reg_pp0_iter1_empty_n_7_reg_1212;
reg   [0:0] empty_n_8_reg_1217;
wire   [0:0] tmp_s_fu_582_p2;
wire   [0:0] tmp_5_fu_588_p2;
wire   [0:0] tmp_7_fu_594_p2;
wire   [30:0] tmp_4_fu_600_p1;
reg   [30:0] tmp_4_reg_1234;
reg   [30:0] ap_reg_pp0_iter2_tmp_4_reg_1234;
wire   [0:0] brmerge_demorgan_fu_610_p2;
wire   [0:0] tmp_3_fu_616_p2;
wire   [0:0] app_buf_finish_issuing_apply_load_1_load_fu_622_p1;
wire   [0:0] empty_n_5_fu_625_p1;
reg   [21:0] p_0_load_reg_1270;
reg   [21:0] ap_reg_pp0_iter2_p_0_load_reg_1270;
reg   [7:0] write_req_apply_num_reg_1275;
reg   [7:0] ap_reg_pp0_iter2_write_req_apply_num_reg_1275;
wire   [0:0] brmerge_fu_701_p2;
reg   [0:0] brmerge_reg_1280;
wire   [0:0] tmp_20_fu_729_p2;
wire   [0:0] tmp_21_fu_755_p2;
wire   [0:0] app_buf_finish_issuing_data_load_1_load_fu_761_p1;
wire   [0:0] empty_n_6_fu_764_p1;
reg   [511:0] tmp_data_V_2_reg_1301;
reg   [511:0] ap_reg_pp0_iter2_tmp_data_V_2_reg_1301;
wire   [0:0] tmp_last_fu_803_p2;
reg   [0:0] tmp_last_reg_1306;
reg   [0:0] ap_reg_pp0_iter2_tmp_last_reg_1306;
wire   [0:0] tmp_26_fu_843_p2;
wire   [0:0] empty_n_fu_869_p1;
reg   [0:0] empty_n_reg_1315;
reg   [31:0] tmp_27_reg_1319;
wire   [0:0] is_addr_high_part_load_1_load_fu_877_p1;
reg   [0:0] is_addr_high_part_load_1_reg_1325;
reg   [31:0] read_app_buf_addr_cnt_load_reg_1329;
reg   [0:0] tmp_eop_load_reg_1334;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [2:0] app_buf_addrs_address0;
reg    app_buf_addrs_ce0;
reg    app_buf_addrs_we0;
wire   [63:0] app_buf_addrs_d0;
wire   [63:0] app_buf_addrs_q0;
reg   [0:0] ap_phi_mux_reset_3_phi_fu_436_p20;
reg   [0:0] ap_phi_mux_state_2_phi_fu_415_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_state_2_reg_412;
wire   [0:0] tmp_2_fu_889_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_422;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_422;
wire   [0:0] p_reset_1_fu_945_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_3_reg_432;
wire   [63:0] tmp_11_fu_976_p1;
wire   [63:0] tmp_1_fu_1022_p1;
reg    app_output_data_meta_V_num0_update;
wire   [0:0] grp_nbread_fu_336_p3_0;
reg    app_output_data_splitted_V_len0_update;
wire   [0:0] grp_nbread_fu_344_p4_0;
reg    device_pcie_write_req_apply_V_num1_update;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] write_req_apply_addr_2_fu_1042_p2;
wire   [63:0] write_req_apply_addr_fu_1089_p2;
reg    device_pcie_write_req_data_V_last1_update;
wire   [511:0] tmp_data_V_fu_1049_p33;
reg   [7:0] free_buf_num_data_fu_260;
wire   [7:0] free_buf_num_data_2_fu_575_p2;
wire   [7:0] free_buf_num_data_1_fu_827_p3;
reg   [7:0] free_buf_num_apply_fu_264;
wire   [7:0] free_buf_num_apply_2_fu_568_p2;
wire   [7:0] free_buf_num_apply_1_fu_721_p3;
reg   [31:0] reset_cnt_fu_268;
wire   [31:0] p_s_fu_952_p3;
reg   [63:0] cur_bu_s_fu_272;
reg   [63:0] addr_fu_276;
wire   [63:0] addr_2_fu_1014_p3;
wire   [63:0] addr_1_fu_1031_p1;
reg   [31:0] read_app_buf_addr_cnt_fu_280;
wire   [31:0] read_app_buf_addr_cnt_1_fu_883_p2;
reg   [31:0] app_buf_issuing_data_size_fu_284;
wire   [31:0] app_buf_issuing_data_size_1_fu_835_p3;
reg   [7:0] app_buf_ptr_fu_288;
wire   [7:0] app_buf_ptr_1_fu_995_p3;
reg   [0:0] is_addr_high_part_fu_292;
wire   [0:0] is_addr_high_part_1_fu_908_p2;
reg   [21:0] p_0_fu_296;
wire   [21:0] p_0_1_fu_713_p3;
reg   [0:0] tmp_eop_fu_300;
reg   [63:0] cur_buf_total_size_fu_304;
wire   [63:0] cur_buf_total_size_1_fu_665_p2;
reg   [0:0] app_buf_finish_issuing_data_fu_308;
wire   [0:0] brmerge2_fu_815_p2;
reg   [0:0] app_buf_finish_issuing_apply_fu_312;
reg   [31:0] state_fu_316;
wire   [31:0] state_2_cast_fu_904_p1;
wire   [7:0] tmp_8_fu_565_p1;
wire   [13:0] tmp_10_fu_638_p1;
wire   [13:0] tmp_13_fu_645_p2;
wire   [63:0] tmp_14_fu_661_p1;
wire   [21:0] tmp_15_fu_671_p1;
wire   [20:0] tmp_16_fu_675_p1;
wire   [20:0] tmp_17_fu_679_p1;
wire   [20:0] app_buf_issuing_apply_size_V_cast_fu_689_p2;
wire   [0:0] brmerge_fu_701_p0;
wire   [0:0] tmp_18_fu_695_p2;
wire   [21:0] app_buf_issuing_apply_size_V_fu_683_p2;
wire   [7:0] free_buf_num_apply_3_fu_707_p2;
wire   [11:0] tmp_22_fu_783_p1;
wire   [0:0] tmp_last_fu_803_p0;
wire   [0:0] tmp_24_fu_797_p2;
wire   [20:0] tmp_23_fu_787_p1;
wire   [0:0] brmerge2_fu_815_p0;
wire   [0:0] tmp_25_fu_809_p2;
wire   [7:0] free_buf_num_data_3_fu_821_p2;
wire   [31:0] app_buf_issuing_data_size_2_fu_791_p2;
wire   [31:0] reset_cnt_1_fu_927_p2;
wire   [0:0] tmp_6_fu_933_p2;
wire   [0:0] not_s_fu_939_p2;
wire   [2:0] tmp_19_fu_981_p1;
wire   [2:0] app_buf_ptr_2_fu_985_p2;
wire   [7:0] app_buf_ptr_2_cast_fu_991_p1;
wire   [31:0] tmp_fu_1010_p1;
wire   [63:0] tmp_12_fu_1086_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_997;
reg    ap_condition_381;
reg    ap_condition_367;
reg    ap_condition_1015;
reg    ap_condition_1020;
reg    ap_condition_1010;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

read_mode_pcie_helper_app_app_buf_addrs #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
app_buf_addrs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(app_buf_addrs_address0),
    .ce0(app_buf_addrs_ce0),
    .we0(app_buf_addrs_we0),
    .d0(app_buf_addrs_d0),
    .q0(app_buf_addrs_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_997)) begin
        if ((is_addr_high_part_load_1_reg_1325 == 1'd1)) begin
            addr_fu_276 <= addr_1_fu_1031_p1;
        end else if ((is_addr_high_part_load_1_reg_1325 == 1'd0)) begin
            addr_fu_276 <= addr_2_fu_1014_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_367)) begin
        if (((empty_n_7_fu_548_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_404_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_422 <= reset_pcie_helper_app_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_404_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_422 <= ap_phi_mux_reset_phi_fu_404_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_422 <= ap_phi_reg_pp0_iter0_reset_1_reg_422;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_5_fu_625_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_finish_issuing_apply_fu_312 <= brmerge_fu_701_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))) | ((tmp_5_fu_588_p2 == 1'd1) & (empty_n_5_fu_625_p1 == 1'd0) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        app_buf_finish_issuing_apply_fu_312 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_6_fu_764_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_finish_issuing_data_fu_308 <= brmerge2_fu_815_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))) | ((tmp_5_fu_588_p2 == 1'd1) & (empty_n_6_fu_764_p1 == 1'd0) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        app_buf_finish_issuing_data_fu_308 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_6_fu_764_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_issuing_data_size_fu_284 <= app_buf_issuing_data_size_1_fu_835_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))))) begin
        app_buf_issuing_data_size_fu_284 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_5_reg_1266 == 1'd1) & (tmp_5_reg_1226 == 1'd1) & (app_buf_finish_issuing_apply_load_1_reg_1262 == 1'd0) & (tmp_3_reg_1258 == 1'd0) & (brmerge_demorgan_reg_1254 == 1'd0) & (tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_ptr_fu_288 <= app_buf_ptr_1_fu_995_p3;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd1) | (ap_reg_pp0_iter1_reset_reg_400 == 1'd1))) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        app_buf_ptr_fu_288 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_5_fu_625_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_buf_total_size_fu_304 <= cur_buf_total_size_1_fu_665_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))) | ((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cur_buf_total_size_fu_304 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_5_fu_625_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        free_buf_num_apply_fu_264 <= free_buf_num_apply_1_fu_721_p3;
    end else if ((((tmp_s_fu_582_p2 == 1'd1) & (empty_n_fu_869_p1 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_3_fu_616_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_5_fu_588_p2 == 1'd1) & (empty_n_5_fu_625_p1 == 1'd0) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((brmerge_demorgan_fu_610_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_594_p2 == 1'd0) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        free_buf_num_apply_fu_264 <= free_buf_num_apply_2_fu_568_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))))) begin
        free_buf_num_apply_fu_264 <= 8'd8;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_6_fu_764_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        free_buf_num_data_fu_260 <= free_buf_num_data_1_fu_827_p3;
    end else if ((((tmp_s_fu_582_p2 == 1'd1) & (empty_n_fu_869_p1 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((brmerge_demorgan_fu_610_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_21_fu_755_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_5_fu_588_p2 == 1'd1) & (empty_n_6_fu_764_p1 == 1'd0) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_594_p2 == 1'd0) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        free_buf_num_data_fu_260 <= free_buf_num_data_2_fu_575_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))))) begin
        free_buf_num_data_fu_260 <= 8'd8;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        is_addr_high_part_fu_292 <= is_addr_high_part_1_fu_908_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))))) begin
        is_addr_high_part_fu_292 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_5_fu_625_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_fu_296 <= p_0_1_fu_713_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))))) begin
        p_0_fu_296 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (is_addr_high_part_load_1_load_fu_877_p1 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_app_buf_addr_cnt_fu_280 <= read_app_buf_addr_cnt_1_fu_883_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))))) begin
        read_app_buf_addr_cnt_fu_280 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1)))) begin
        reset_cnt_fu_268 <= p_s_fu_952_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_268 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_400 <= ap_phi_mux_reset_3_phi_fu_436_p20;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_400 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                state_fu_316[1 : 0] <= state_2_cast_fu_904_p1[1 : 0];
    end else if (((brmerge_demorgan_fu_610_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                state_fu_316[0] <= 1'b0;
        state_fu_316[1] <= 1'b1;
    end else if ((((tmp_21_fu_755_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_5_fu_588_p2 == 1'd1) & (empty_n_6_fu_764_p1 == 1'd0) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_6_fu_764_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                state_fu_316[0] <= 1'b1;
        state_fu_316[1] <= 1'b0;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))) | ((tmp_s_fu_582_p2 == 1'd1) & (empty_n_fu_869_p1 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
                state_fu_316[0] <= 1'b0;
        state_fu_316[1] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_7_reg_1212 <= empty_n_7_reg_1212;
        ap_reg_pp0_iter1_reset_reg_400 <= reset_reg_400;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_app_buf_finish_issuing_apply_load_1_reg_1262 <= app_buf_finish_issuing_apply_load_1_reg_1262;
        ap_reg_pp0_iter2_app_buf_finish_issuing_data_load_1_reg_1293 <= app_buf_finish_issuing_data_load_1_reg_1293;
        ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 <= brmerge_demorgan_reg_1254;
        ap_reg_pp0_iter2_empty_n_5_reg_1266 <= empty_n_5_reg_1266;
        ap_reg_pp0_iter2_empty_n_6_reg_1297 <= empty_n_6_reg_1297;
        ap_reg_pp0_iter2_empty_n_7_reg_1212 <= ap_reg_pp0_iter1_empty_n_7_reg_1212;
        ap_reg_pp0_iter2_p_0_load_reg_1270 <= p_0_load_reg_1270;
        ap_reg_pp0_iter2_reset_reg_400 <= ap_reg_pp0_iter1_reset_reg_400;
        ap_reg_pp0_iter2_tmp_20_reg_1285 <= tmp_20_reg_1285;
        ap_reg_pp0_iter2_tmp_21_reg_1289 <= tmp_21_reg_1289;
        ap_reg_pp0_iter2_tmp_26_reg_1311 <= tmp_26_reg_1311;
        ap_reg_pp0_iter2_tmp_3_reg_1258 <= tmp_3_reg_1258;
        ap_reg_pp0_iter2_tmp_4_reg_1234 <= tmp_4_reg_1234;
        ap_reg_pp0_iter2_tmp_5_reg_1226 <= tmp_5_reg_1226;
        ap_reg_pp0_iter2_tmp_7_reg_1230 <= tmp_7_reg_1230;
        ap_reg_pp0_iter2_tmp_data_V_2_reg_1301 <= tmp_data_V_2_reg_1301;
        ap_reg_pp0_iter2_tmp_last_reg_1306 <= tmp_last_reg_1306;
        ap_reg_pp0_iter2_tmp_s_reg_1222 <= tmp_s_reg_1222;
        ap_reg_pp0_iter2_write_req_apply_num_reg_1275 <= write_req_apply_num_reg_1275;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_588_p2 == 1'd1) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_finish_issuing_apply_load_1_reg_1262 <= app_buf_finish_issuing_apply_fu_312;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_588_p2 == 1'd1) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_finish_issuing_data_load_1_reg_1293 <= app_buf_finish_issuing_data_fu_308;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_588_p2 == 1'd1) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_demorgan_reg_1254 <= brmerge_demorgan_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_5_fu_625_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_1280 <= brmerge_fu_701_p2;
        p_0_load_reg_1270 <= p_0_fu_296;
        tmp_20_reg_1285 <= tmp_20_fu_729_p2;
        write_req_apply_num_reg_1275 <= {{tmp_13_fu_645_p2[13:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_empty_n_5_reg_1266 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd1) & (ap_reg_pp0_iter2_tmp_3_reg_1258 == 1'd0) & (ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_app_buf_finish_issuing_apply_load_1_reg_1262 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_bu_s_fu_272 <= app_buf_addrs_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_5_reg_1266 <= grp_nbread_fu_336_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_6_reg_1297 <= grp_nbread_fu_344_p4_0;
        tmp_data_V_2_reg_1301 <= app_output_data_splitted_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_404_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_7_reg_1212 <= reset_pcie_helper_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_404_p4 == 1'd0) & (empty_n_7_fu_548_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_8_reg_1217 <= app_free_buf_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_582_p2 == 1'd1) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_reg_1315 <= app_buf_addrs_chan_V_empty_n;
        tmp_27_reg_1319 <= app_buf_addrs_chan_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        is_addr_high_part_load_1_reg_1325 <= is_addr_high_part_fu_292;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (is_addr_high_part_load_1_load_fu_877_p1 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_app_buf_addr_cnt_load_reg_1329 <= read_app_buf_addr_cnt_fu_280;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_588_p2 == 1'd1) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_21_reg_1289 <= tmp_21_fu_755_p2;
        tmp_3_reg_1258 <= tmp_3_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_6_fu_764_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_26_reg_1311 <= tmp_26_fu_843_p2;
        tmp_last_reg_1306 <= tmp_last_fu_803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_1234 <= tmp_4_fu_600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_reg_1226 <= tmp_5_fu_588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_1230 <= tmp_7_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_5_fu_588_p2 == 1'd1) & (empty_n_5_fu_625_p1 == 1'd0) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_5_fu_625_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tmp_eop_fu_300 <= app_output_data_meta_V_eop_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_reg_1230 == 1'd1) & (tmp_5_reg_1226 == 1'd0) & (tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_400 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_eop_load_reg_1334 <= tmp_eop_fu_300;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_7_reg_1212 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_1222 <= tmp_s_fu_582_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_s_fu_582_p2 == 1'd1) & (empty_n_fu_869_p1 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((brmerge_demorgan_fu_610_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_21_fu_755_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_5_fu_588_p2 == 1'd1) & (empty_n_6_fu_764_p1 == 1'd0) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((empty_n_6_fu_764_p1 == 1'd1) & (tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_7_fu_594_p2 == 1'd0) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_7_fu_594_p2 == 1'd1) & (tmp_5_fu_588_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_reset_3_phi_fu_436_p20 = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1)))) begin
        ap_phi_mux_reset_3_phi_fu_436_p20 = p_reset_1_fu_945_p2;
    end else begin
        ap_phi_mux_reset_3_phi_fu_436_p20 = ap_phi_reg_pp0_iter1_reset_3_reg_432;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_404_p4 = ap_phi_mux_reset_3_phi_fu_436_p20;
    end else begin
        ap_phi_mux_reset_phi_fu_404_p4 = reset_reg_400;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_381)) begin
        if ((is_addr_high_part_load_1_load_fu_877_p1 == 1'd0)) begin
            ap_phi_mux_state_2_phi_fu_415_p4 = tmp_2_fu_889_p2;
        end else if ((is_addr_high_part_load_1_load_fu_877_p1 == 1'd1)) begin
            ap_phi_mux_state_2_phi_fu_415_p4 = 1'd0;
        end else begin
            ap_phi_mux_state_2_phi_fu_415_p4 = ap_phi_reg_pp0_iter1_state_2_reg_412;
        end
    end else begin
        ap_phi_mux_state_2_phi_fu_415_p4 = ap_phi_reg_pp0_iter1_state_2_reg_412;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1010)) begin
        if ((1'b1 == ap_condition_1020)) begin
            app_buf_addrs_address0 = tmp_1_fu_1022_p1;
        end else if ((1'b1 == ap_condition_1015)) begin
            app_buf_addrs_address0 = tmp_11_fu_976_p1;
        end else begin
            app_buf_addrs_address0 = 'bx;
        end
    end else begin
        app_buf_addrs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((empty_n_5_reg_1266 == 1'd1) & (tmp_5_reg_1226 == 1'd1) & (app_buf_finish_issuing_apply_load_1_reg_1262 == 1'd0) & (tmp_3_reg_1258 == 1'd0) & (brmerge_demorgan_reg_1254 == 1'd0) & (tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_n_reg_1315 == 1'd1) & (tmp_s_reg_1222 == 1'd1) & (is_addr_high_part_load_1_reg_1325 == 1'd0) & (ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_400 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        app_buf_addrs_ce0 = 1'b1;
    end else begin
        app_buf_addrs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((app_buf_addrs_chan_V_empty_n == 1'b1) & (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))) | ((tmp_s_fu_582_p2 == 1'd1) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (app_buf_addrs_chan_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_buf_addrs_chan_V_read = 1'b1;
    end else begin
        app_buf_addrs_chan_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_reg_1315 == 1'd1) & (tmp_s_reg_1222 == 1'd1) & (is_addr_high_part_load_1_reg_1325 == 1'd0) & (ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_400 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_buf_addrs_we0 = 1'b1;
    end else begin
        app_buf_addrs_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((app_free_buf_V_empty_n == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_404_p4 == 1'd1) | (empty_n_7_fu_548_p1 == 1'd1))) | ((ap_phi_mux_reset_phi_fu_404_p4 == 1'd0) & (empty_n_7_fu_548_p1 == 1'd0) & (app_free_buf_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_free_buf_V_read = 1'b1;
    end else begin
        app_free_buf_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((app_output_data_meta_V_num_empty_n & app_output_data_meta_V_eop_empty_n) == 1'b1) & (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))) | ((tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_apply_load_1_load_fu_622_p1 == 1'd0) & (tmp_3_fu_616_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_output_data_meta_V_num0_update = 1'b1;
    end else begin
        app_output_data_meta_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((app_output_data_splitted_V_len_empty_n & app_output_data_splitted_V_eop_empty_n & app_output_data_splitted_V_data_V_empty_n) == 1'b1) & (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_400 == 1'd1) | (empty_n_7_reg_1212 == 1'd1))) | ((tmp_5_fu_588_p2 == 1'd1) & (app_buf_finish_issuing_data_load_1_load_fu_761_p1 == 1'd0) & (tmp_21_fu_755_p2 == 1'd0) & (brmerge_demorgan_fu_610_p2 == 1'd0) & (tmp_s_fu_582_p2 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_output_data_splitted_V_len0_update = 1'b1;
    end else begin
        app_output_data_splitted_V_len0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_empty_n_5_reg_1266 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd1) & (ap_reg_pp0_iter2_tmp_3_reg_1258 == 1'd0) & (ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_tmp_20_reg_1285 == 1'd0) & (ap_reg_pp0_iter2_app_buf_finish_issuing_apply_load_1_reg_1262 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_reg_pp0_iter2_tmp_7_reg_1230 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_400 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        device_pcie_write_req_apply_V_addr_blk_n = device_pcie_write_req_apply_V_addr_full_n;
    end else begin
        device_pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((ap_predicate_op260_write_state5 == 1'b1)) begin
            device_pcie_write_req_apply_V_addr_din = write_req_apply_addr_fu_1089_p2;
        end else if ((ap_predicate_op254_write_state5 == 1'b1)) begin
            device_pcie_write_req_apply_V_addr_din = write_req_apply_addr_2_fu_1042_p2;
        end else begin
            device_pcie_write_req_apply_V_addr_din = 'bx;
        end
    end else begin
        device_pcie_write_req_apply_V_addr_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op260_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op254_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        device_pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        device_pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_empty_n_5_reg_1266 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd1) & (ap_reg_pp0_iter2_tmp_3_reg_1258 == 1'd0) & (ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_tmp_20_reg_1285 == 1'd0) & (ap_reg_pp0_iter2_app_buf_finish_issuing_apply_load_1_reg_1262 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_reg_pp0_iter2_tmp_7_reg_1230 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_400 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        device_pcie_write_req_apply_V_num_blk_n = device_pcie_write_req_apply_V_num_full_n;
    end else begin
        device_pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((ap_predicate_op260_write_state5 == 1'b1)) begin
            device_pcie_write_req_apply_V_num_din = ap_reg_pp0_iter2_write_req_apply_num_reg_1275;
        end else if ((ap_predicate_op254_write_state5 == 1'b1)) begin
            device_pcie_write_req_apply_V_num_din = 8'd1;
        end else begin
            device_pcie_write_req_apply_V_num_din = 'bx;
        end
    end else begin
        device_pcie_write_req_apply_V_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_empty_n_6_reg_1297 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd1) & (ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_tmp_26_reg_1311 == 1'd0) & (ap_reg_pp0_iter2_app_buf_finish_issuing_data_load_1_reg_1293 == 1'd0) & (ap_reg_pp0_iter2_tmp_21_reg_1289 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_reg_pp0_iter2_tmp_7_reg_1230 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_400 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        device_pcie_write_req_data_V_data_V_blk_n = device_pcie_write_req_data_V_data_V_full_n;
    end else begin
        device_pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((ap_predicate_op264_write_state5 == 1'b1)) begin
            device_pcie_write_req_data_V_data_V_din = ap_reg_pp0_iter2_tmp_data_V_2_reg_1301;
        end else if ((ap_predicate_op254_write_state5 == 1'b1)) begin
            device_pcie_write_req_data_V_data_V_din = tmp_data_V_fu_1049_p33;
        end else begin
            device_pcie_write_req_data_V_data_V_din = 'bx;
        end
    end else begin
        device_pcie_write_req_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op264_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op254_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        device_pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        device_pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter2_empty_n_6_reg_1297 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd1) & (ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_tmp_26_reg_1311 == 1'd0) & (ap_reg_pp0_iter2_app_buf_finish_issuing_data_load_1_reg_1293 == 1'd0) & (ap_reg_pp0_iter2_tmp_21_reg_1289 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_reg_pp0_iter2_tmp_7_reg_1230 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_400 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        device_pcie_write_req_data_V_last_blk_n = device_pcie_write_req_data_V_last_full_n;
    end else begin
        device_pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((ap_predicate_op264_write_state5 == 1'b1)) begin
            device_pcie_write_req_data_V_last_din = ap_reg_pp0_iter2_tmp_last_reg_1306;
        end else if ((ap_predicate_op254_write_state5 == 1'b1)) begin
            device_pcie_write_req_data_V_last_din = 1'd1;
        end else begin
            device_pcie_write_req_data_V_last_din = 'bx;
        end
    end else begin
        device_pcie_write_req_data_V_last_din = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_404_p4 == 1'd0) & (reset_pcie_helper_app_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_pcie_helper_app_V_read = 1'b1;
    end else begin
        reset_pcie_helper_app_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addr_1_fu_1031_p1 = tmp_27_reg_1319;

assign addr_2_fu_1014_p3 = {{tmp_fu_1010_p1}, {tmp_27_reg_1319}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op264_write_state5 == 1'b1)) | ((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op260_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op264_write_state5 == 1'b1)) | ((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op260_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op264_write_state5 == 1'b1)) | ((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op260_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = (((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op264_write_state5 == 1'b1)) | ((device_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op260_write_state5 == 1'b1)) | ((device_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op254_write_state5 == 1'b1)));
end

always @ (*) begin
    ap_condition_1010 = ((ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1015 = ((empty_n_5_reg_1266 == 1'd1) & (tmp_5_reg_1226 == 1'd1) & (app_buf_finish_issuing_apply_load_1_reg_1262 == 1'd0) & (tmp_3_reg_1258 == 1'd0) & (brmerge_demorgan_reg_1254 == 1'd0) & (tmp_s_reg_1222 == 1'd0));
end

always @ (*) begin
    ap_condition_1020 = ((empty_n_reg_1315 == 1'd1) & (tmp_s_reg_1222 == 1'd1) & (is_addr_high_part_load_1_reg_1325 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_400 == 1'd0));
end

always @ (*) begin
    ap_condition_367 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_381 = ((empty_n_fu_869_p1 == 1'd1) & (tmp_s_fu_582_p2 == 1'd1) & (reset_reg_400 == 1'd0) & (empty_n_7_reg_1212 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_997 = ((empty_n_reg_1315 == 1'd1) & (tmp_s_reg_1222 == 1'd1) & (ap_reg_pp0_iter1_empty_n_7_reg_1212 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_400 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_reset_1_reg_422 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_3_reg_432 = 'bx;

assign ap_phi_reg_pp0_iter1_state_2_reg_412 = 'bx;

always @ (*) begin
    ap_predicate_op254_write_state5 = ((ap_reg_pp0_iter2_tmp_7_reg_1230 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_400 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0));
end

always @ (*) begin
    ap_predicate_op260_write_state5 = ((ap_reg_pp0_iter2_empty_n_5_reg_1266 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd1) & (ap_reg_pp0_iter2_tmp_3_reg_1258 == 1'd0) & (ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_tmp_20_reg_1285 == 1'd0) & (ap_reg_pp0_iter2_app_buf_finish_issuing_apply_load_1_reg_1262 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0));
end

always @ (*) begin
    ap_predicate_op264_write_state5 = ((ap_reg_pp0_iter2_empty_n_6_reg_1297 == 1'd1) & (ap_reg_pp0_iter2_tmp_5_reg_1226 == 1'd1) & (ap_reg_pp0_iter2_brmerge_demorgan_reg_1254 == 1'd0) & (ap_reg_pp0_iter2_tmp_s_reg_1222 == 1'd0) & (ap_reg_pp0_iter2_tmp_26_reg_1311 == 1'd0) & (ap_reg_pp0_iter2_app_buf_finish_issuing_data_load_1_reg_1293 == 1'd0) & (ap_reg_pp0_iter2_tmp_21_reg_1289 == 1'd0) & (ap_reg_pp0_iter2_empty_n_7_reg_1212 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_buf_addrs_d0 = {{tmp_fu_1010_p1}, {tmp_27_reg_1319}};

assign app_buf_finish_issuing_apply_load_1_load_fu_622_p1 = app_buf_finish_issuing_apply_fu_312;

assign app_buf_finish_issuing_data_load_1_load_fu_761_p1 = app_buf_finish_issuing_data_fu_308;

assign app_buf_issuing_apply_size_V_cast_fu_689_p2 = (21'd0 - tmp_16_fu_675_p1);

assign app_buf_issuing_apply_size_V_fu_683_p2 = (p_0_fu_296 + tmp_15_fu_671_p1);

assign app_buf_issuing_data_size_1_fu_835_p3 = ((brmerge2_fu_815_p2[0:0] === 1'b1) ? 32'd0 : app_buf_issuing_data_size_2_fu_791_p2);

assign app_buf_issuing_data_size_2_fu_791_p2 = (32'd64 + app_buf_issuing_data_size_fu_284);

assign app_buf_ptr_1_fu_995_p3 = ((brmerge_reg_1280[0:0] === 1'b1) ? app_buf_ptr_2_cast_fu_991_p1 : app_buf_ptr_fu_288);

assign app_buf_ptr_2_cast_fu_991_p1 = app_buf_ptr_2_fu_985_p2;

assign app_buf_ptr_2_fu_985_p2 = (3'd1 + tmp_19_fu_981_p1);

assign app_output_data_meta_V_eop_read = app_output_data_meta_V_num0_update;

assign app_output_data_meta_V_num_read = app_output_data_meta_V_num0_update;

assign app_output_data_splitted_V_data_V_read = app_output_data_splitted_V_len0_update;

assign app_output_data_splitted_V_eop_read = app_output_data_splitted_V_len0_update;

assign app_output_data_splitted_V_len_read = app_output_data_splitted_V_len0_update;

assign brmerge2_fu_815_p0 = app_output_data_splitted_V_eop_dout;

assign brmerge2_fu_815_p2 = (tmp_25_fu_809_p2 | brmerge2_fu_815_p0);

assign brmerge_demorgan_fu_610_p2 = (app_buf_finish_issuing_data_fu_308 & app_buf_finish_issuing_apply_fu_312);

assign brmerge_fu_701_p0 = app_output_data_meta_V_eop_dout;

assign brmerge_fu_701_p2 = (tmp_18_fu_695_p2 | brmerge_fu_701_p0);

assign cur_buf_total_size_1_fu_665_p2 = (tmp_14_fu_661_p1 + cur_buf_total_size_fu_304);

assign device_pcie_write_req_apply_V_addr_write = device_pcie_write_req_apply_V_num1_update;

assign device_pcie_write_req_apply_V_num1_status = (device_pcie_write_req_apply_V_num_full_n & device_pcie_write_req_apply_V_addr_full_n);

assign device_pcie_write_req_apply_V_num_write = device_pcie_write_req_apply_V_num1_update;

assign device_pcie_write_req_data_V_data_V_write = device_pcie_write_req_data_V_last1_update;

assign device_pcie_write_req_data_V_last1_status = (device_pcie_write_req_data_V_last_full_n & device_pcie_write_req_data_V_data_V_full_n);

assign device_pcie_write_req_data_V_last_write = device_pcie_write_req_data_V_last1_update;

assign empty_n_5_fu_625_p1 = grp_nbread_fu_336_p3_0;

assign empty_n_6_fu_764_p1 = grp_nbread_fu_344_p4_0;

assign empty_n_7_fu_548_p1 = reset_pcie_helper_app_V_empty_n;

assign empty_n_fu_869_p1 = app_buf_addrs_chan_V_empty_n;

assign free_buf_num_apply_1_fu_721_p3 = ((brmerge_fu_701_p2[0:0] === 1'b1) ? free_buf_num_apply_3_fu_707_p2 : free_buf_num_apply_2_fu_568_p2);

assign free_buf_num_apply_2_fu_568_p2 = (free_buf_num_apply_fu_264 + tmp_8_fu_565_p1);

assign free_buf_num_apply_3_fu_707_p2 = ($signed(8'd255) + $signed(free_buf_num_apply_2_fu_568_p2));

assign free_buf_num_data_1_fu_827_p3 = ((brmerge2_fu_815_p2[0:0] === 1'b1) ? free_buf_num_data_3_fu_821_p2 : free_buf_num_data_2_fu_575_p2);

assign free_buf_num_data_2_fu_575_p2 = (free_buf_num_data_fu_260 + tmp_8_fu_565_p1);

assign free_buf_num_data_3_fu_821_p2 = ($signed(8'd255) + $signed(free_buf_num_data_2_fu_575_p2));

assign grp_nbread_fu_336_p3_0 = (app_output_data_meta_V_num_empty_n & app_output_data_meta_V_eop_empty_n);

assign grp_nbread_fu_344_p4_0 = (app_output_data_splitted_V_len_empty_n & app_output_data_splitted_V_eop_empty_n & app_output_data_splitted_V_data_V_empty_n);

assign is_addr_high_part_1_fu_908_p2 = (is_addr_high_part_fu_292 ^ 1'd1);

assign is_addr_high_part_load_1_load_fu_877_p1 = is_addr_high_part_fu_292;

assign not_s_fu_939_p2 = (tmp_6_fu_933_p2 ^ 1'd1);

assign p_0_1_fu_713_p3 = ((brmerge_fu_701_p2[0:0] === 1'b1) ? 22'd0 : app_buf_issuing_apply_size_V_fu_683_p2);

assign p_reset_1_fu_945_p2 = (not_s_fu_939_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_422);

assign p_s_fu_952_p3 = ((tmp_6_fu_933_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_927_p2);

assign read_app_buf_addr_cnt_1_fu_883_p2 = (32'd1 + read_app_buf_addr_cnt_fu_280);

assign reset_cnt_1_fu_927_p2 = (reset_cnt_fu_268 + 32'd1);

assign state_2_cast_fu_904_p1 = ap_phi_mux_state_2_phi_fu_415_p4;

assign tmp_10_fu_638_p1 = app_output_data_meta_V_num_dout[13:0];

assign tmp_11_fu_976_p1 = app_buf_ptr_fu_288;

assign tmp_12_fu_1086_p1 = ap_reg_pp0_iter2_p_0_load_reg_1270;

assign tmp_13_fu_645_p2 = (14'd63 + tmp_10_fu_638_p1);

assign tmp_14_fu_661_p1 = app_output_data_meta_V_num_dout;

assign tmp_15_fu_671_p1 = app_output_data_meta_V_num_dout[21:0];

assign tmp_16_fu_675_p1 = p_0_fu_296[20:0];

assign tmp_17_fu_679_p1 = app_output_data_meta_V_num_dout[20:0];

assign tmp_18_fu_695_p2 = ((tmp_17_fu_679_p1 == app_buf_issuing_apply_size_V_cast_fu_689_p2) ? 1'b1 : 1'b0);

assign tmp_19_fu_981_p1 = app_buf_ptr_fu_288[2:0];

assign tmp_1_fu_1022_p1 = read_app_buf_addr_cnt_load_reg_1329;

assign tmp_20_fu_729_p2 = ((app_output_data_meta_V_num_dout == 32'd0) ? 1'b1 : 1'b0);

assign tmp_21_fu_755_p2 = ((free_buf_num_data_2_fu_575_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_22_fu_783_p1 = app_buf_issuing_data_size_fu_284[11:0];

assign tmp_23_fu_787_p1 = app_buf_issuing_data_size_fu_284[20:0];

assign tmp_24_fu_797_p2 = ((tmp_22_fu_783_p1 == 12'd4032) ? 1'b1 : 1'b0);

assign tmp_25_fu_809_p2 = ((tmp_23_fu_787_p1 == 21'd2097088) ? 1'b1 : 1'b0);

assign tmp_26_fu_843_p2 = ((app_output_data_splitted_V_len_dout == 16'd0) ? 1'b1 : 1'b0);

assign tmp_2_fu_889_p2 = ((read_app_buf_addr_cnt_1_fu_883_p2 == 32'd8) ? 1'b1 : 1'b0);

assign tmp_3_fu_616_p2 = ((free_buf_num_apply_2_fu_568_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_4_fu_600_p1 = cur_buf_total_size_fu_304[30:0];

assign tmp_5_fu_588_p2 = ((state_fu_316 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_6_fu_933_p2 = ((reset_cnt_1_fu_927_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_7_fu_594_p2 = ((state_fu_316 == 32'd2) ? 1'b1 : 1'b0);

assign tmp_8_fu_565_p1 = empty_n_8_reg_1217;

assign tmp_data_V_fu_1049_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{ap_reg_pp0_iter2_tmp_4_reg_1234}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}}, {ap_reg_pp0_iter2_tmp_4_reg_1234}}, {tmp_eop_load_reg_1334}};

assign tmp_fu_1010_p1 = addr_fu_276[31:0];

assign tmp_last_fu_803_p0 = app_output_data_splitted_V_eop_dout;

assign tmp_last_fu_803_p2 = (tmp_last_fu_803_p0 | tmp_24_fu_797_p2);

assign tmp_s_fu_582_p2 = ((state_fu_316 == 32'd0) ? 1'b1 : 1'b0);

assign write_req_apply_addr_2_fu_1042_p2 = (64'd2097152 + cur_bu_s_fu_272);

assign write_req_apply_addr_fu_1089_p2 = (tmp_12_fu_1086_p1 + app_buf_addrs_q0);

always @ (posedge ap_clk) begin
    state_fu_316[31:2] <= 30'b000000000000000000000000000000;
end

endmodule //read_mode_pcie_helper_app
