<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pcb.twx pcb.ncd -o pcb.twr pcb.pcf

</twCmdLine><twDesign>pcb.ncd</twDesign><twDesignPath>pcb.ncd</twDesignPath><twPCF>pcb.pcf</twPCF><twPcfPath>pcb.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fgg484"><twDevName>xc3s700an</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="analyzer_clock_inst/DCM_SP_INST1/CLKIN" logResource="analyzer_clock_inst/DCM_SP_INST1/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50mhz_i"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="analyzer_clock_inst/DCM_SP_INST1/CLKIN" logResource="analyzer_clock_inst/DCM_SP_INST1/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50mhz_i"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="analyzer_clock_inst/DCM_SP_INST1/CLKIN" logResource="analyzer_clock_inst/DCM_SP_INST1/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50mhz_i"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from  NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%;  divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS  </twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.600</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analyzer_clock_inst/U2_FD3_INST (SLICE_X30Y87.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.434</twSlack><twSrc BELType="FF">analyzer_clock_inst/U2_FD2_INST</twSrc><twDest BELType="FF">analyzer_clock_inst/U2_FD3_INST</twDest><twTotPathDel>1.566</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>analyzer_clock_inst/U2_FD2_INST</twSrc><twDest BELType='FF'>analyzer_clock_inst/U2_FD3_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X31Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>analyzer_clock_inst/U2_FD2_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD2_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>analyzer_clock_inst/U2_FD2_Q_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>analyzer_clock_inst/U2_FD3_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD3_INST</twBEL></twPathDel><twLogDel>0.804</twLogDel><twRouteDel>0.762</twRouteDel><twTotDel>1.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analyzer_clock_inst/U2_FD2_INST (SLICE_X31Y87.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.487</twSlack><twSrc BELType="FF">analyzer_clock_inst/U2_FD1_INST</twSrc><twDest BELType="FF">analyzer_clock_inst/U2_FD2_INST</twDest><twTotPathDel>1.513</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>analyzer_clock_inst/U2_FD1_INST</twSrc><twDest BELType='FF'>analyzer_clock_inst/U2_FD2_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X30Y86.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>analyzer_clock_inst/U2_FD1_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD1_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>analyzer_clock_inst/U2_FD1_Q_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>analyzer_clock_inst/U2_FD2_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD2_INST</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>1.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analyzer_clock_inst/U2_FD1_INST (SLICE_X30Y86.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.718</twSlack><twSrc BELType="FF">analyzer_clock_inst/U2_FDS_INST</twSrc><twDest BELType="FF">analyzer_clock_inst/U2_FD1_INST</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew dest = "0.004" src = "0.006">0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>analyzer_clock_inst/U2_FDS_INST</twSrc><twDest BELType='FF'>analyzer_clock_inst/U2_FD1_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X30Y84.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>analyzer_clock_inst/U2_FDS_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FDS_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>analyzer_clock_inst/U2_FDS_Q_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>analyzer_clock_inst/U2_FD1_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD1_INST</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from
 NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%;
 divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analyzer_clock_inst/U2_FD1_INST (SLICE_X30Y86.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.939</twSlack><twSrc BELType="FF">analyzer_clock_inst/U2_FDS_INST</twSrc><twDest BELType="FF">analyzer_clock_inst/U2_FD1_INST</twDest><twTotPathDel>0.937</twTotPathDel><twClkSkew dest = "0.004" src = "0.006">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>analyzer_clock_inst/U2_FDS_INST</twSrc><twDest BELType='FF'>analyzer_clock_inst/U2_FD1_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X30Y84.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>analyzer_clock_inst/U2_FDS_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FDS_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.323</twDelInfo><twComp>analyzer_clock_inst/U2_FDS_Q_OUT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>analyzer_clock_inst/U2_FD1_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD1_INST</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>0.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analyzer_clock_inst/U2_FD2_INST (SLICE_X31Y87.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.135</twSlack><twSrc BELType="FF">analyzer_clock_inst/U2_FD1_INST</twSrc><twDest BELType="FF">analyzer_clock_inst/U2_FD2_INST</twDest><twTotPathDel>1.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>analyzer_clock_inst/U2_FD1_INST</twSrc><twDest BELType='FF'>analyzer_clock_inst/U2_FD2_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X30Y86.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>analyzer_clock_inst/U2_FD1_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD1_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.536</twDelInfo><twComp>analyzer_clock_inst/U2_FD1_Q_OUT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>analyzer_clock_inst/U2_FD2_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD2_INST</twBEL></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>1.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analyzer_clock_inst/U2_FD3_INST (SLICE_X30Y87.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.165</twSlack><twSrc BELType="FF">analyzer_clock_inst/U2_FD2_INST</twSrc><twDest BELType="FF">analyzer_clock_inst/U2_FD3_INST</twDest><twTotPathDel>1.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>analyzer_clock_inst/U2_FD2_INST</twSrc><twDest BELType='FF'>analyzer_clock_inst/U2_FD3_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X31Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>analyzer_clock_inst/U2_FD2_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD2_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.609</twDelInfo><twComp>analyzer_clock_inst/U2_FD2_Q_OUT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>analyzer_clock_inst/U2_FD3_Q_OUT</twComp><twBEL>analyzer_clock_inst/U2_FD3_INST</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.609</twRouteDel><twTotDel>1.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_100mhz</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from
 NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%;
 divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 
</twPinLimitBanner><twPinLimit anchorID="26" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.400" period="5.000" constraintValue="2.500" deviceLimit="1.800" physResource="analyzer_clock_inst/DCM_SP_INST2/CLKIN" logResource="analyzer_clock_inst/DCM_SP_INST2/CLKIN" locationPin="DCM_X1Y3.CLKIN" clockNet="clk_100mhz"/><twPinLimit anchorID="27" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.400" period="5.000" constraintValue="2.500" deviceLimit="1.800" physResource="analyzer_clock_inst/DCM_SP_INST2/CLKIN" logResource="analyzer_clock_inst/DCM_SP_INST2/CLKIN" locationPin="DCM_X1Y3.CLKIN" clockNet="clk_100mhz"/><twPinLimit anchorID="28" type="MINPERIOD" name="Tdcmpc" slack="1.430" period="5.000" constraintValue="5.000" deviceLimit="3.570" freqLimit="280.112" physResource="analyzer_clock_inst/DCM_SP_INST2/CLKIN" logResource="analyzer_clock_inst/DCM_SP_INST2/CLKIN" locationPin="DCM_X1Y3.CLKIN" clockNet="clk_100mhz"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLK0_BUF&quot; derived from  PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS   duty cycle corrected to 5 nS  HIGH 2.500 nS  </twConstName><twItemCnt>1281</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>542</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.835</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X49Y66.SR), 19 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twTotPathDel>4.739</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>4.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twTotPathDel>4.739</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>4.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twTotPathDel>4.734</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>4.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X49Y66.SR), 19 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twTotPathDel>4.739</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>4.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twTotPathDel>4.739</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>4.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twTotPathDel>4.734</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>4.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X49Y67.SR), 19 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twTotPathDel>4.739</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>4.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twTotPathDel>4.739</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>4.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twTotPathDel>4.734</twTotPathDel><twClkSkew dest = "0.417" src = "0.513">0.096</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>4.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLK0_BUF&quot; derived from
 PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X52Y53.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.531</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.609</twTotPathDel><twClkSkew dest = "0.533" src = "0.455">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y53.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.289</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>0.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">analyzer_clk</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ (SLICE_X51Y55.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.559</twSlack><twSrc BELType="FF">uart_inst/uart_rx_inst/data_in_r_2</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ</twDest><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "1.495" src = "1.141">-0.354</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_inst/uart_rx_inst/data_in_r_2</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X50Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>ila0_trig0&lt;16&gt;</twComp><twBEL>uart_inst/uart_rx_inst/data_in_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>ila0_trig0&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ (SLICE_X52Y52.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.594</twSlack><twSrc BELType="FF">uart_inst/uart_rx_inst/data_in_r_4</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ</twDest><twTotPathDel>0.947</twTotPathDel><twClkSkew dest = "1.497" src = "1.144">-0.353</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_inst/uart_rx_inst/data_in_r_4</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X51Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>ila0_trig0&lt;18&gt;</twComp><twBEL>uart_inst/uart_rx_inst/data_in_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>ila0_trig0&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ</twBEL></twPathDel><twLogDel>0.521</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">analyzer_clk</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLK0_BUF&quot; derived from
 PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 
 duty cycle corrected to 5 nS  HIGH 2.500 nS 
</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tdcmpco" slack="1.430" period="5.000" constraintValue="5.000" deviceLimit="3.570" freqLimit="280.112" physResource="analyzer_clock_inst/DCM_SP_INST2/CLK0" logResource="analyzer_clock_inst/DCM_SP_INST2/CLK0" locationPin="DCM_X1Y3.CLK0" clockNet="analyzer_clock_inst/U2_CLK0_BUF"/><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKB" slack="2.237" period="5.000" constraintValue="5.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y3.CLKB" clockNet="analyzer_clk"/><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKB" slack="2.237" period="5.000" constraintValue="5.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y4.CLKB" clockNet="analyzer_clk"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLKDV_BUF&quot; derived from  PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS   multiplied by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  </twConstName><twItemCnt>9413</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1492</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.132</twMinPer></twConstHead><twPathRptBanner iPaths="137" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2 (SLICE_X31Y29.BY), 137 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.868</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twDest><twTotPathDel>8.037</twTotPathDel><twClkSkew dest = "0.581" src = "0.676">0.095</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X42Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X42Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y24.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_en</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/data_xfr_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ps2_host_top_inst/data_xfr_int</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_nxt&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_nxt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twBEL></twPathDel><twLogDel>4.419</twLogDel><twRouteDel>3.618</twRouteDel><twTotDel>8.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.026</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twDest><twTotPathDel>7.801</twTotPathDel><twClkSkew dest = "0.581" src = "0.754">0.173</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X32Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>uart_wr_data&lt;2&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;2&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>uart_wr_data&lt;2&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>uart_wr_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y24.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_en</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/data_xfr_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ps2_host_top_inst/data_xfr_int</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_nxt&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_nxt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twBEL></twPathDel><twLogDel>4.400</twLogDel><twRouteDel>3.401</twRouteDel><twTotDel>7.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.201</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twDest><twTotPathDel>7.626</twTotPathDel><twClkSkew dest = "0.581" src = "0.754">0.173</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X32Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/comment_data_xfr_1d</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y24.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_en</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/data_xfr_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ps2_host_top_inst/data_xfr_int</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_nxt&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_nxt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_clone_2</twBEL></twPathDel><twLogDel>4.494</twLogDel><twRouteDel>3.132</twRouteDel><twTotDel>7.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13 (SLICE_X34Y43.SR), 64 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.901</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/device_data_out_3</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twDest><twTotPathDel>8.088</twTotPathDel><twClkSkew dest = "0.254" src = "0.265">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out_3</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X44Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>uart_wr_data&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y24.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end39</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end39</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end39</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end47</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end47</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end47</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end103</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ps2_host_top_inst/char_idx_end</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_sel&lt;13&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twBEL></twPathDel><twLogDel>3.840</twLogDel><twRouteDel>4.248</twRouteDel><twTotDel>8.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.964</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twDest><twTotPathDel>8.011</twTotPathDel><twClkSkew dest = "0.254" src = "0.279">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X40Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>uart_wr_data&lt;6&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;6&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;6&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_data&lt;6&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>uart_wr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/N161</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>ps2_host_top_inst/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end103</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ps2_host_top_inst/char_idx_end</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_sel&lt;13&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twBEL></twPathDel><twLogDel>3.931</twLogDel><twRouteDel>4.080</twRouteDel><twTotDel>8.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.057</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twDest><twTotPathDel>7.922</twTotPathDel><twClkSkew dest = "0.254" src = "0.275">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X42Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end103</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ps2_host_top_inst/char_idx_end</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_sel&lt;13&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_13</twBEL></twPathDel><twLogDel>3.910</twLogDel><twRouteDel>4.012</twRouteDel><twTotDel>7.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8 (SLICE_X44Y39.SR), 64 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.922</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/device_data_out_3</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twDest><twTotPathDel>8.070</twTotPathDel><twClkSkew dest = "0.257" src = "0.265">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out_3</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X44Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>uart_wr_data&lt;3&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y24.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end39</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end39</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end39</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end47</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end47</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end47</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end103</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ps2_host_top_inst/char_idx_end</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_sel&lt;8&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twBEL></twPathDel><twLogDel>3.840</twLogDel><twRouteDel>4.230</twRouteDel><twTotDel>8.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.985</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twDest><twTotPathDel>7.993</twTotPathDel><twClkSkew dest = "0.257" src = "0.279">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X40Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/device_data_xfr_1d</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>uart_wr_data&lt;6&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;6&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;6&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_data&lt;6&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>uart_wr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/N161</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>ps2_host_top_inst/N161</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end103</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ps2_host_top_inst/char_idx_end</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_sel&lt;8&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twBEL></twPathDel><twLogDel>3.931</twLogDel><twRouteDel>4.062</twRouteDel><twTotDel>7.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.078</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twDest><twTotPathDel>7.904</twTotPathDel><twClkSkew dest = "0.257" src = "0.275">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X42Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/uart_wr_data&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>uart_wr_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end79</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end77</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_monitor_inst/char_idx_end103</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>ps2_host_top_inst/char_idx_end</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_xfr_end</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ps2_host_top_inst/ps2_host_cm_inst/comment_sel&lt;8&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_cm_inst/comment_sel_8</twBEL></twPathDel><twLogDel>3.910</twLogDel><twRouteDel>3.994</twRouteDel><twTotDel>7.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLKDV_BUF&quot; derived from
 PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 
 multiplied by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/use_fdc.fdb (SLICE_X33Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.675</twSlack><twSrc BELType="FF">ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/use_fdc.fda</twSrc><twDest BELType="FF">ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/use_fdc.fdb</twDest><twTotPathDel>0.786</twTotPathDel><twClkSkew dest = "0.696" src = "0.585">-0.111</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/use_fdc.fda</twSrc><twDest BELType='FF'>ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/use_fdc.fdb</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X31Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/temp</twComp><twBEL>ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/use_fdc.fda</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/temp</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/pin_in_sync&lt;1&gt;</twComp><twBEL>ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[1].io_sync_inst/use_fdc.fdb</twBEL></twPathDel><twLogDel>0.481</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5 (SLICE_X38Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.757</twSlack><twSrc BELType="FF">uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5</twSrc><twDest BELType="FF">uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5</twDest><twTotPathDel>0.839</twTotPathDel><twClkSkew dest = "0.364" src = "0.282">-0.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5</twSrc><twDest BELType='FF'>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1(5)</twComp><twBEL>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1(5)</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2(5)</twComp><twBEL>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_5</twBEL></twPathDel><twLogDel>0.519</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>0.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7 (SLICE_X37Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.783</twSlack><twSrc BELType="FF">uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7</twSrc><twDest BELType="FF">uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7</twDest><twTotPathDel>0.793</twTotPathDel><twClkSkew dest = "0.064" src = "0.054">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7</twSrc><twDest BELType='FF'>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1(7)</twComp><twBEL>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1(7)</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2(7)</twComp><twBEL>uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_7</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dcm_clk_50mhz</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLKDV_BUF&quot; derived from
 PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 
 multiplied by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="84" type="MINPERIOD" name="" slack="4.653" period="10.000" constraintValue="10.000" deviceLimit="5.347" freqLimit="187.021" physResource="analyzer_clock_inst/DCM_SP_INST2/CLKDV" logResource="analyzer_clock_inst/DCM_SP_INST2/CLKDV" locationPin="DCM_X1Y3.CLKDV" clockNet="analyzer_clock_inst/U2_CLKDV_BUF"/><twPinLimit anchorID="85" type="MINPERIOD" name="" slack="6.875" period="10.000" constraintValue="10.000" deviceLimit="3.125" freqLimit="320.000" physResource="uart_inst/uart_fifo_tx/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA" logResource="uart_inst/uart_fifo_tx/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA" locationPin="RAMB16_X1Y2.CLKA" clockNet="dcm_clk_50mhz"/><twPinLimit anchorID="86" type="MINPERIOD" name="" slack="6.875" period="10.000" constraintValue="10.000" deviceLimit="3.125" freqLimit="320.000" physResource="uart_inst/uart_fifo_tx/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKB" logResource="uart_inst/uart_fifo_tx/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKB" locationPin="RAMB16_X1Y2.CLKB" clockNet="dcm_clk_50mhz"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X55Y73.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.120</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.518</twDel><twSUTime>0.602</twSUTime><twTotPathDel>5.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y77.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y77.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y73.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y73.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>1.828</twRouteDel><twTotDel>5.120</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X53Y77.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.214</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.967</twDel><twSUTime>0.247</twSUTime><twTotPathDel>2.214</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y77.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y77.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y76.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>0.786</twRouteDel><twTotDel>2.214</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X53Y76.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.626</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.025</twDel><twSUTime>0.601</twSUTime><twTotPathDel>1.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y77.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y77.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y76.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y76.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.221</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>1.626</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X53Y76.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMinDelay" ><twTotDel>1.226</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.820</twDel><twSUTime>-0.406</twSUTime><twTotPathDel>1.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y77.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y77.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y76.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y76.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.902</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>1.226</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X53Y77.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>1.695</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.573</twDel><twSUTime>-0.122</twSUTime><twTotPathDel>1.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y77.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y77.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y76.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.067</twLogDel><twRouteDel>0.628</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X55Y73.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>4.020</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.614</twDel><twSUTime>-0.406</twSUTime><twTotPathDel>4.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y77.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y77.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y73.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y73.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y73.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>2.558</twLogDel><twRouteDel>1.462</twRouteDel><twTotDel>4.020</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="100" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="101" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="102" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X52Y77.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.179</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.179</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.179</twTotDel><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.100</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.100</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y78.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>2.344</twRouteDel><twTotDel>4.100</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.058</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.058</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.727</twLogDel><twRouteDel>2.331</twRouteDel><twTotDel>4.058</twTotDel><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="109" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.524</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y87.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>13.476</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X60Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>1.524</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y87.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="112"><twSlack>1.132</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X60Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y87.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>1.132</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.763</twMinPer></twConstHead><twPinLimitRpt anchorID="114"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKB" slack="7.237" period="10.000" constraintValue="10.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y3.CLKB" clockNet="analyzer_clk"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB" slack="7.237" period="10.000" constraintValue="10.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y4.CLKB" clockNet="analyzer_clk"/><twPinLimit anchorID="117" type="MINPERIOD" name="Trper_CLKB" slack="7.237" period="10.000" constraintValue="10.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y6.CLKB" clockNet="analyzer_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="118"><twConstRollup name="clk_50mhz_i" fullName="NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.800" actualRollup="9.670" errors="0" errorRollup="0" items="0" itemsRollup="10697"/><twConstRollup name="analyzer_clock_inst/U1_CLK2X_BUF" fullName="PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from  NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%;  divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS  " type="child" depth="1" requirement="5.000" prefType="period" actual="3.600" actualRollup="4.835" errors="0" errorRollup="0" items="3" itemsRollup="10694"/><twConstRollup name="analyzer_clock_inst/U2_CLK0_BUF" fullName="PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLK0_BUF&quot; derived from  PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS   duty cycle corrected to 5 nS  HIGH 2.500 nS  " type="child" depth="2" requirement="5.000" prefType="period" actual="4.835" actualRollup="N/A" errors="0" errorRollup="0" items="1281" itemsRollup="0"/><twConstRollup name="analyzer_clock_inst/U2_CLKDV_BUF" fullName="PERIOD analysis for net &quot;analyzer_clock_inst/U2_CLKDV_BUF&quot; derived from  PERIOD analysis for net &quot;analyzer_clock_inst/U1_CLK2X_BUF&quot; derived from NET &quot;clk_50mhz_i&quot; PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS   multiplied by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  " type="child" depth="2" requirement="10.000" prefType="period" actual="8.132" actualRollup="N/A" errors="0" errorRollup="0" items="9413" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="119">0</twUnmetConstCnt><twDataSheet anchorID="120" twNameLen="15"><twClk2SUList anchorID="121" twDestWidth="7"><twDest>CLK_50M</twDest><twClk2SU><twSrc>CLK_50M</twSrc><twRiseRise>8.132</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="122"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>10712</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4453</twConnCnt></twConstCov><twStats anchorID="123"><twMinPer>8.132</twMinPer><twFootnote number="1" /><twMaxFreq>122.971</twMaxFreq><twMaxFromToDel>1.524</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Aug 31 08:25:28 2016 </twTimestamp></twFoot><twClientInfo anchorID="124"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 414 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
