# Engineers
Kai Xian Chen

Edward Chen

## Instruction Set Architecture (ISA)
Kai Xian Chen (50%)

Edward Chen (50%)

## CPU Implamentation in Verilog
### Memory
Kai Xian Chen (50%)

Edward Chen (50%)
### Register File
Kai Xian Chen (10%)

Edward Chen (90%)
### ALU
Kai Xian Chen (90%)

Edward Chen (10%)
### Controller
Kai Xian Chen (30%)

Edward Chen (70%)
### Datapath
Kai Xian Chen (50%)

Edward Chen (50%)
### Verilog Test Bench for Computer
Kai Xian Chen (50%)

Edward Chen (50%)

## Compilation of Assembly Code into Machine Code
Kai Xian Chen (50%)

Edward Chen (50%)

## Timing Diagrams
### R-Type Instruction example
Kai Xian Chen (100%)

Edward Chen (0%)
### I-Type Instruciton example
Kai Xian Chen (100%)

Edward Chen (0%)
### J-Type Instruction example
Kai Xian Chen (100%)

Edward Chen (0%)

## Assembler
Kai Xian Chen (50%)

Edward Chen (50%)
