Release 14.7 Drc P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Mar 10 11:03:05 2015

drc -z kb_monitor.ncd kb_monitor.pcf

WARNING:PhysDesignRules:367 - The signal
   <uart_unit/fifo_tx_unit/Mram_array_reg1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
