<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="C:/Users/jlawley/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4692-XCOJLAWLEY32/PrjAr/_X_/pcie_7x_0_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9331886148ed48cda4af7330e03049c0"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_128.v">
        <FileInfo>
          <Attr Name="IsGlobalInclude" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v"/>
          <Attr Name="ImportTime" Val="1386281854"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_INTR_CTRL.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_INTR_CTRL.v"/>
          <Attr Name="ImportTime" Val="1391731362"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM.v"/>
          <Attr Name="ImportTime" Val="1391731260"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_GEN2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_GEN2.v"/>
          <Attr Name="ImportTime" Val="1391811356"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_128_TX_ENGINE.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128_TX_ENGINE.v"/>
          <Attr Name="ImportTime" Val="1391795724"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_128_RX_ENGINE.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128_RX_ENGINE.v"/>
          <Attr Name="ImportTime" Val="1391731260"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_RD_THROTTLE.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_RD_THROTTLE.v"/>
          <Attr Name="ImportTime" Val="1391731260"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM_ACCESS.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM_ACCESS.v"/>
          <Attr Name="ImportTime" Val="1391731260"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_CFG_CTRL.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_CFG_CTRL.v"/>
          <Attr Name="ImportTime" Val="1391811504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_TO_CTRL.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_TO_CTRL.v"/>
          <Attr Name="ImportTime" Val="1386281858"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/axi_trn_rx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_rx.v"/>
          <Attr Name="ImportTime" Val="1391811164"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/axi_trn_tx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_tx.v"/>
          <Attr Name="ImportTime" Val="1391811186"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v"/>
          <Attr Name="ImportTime" Val="1391811004"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/BMD.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD.v"/>
          <Attr Name="ImportTime" Val="1391799700"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/axi_trn_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_top.v"/>
          <Attr Name="ImportTime" Val="1391811140"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/pcie_7x_0/pcie_7x_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci"/>
          <Attr Name="ImportTime" Val="1426614225"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/bmd/pcie_app_7x_bmd.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/pcie_app_7x_bmd.v"/>
          <Attr Name="ImportTime" Val="1391810904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.v"/>
          <Attr Name="ImportTime" Val="1426615204"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/pcie_7x_0/hierarchy.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/hierarchy.txt"/>
          <Attr Name="ImportTime" Val="1426615204"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="xilinx_pcie_2_1_ep_7x"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc"/>
          <Attr Name="ImportTime" Val="1426615204"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/source/pcie_7x_0_gt_top_pipe_mode.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top_pipe_mode.v"/>
          <Attr Name="ImportTime" Val="1426615209"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/functional/board_common.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/functional/board_common.vh"/>
          <Attr Name="ImportTime" Val="1426615208"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_cfg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pci_exp_usrapp_cfg.v"/>
          <Attr Name="ImportTime" Val="1426615206"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_expect_tasks.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pci_exp_expect_tasks.vh"/>
          <Attr Name="ImportTime" Val="1426615206"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_com.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pci_exp_usrapp_com.v"/>
          <Attr Name="ImportTime" Val="1426615206"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_pl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pci_exp_usrapp_pl.v"/>
          <Attr Name="ImportTime" Val="1426615206"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_rx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pci_exp_usrapp_rx.v"/>
          <Attr Name="ImportTime" Val="1426615206"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/tests/tests.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/tests/tests.vh"/>
          <Attr Name="ImportTime" Val="1426615208"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/tests/sample_tests1.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/tests/sample_tests1.vh"/>
          <Attr Name="ImportTime" Val="1426615208"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_tx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pci_exp_usrapp_tx.v"/>
          <Attr Name="ImportTime" Val="1426615207"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/functional/sys_clk_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/functional/sys_clk_gen.v"/>
          <Attr Name="ImportTime" Val="1426615207"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_axi_trn_bridge.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pcie_axi_trn_bridge.v"/>
          <Attr Name="ImportTime" Val="1426615207"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v"/>
          <Attr Name="ImportTime" Val="1426615208"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/functional/sys_clk_gen_ds.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/functional/sys_clk_gen_ds.v"/>
          <Attr Name="ImportTime" Val="1426615207"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/dsport/xilinx_pcie_2_1_rport_7x.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/dsport/xilinx_pcie_2_1_rport_7x.v"/>
          <Attr Name="ImportTime" Val="1426615209"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/functional/pipe_interconnect.v">
        <FileInfo SFType="VHeader">
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/functional/pipe_interconnect.v"/>
          <Attr Name="ImportTime" Val="1426615209"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/pcie_7x_0/simulation/functional/board.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Work_projects/kc705_xbmd_new/kc705_xbmd_new.srcs/sources_1/ip/pcie_7x_0/simulation/functional/board.v"/>
          <Attr Name="ImportTime" Val="1426615207"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="board"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
