// Seed: 1281204774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout tri1 id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = id_8 - id_1;
  logic id_14[-1 : 1  ||  1];
  ;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input tri id_10,
    input wire id_11,
    input tri id_12,
    input tri0 id_13,
    output tri id_14,
    input wor id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wire id_18,
    output tri0 id_19,
    input tri0 id_20,
    input tri0 id_21
);
  assign id_0 = id_15;
  wire id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
