// Seed: 3076740666
module module_0 ();
  parameter id_1 = 1 + -1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input wand id_8
    , id_12,
    output tri0 id_9,
    input supply1 id_10
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  assign id_4[-1'b0] = id_4 && -1;
  module_0 modCall_1 ();
  wire id_5;
  assign id_3 = 1;
  initial begin : LABEL_0
    if (1) id_3 <= id_2;
  end
endmodule
