<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p964" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_964{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_964{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_964{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_964{left:69px;bottom:740px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t5_964{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_964{left:69px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_964{left:69px;bottom:682px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_964{left:69px;bottom:665px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_964{left:69px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_964{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tb_964{left:69px;bottom:615px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_964{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_964{left:69px;bottom:574px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#te_964{left:69px;bottom:557px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_964{left:69px;bottom:540px;letter-spacing:-0.14px;}
#tg_964{left:69px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#th_964{left:69px;bottom:499px;letter-spacing:-0.15px;word-spacing:0.02px;}
#ti_964{left:69px;bottom:332px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_964{left:69px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_964{left:69px;bottom:299px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tl_964{left:69px;bottom:240px;letter-spacing:0.13px;}
#tm_964{left:151px;bottom:240px;letter-spacing:0.15px;word-spacing:0.01px;}
#tn_964{left:69px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_964{left:69px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#tp_964{left:69px;bottom:159px;}
#tq_964{left:95px;bottom:163px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tr_964{left:290px;bottom:163px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#ts_964{left:359px;bottom:163px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tt_964{left:95px;bottom:146px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_964{left:412px;bottom:153px;}
#tv_964{left:424px;bottom:146px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tw_964{left:95px;bottom:129px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tx_964{left:75px;bottom:1039px;letter-spacing:-0.17px;}
#ty_964{left:175px;bottom:1039px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_964{left:343px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_964{left:75px;bottom:1014px;letter-spacing:-0.18px;}
#t11_964{left:175px;bottom:1014px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_964{left:343px;bottom:1014px;letter-spacing:-0.12px;}
#t13_964{left:75px;bottom:990px;letter-spacing:-0.17px;}
#t14_964{left:175px;bottom:990px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_964{left:344px;bottom:990px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_964{left:75px;bottom:965px;letter-spacing:-0.18px;}
#t17_964{left:175px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_964{left:344px;bottom:965px;letter-spacing:-0.12px;}
#t19_964{left:75px;bottom:941px;letter-spacing:-0.18px;}
#t1a_964{left:175px;bottom:941px;letter-spacing:-0.14px;}
#t1b_964{left:344px;bottom:941px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_964{left:75px;bottom:917px;letter-spacing:-0.21px;}
#t1d_964{left:175px;bottom:917px;letter-spacing:-0.09px;}
#t1e_964{left:175px;bottom:900px;letter-spacing:-0.14px;}
#t1f_964{left:344px;bottom:917px;letter-spacing:-0.12px;}
#t1g_964{left:344px;bottom:900px;letter-spacing:-0.09px;}
#t1h_964{left:75px;bottom:875px;letter-spacing:-0.17px;}
#t1i_964{left:175px;bottom:875px;letter-spacing:-0.12px;}
#t1j_964{left:175px;bottom:859px;letter-spacing:-0.11px;}
#t1k_964{left:344px;bottom:875px;letter-spacing:-0.11px;}
#t1l_964{left:344px;bottom:859px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t1m_964{left:344px;bottom:842px;letter-spacing:-0.1px;}
#t1n_964{left:70px;bottom:814px;letter-spacing:-0.14px;}
#t1o_964{left:69px;bottom:795px;letter-spacing:-0.11px;}
#t1p_964{left:84px;bottom:778px;letter-spacing:-0.12px;}
#t1q_964{left:267px;bottom:465px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1r_964{left:362px;bottom:465px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1s_964{left:75px;bottom:445px;letter-spacing:-0.12px;word-spacing:0.09px;}
#t1t_964{left:174px;bottom:445px;letter-spacing:-0.19px;}
#t1u_964{left:297px;bottom:445px;letter-spacing:-0.13px;}
#t1v_964{left:75px;bottom:423px;}
#t1w_964{left:174px;bottom:423px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_964{left:174px;bottom:406px;letter-spacing:-0.13px;}
#t1y_964{left:297px;bottom:423px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1z_964{left:297px;bottom:406px;letter-spacing:-0.11px;}
#t20_964{left:651px;bottom:412px;}
#t21_964{left:666px;bottom:406px;letter-spacing:-0.11px;}
#t22_964{left:297px;bottom:389px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t23_964{left:297px;bottom:372px;letter-spacing:-0.12px;}
#t24_964{left:250px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t25_964{left:346px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t26_964{left:75px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t27_964{left:175px;bottom:1063px;letter-spacing:-0.16px;}
#t28_964{left:344px;bottom:1063px;letter-spacing:-0.13px;}

.s1_964{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_964{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_964{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_964{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_964{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_964{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_964{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_964{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_964{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_964{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_964{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts964" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg964Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg964" style="-webkit-user-select: none;"><object width="935" height="1210" data="964/964.svg" type="image/svg+xml" id="pdf964" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_964" class="t s1_964">25-22 </span><span id="t2_964" class="t s1_964">Vol. 3C </span>
<span id="t3_964" class="t s2_964">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_964" class="t s3_964">All other bits in this field are reserved, some to 0 and some to 1. Software should consult the VMX capability MSRs </span>
<span id="t5_964" class="t s3_964">IA32_VMX_EXIT_CTLS and IA32_VMX_TRUE_EXIT_CTLS (see Appendix A.4) to determine how it should set the </span>
<span id="t6_964" class="t s3_964">reserved bits. Failure to set reserved bits properly causes subsequent VM entries to fail (see Section 27.2.1.2). </span>
<span id="t7_964" class="t s3_964">The first processors to support the virtual-machine extensions supported only the 1-settings of bits 0–8, 10, 11, </span>
<span id="t8_964" class="t s3_964">13, 14, 16, and 17. The VMX capability MSR IA32_VMX_EXIT_CTLS always reports that these bits must be 1. </span>
<span id="t9_964" class="t s3_964">Logical processors that support the 0-settings of any of these bits will support the VMX capability MSR IA32_VMX- </span>
<span id="ta_964" class="t s3_964">_TRUE_EXIT_CTLS MSR, and software should consult this MSR to discover support for the 0-settings of these bits. </span>
<span id="tb_964" class="t s3_964">Software that is not aware of the functionality of any one of these bits should set that bit to 1. </span>
<span id="tc_964" class="t s3_964">Bit 31 of the primary processor-based VM-exit controls determines whether the secondary VM-exit controls are </span>
<span id="td_964" class="t s3_964">used. If that bit is 0, VM entries and VM exits function as if all the secondary VM-exit controls were 0. Processors </span>
<span id="te_964" class="t s3_964">that support only the 0-setting of bit 31 of the primary VM-exit controls do not support the secondary VM-exit </span>
<span id="tf_964" class="t s3_964">controls. </span>
<span id="tg_964" class="t s3_964">Table 25-14 lists the secondary VM-exit controls. See Chapter 28 for more details of how these controls affect </span>
<span id="th_964" class="t s3_964">VM exits. </span>
<span id="ti_964" class="t s3_964">All other bits in this field are reserved to 0. Software should consult the VMX capability MSR IA32_VMX_EX- </span>
<span id="tj_964" class="t s3_964">IT_CTLS2 (see Appendix A.4.2) to determine which bits may be set to 1. Failure to clear reserved bits causes </span>
<span id="tk_964" class="t s3_964">subsequent VM entries to fail (see Section 27.2.1.2). </span>
<span id="tl_964" class="t s4_964">25.7.2 </span><span id="tm_964" class="t s4_964">VM-Exit Controls for MSRs </span>
<span id="tn_964" class="t s3_964">A VMM may specify lists of MSRs to be stored and loaded on VM exits. The following VM-exit control fields deter- </span>
<span id="to_964" class="t s3_964">mine how MSRs are stored on VM exits: </span>
<span id="tp_964" class="t s5_964">• </span><span id="tq_964" class="t s6_964">VM-exit MSR-store count </span><span id="tr_964" class="t s3_964">(32 bits). </span><span id="ts_964" class="t s3_964">This field specifies the number of MSRs to be stored on VM exit. It is </span>
<span id="tt_964" class="t s3_964">recommended that this count not exceed 512. </span>
<span id="tu_964" class="t s7_964">1 </span>
<span id="tv_964" class="t s3_964">Otherwise, unpredictable processor behavior (including a </span>
<span id="tw_964" class="t s3_964">machine check) may result during VM exit. </span>
<span id="tx_964" class="t s8_964">25 </span><span id="ty_964" class="t s8_964">Clear IA32_RTIT_CTL </span><span id="tz_964" class="t s8_964">This control determines whether the IA32_RTIT_CTL MSR is cleared on VM exit. </span>
<span id="t10_964" class="t s8_964">26 </span><span id="t11_964" class="t s8_964">Clear IA32_LBR_CTL </span><span id="t12_964" class="t s8_964">This control determines whether the IA32_LBR_CTL MSR is cleared on VM exit. </span>
<span id="t13_964" class="t s8_964">27 </span><span id="t14_964" class="t s8_964">Clear UINV </span><span id="t15_964" class="t s8_964">This control determines whether UINV is cleared on VM exit. </span>
<span id="t16_964" class="t s8_964">28 </span><span id="t17_964" class="t s8_964">Load CET state </span><span id="t18_964" class="t s8_964">This control determines whether CET-related MSRs and SSP are loaded on VM exit. </span>
<span id="t19_964" class="t s8_964">29 </span><span id="t1a_964" class="t s8_964">Load PKRS </span><span id="t1b_964" class="t s8_964">This control determines whether the IA32_PKRS MSR is loaded on VM exit. </span>
<span id="t1c_964" class="t s8_964">30 </span><span id="t1d_964" class="t s8_964">Save </span>
<span id="t1e_964" class="t s8_964">IA32_PERF_GLOBAL_CTL </span>
<span id="t1f_964" class="t s8_964">This control determines whether the IA32_PERF_GLOBAL_CTL MSR is saved on VM </span>
<span id="t1g_964" class="t s8_964">exit. </span>
<span id="t1h_964" class="t s8_964">31 </span><span id="t1i_964" class="t s8_964">Activate secondary </span>
<span id="t1j_964" class="t s8_964">controls </span>
<span id="t1k_964" class="t s8_964">This control determines whether the secondary VM-exit controls are used. If this </span>
<span id="t1l_964" class="t s8_964">control is 0, the logical processor operates as if all the secondary VM-exit controls were </span>
<span id="t1m_964" class="t s8_964">also 0. </span>
<span id="t1n_964" class="t s9_964">NOTES: </span>
<span id="t1o_964" class="t s8_964">1. Since the Intel 64 architecture specifies that IA32_EFER.LMA is always set to the logical-AND of CR0.PG and IA32_EFER.LME, and </span>
<span id="t1p_964" class="t s8_964">since CR0.PG is always 1 in VMX root operation, IA32_EFER.LMA is always identical to IA32_EFER.LME in VMX root operation. </span>
<span id="t1q_964" class="t sa_964">Table 25-14. </span><span id="t1r_964" class="t sa_964">Definitions of Secondary VM-Exit Controls </span>
<span id="t1s_964" class="t sb_964">Bit Position(s) </span><span id="t1t_964" class="t sb_964">Name </span><span id="t1u_964" class="t sb_964">Description </span>
<span id="t1v_964" class="t s8_964">3 </span><span id="t1w_964" class="t s8_964">Prematurely busy </span>
<span id="t1x_964" class="t s8_964">shadow stack </span>
<span id="t1y_964" class="t s8_964">If this control is 1, VM exits that cause a shadow stack to become prematurely busy (see </span>
<span id="t1z_964" class="t s8_964">Section 17.2.3, “Supervisor Shadow Stack Token,” in the Intel </span>
<span id="t20_964" class="t s7_964">® </span>
<span id="t21_964" class="t s8_964">64 and IA-32 Architectures </span>
<span id="t22_964" class="t s8_964">Software Developer’s Manual, Volume 1) indicate this fact and save additional information into </span>
<span id="t23_964" class="t s8_964">the VMCS. </span>
<span id="t24_964" class="t sa_964">Table 25-13. </span><span id="t25_964" class="t sa_964">Definitions of Primary VM-Exit Controls (Contd.) </span>
<span id="t26_964" class="t sb_964">Bit Position(s) </span><span id="t27_964" class="t sb_964">Name </span><span id="t28_964" class="t sb_964">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
