5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always4.vcd -o always4.cdd -v always4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" always4.v 1 22 1
2 1 5 1e001e 19 1 c 0 0 c
2 2 5 16001c 0 2a 20000 0 0 1 2 2
2 3 5 16001e 19 28 20008 1 2 1 2 2
2 4 5 110011 19 1 c 0 0 c
2 5 5 9000f 0 2a 20000 0 0 1 2 2
2 6 5 90011 19 27 20008 4 5 1 2 2
2 7 5 9001e 33 2b 2100a 3 6 1 2 2
2 8 5 270027 19 1 c 0 0 d
2 9 5 260026 19 1b 2000c 8 0 1 2 1102
2 10 5 210021 0 1 400 0 0 d
2 11 5 210027 19 38 600e 9 10
1 c 3 30004 1 0 0 0 1 33 1102
1 d 3 30007 1 0 0 0 1 33 1102
4 11 7 7
4 7 11 0
3 1 main.$u0 "main.$u0" always4.v 0 15 1
3 1 main.$u1 "main.$u1" always4.v 0 20 1
