//Verilog generated by VPR  from post-place-and-route implementation
module fabric_dragonball_wbmaster_top (
    input \$iopadmap$a[1] ,
    input \$iopadmap$a[2] ,
    input \$iopadmap$a[3] ,
    input \$iopadmap$a[4] ,
    input \$iopadmap$a[5] ,
    input \$iopadmap$a[6] ,
    input \$iopadmap$a[7] ,
    input \$iopadmap$a[8] ,
    input \$iopadmap$a[9] ,
    input \$iopadmap$ack_i ,
    input \$iopadmap$berr ,
    input \$iopadmap$clk_o ,
    input \$iopadmap$cs_n ,
    input \$iopadmap$dat_i[0] ,
    input \$iopadmap$dat_i[1] ,
    input \$iopadmap$dat_i[2] ,
    input \$iopadmap$dat_i[3] ,
    input \$iopadmap$dat_i[4] ,
    input \$iopadmap$dat_i[5] ,
    input \$iopadmap$dat_i[6] ,
    input \$iopadmap$dat_i[7] ,
    input \$iopadmap$dat_i[8] ,
    input \$iopadmap$dat_i[9] ,
    input \$iopadmap$dat_i[10] ,
    input \$iopadmap$dat_i[11] ,
    input \$iopadmap$dat_i[12] ,
    input \$iopadmap$dat_i[13] ,
    input \$iopadmap$dat_i[14] ,
    input \$iopadmap$dat_i[15] ,
    input \$iopadmap$lwe_n ,
    input \$iopadmap$oe_n ,
    input \$iopadmap$reset_n ,
    input \$iopadmap$uwe_n ,
    output \$iopadmap$dtack_n ,
    output \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y ,
    output \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075 ,
    output \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077 ,
    output \$iopadmap$adr_o[1] ,
    output \$iopadmap$adr_o[2] ,
    output \$iopadmap$adr_o[3] ,
    output \$iopadmap$adr_o[4] ,
    output \$iopadmap$adr_o[5] ,
    output \$iopadmap$adr_o[6] ,
    output \$iopadmap$adr_o[7] ,
    output \$iopadmap$adr_o[8] ,
    output \$iopadmap$adr_o[9] ,
    output \$iopadmap$cyc_o ,
    output \$iopadmap$sel_o[0] ,
    output \$iopadmap$sel_o[1] ,
    output \$iopadmap$we_o ,
    output \sdat_i[0] ,
    output \sdat_i[1] ,
    output \sdat_i[2] ,
    output \sdat_i[3] ,
    output \sdat_i[4] ,
    output \sdat_i[5] ,
    output \sdat_i[6] ,
    output \sdat_i[7] ,
    output \sdat_i[8] ,
    output \sdat_i[9] ,
    output \sdat_i[10] ,
    output \sdat_i[11] ,
    output \sdat_i[12] ,
    output \sdat_i[13] ,
    output \sdat_i[14] ,
    output \sdat_i[15] ,
    output \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076 ,
    output \$auto$rs_design_edit.cc:870:execute$1042 ,
    output \$auto$rs_design_edit.cc:870:execute$1043 ,
    output \$auto$rs_design_edit.cc:870:execute$1044 ,
    output \$auto$rs_design_edit.cc:870:execute$1045 ,
    output \$auto$rs_design_edit.cc:870:execute$1046 ,
    output \$auto$rs_design_edit.cc:870:execute$1047 ,
    output \$auto$rs_design_edit.cc:870:execute$1048 ,
    output \$auto$rs_design_edit.cc:870:execute$1049 ,
    output \$auto$rs_design_edit.cc:870:execute$1050 ,
    output \$auto$rs_design_edit.cc:870:execute$1051 ,
    output \$auto$rs_design_edit.cc:870:execute$1052 ,
    output \$auto$rs_design_edit.cc:870:execute$1053 ,
    output \$auto$rs_design_edit.cc:870:execute$1054 ,
    output \$auto$rs_design_edit.cc:870:execute$1055 ,
    output \$auto$rs_design_edit.cc:870:execute$1056 ,
    output \$auto$rs_design_edit.cc:870:execute$1057 ,
    output \$auto$rs_design_edit.cc:870:execute$1058 ,
    output \$auto$rs_design_edit.cc:870:execute$1059 ,
    output \$auto$rs_design_edit.cc:870:execute$1060 ,
    output \$auto$rs_design_edit.cc:870:execute$1061 ,
    output \$auto$rs_design_edit.cc:870:execute$1062 ,
    output \$auto$rs_design_edit.cc:870:execute$1063 ,
    output \$auto$rs_design_edit.cc:870:execute$1064 ,
    output \$auto$rs_design_edit.cc:870:execute$1065 ,
    output \$auto$rs_design_edit.cc:870:execute$1066 ,
    output \$auto$rs_design_edit.cc:870:execute$1067 ,
    output \$auto$rs_design_edit.cc:870:execute$1068 ,
    output \$auto$rs_design_edit.cc:870:execute$1069 ,
    output \$auto$rs_design_edit.cc:870:execute$1070 ,
    output \$auto$rs_design_edit.cc:870:execute$1071 ,
    output \$auto$rs_design_edit.cc:870:execute$1072 ,
    output \$auto$rs_design_edit.cc:870:execute$1073 ,
    output \$auto$rs_design_edit.cc:870:execute$1074 
);

    //Wires
    wire \$iopadmap$a[1]_output_0_0 ;
    wire \$iopadmap$a[2]_output_0_0 ;
    wire \$iopadmap$a[3]_output_0_0 ;
    wire \$iopadmap$a[4]_output_0_0 ;
    wire \$iopadmap$a[5]_output_0_0 ;
    wire \$iopadmap$a[6]_output_0_0 ;
    wire \$iopadmap$a[7]_output_0_0 ;
    wire \$iopadmap$a[8]_output_0_0 ;
    wire \$iopadmap$a[9]_output_0_0 ;
    wire \$iopadmap$ack_i_output_0_0 ;
    wire \$iopadmap$berr_output_0_0 ;
    wire \$iopadmap$clk_o_output_0_0 ;
    wire \$iopadmap$cs_n_output_0_0 ;
    wire \$iopadmap$dat_i[0]_output_0_0 ;
    wire \$iopadmap$dat_i[1]_output_0_0 ;
    wire \$iopadmap$dat_i[2]_output_0_0 ;
    wire \$iopadmap$dat_i[3]_output_0_0 ;
    wire \$iopadmap$dat_i[4]_output_0_0 ;
    wire \$iopadmap$dat_i[5]_output_0_0 ;
    wire \$iopadmap$dat_i[6]_output_0_0 ;
    wire \$iopadmap$dat_i[7]_output_0_0 ;
    wire \$iopadmap$dat_i[8]_output_0_0 ;
    wire \$iopadmap$dat_i[9]_output_0_0 ;
    wire \$iopadmap$dat_i[10]_output_0_0 ;
    wire \$iopadmap$dat_i[11]_output_0_0 ;
    wire \$iopadmap$dat_i[12]_output_0_0 ;
    wire \$iopadmap$dat_i[13]_output_0_0 ;
    wire \$iopadmap$dat_i[14]_output_0_0 ;
    wire \$iopadmap$dat_i[15]_output_0_0 ;
    wire \$iopadmap$lwe_n_output_0_0 ;
    wire \$iopadmap$oe_n_output_0_0 ;
    wire \$iopadmap$reset_n_output_0_0 ;
    wire \$iopadmap$uwe_n_output_0_0 ;
    wire \lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1042_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1043_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1044_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1045_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1046_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1047_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1048_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1049_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1050_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1051_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1052_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1053_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1054_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1055_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1056_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1057_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1058_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1059_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1060_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1061_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1062_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1063_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1064_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1065_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1066_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1067_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1068_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1069_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1070_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1071_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1072_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1073_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1074_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[1]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[2]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[3]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[4]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[5]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[6]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[7]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[8]_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[9]_output_0_0 ;
    wire \dffre_$iopadmap$cyc_o_output_0_0 ;
    wire \lut_$iopadmap$dtack_n_output_0_0 ;
    wire \dffre_$iopadmap$sel_o[0]_output_0_0 ;
    wire \dffre_$iopadmap$sel_o[1]_output_0_0 ;
    wire \dffre_$iopadmap$we_o_output_0_0 ;
    wire \dffre_sdat_i[0]_output_0_0 ;
    wire \dffre_sdat_i[1]_output_0_0 ;
    wire \dffre_sdat_i[2]_output_0_0 ;
    wire \dffre_sdat_i[3]_output_0_0 ;
    wire \dffre_sdat_i[4]_output_0_0 ;
    wire \dffre_sdat_i[5]_output_0_0 ;
    wire \dffre_sdat_i[6]_output_0_0 ;
    wire \dffre_sdat_i[7]_output_0_0 ;
    wire \dffre_sdat_i[8]_output_0_0 ;
    wire \dffre_sdat_i[9]_output_0_0 ;
    wire \dffre_sdat_i[10]_output_0_0 ;
    wire \dffre_sdat_i[11]_output_0_0 ;
    wire \dffre_sdat_i[12]_output_0_0 ;
    wire \dffre_sdat_i[13]_output_0_0 ;
    wire \dffre_sdat_i[14]_output_0_0 ;
    wire \dffre_sdat_i[15]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$359$li09_li09_output_0_0 ;
    wire \lut_$abc$359$li10_li10_output_0_0 ;
    wire \dffre_dtack_output_0_0 ;
    wire \lut_$abc$359$li27_li27_output_0_0 ;
    wire \lut_$abc$359$li28_li28_output_0_0 ;
    wire \lut_$abc$359$li29_li29_output_0_0 ;
    wire \dffre_$iopadmap$adr_o[1]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[2]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[3]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[4]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[5]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[6]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[7]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[8]_input_0_0 ;
    wire \dffre_$iopadmap$adr_o[9]_input_0_0 ;
    wire \lut_$abc$359$li10_li10_input_0_4 ;
    wire \lut_$abc$359$li09_li09_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0 ;
    wire \lut_$abc$359$li09_li09_input_0_2 ;
    wire \dffre_$iopadmap$sel_o[1]_clock_0_0 ;
    wire \dffre_$iopadmap$we_o_clock_0_0 ;
    wire \dffre_$iopadmap$sel_o[0]_clock_0_0 ;
    wire \dffre_sdat_i[15]_clock_0_0 ;
    wire \dffre_sdat_i[14]_clock_0_0 ;
    wire \dffre_sdat_i[13]_clock_0_0 ;
    wire \dffre_sdat_i[12]_clock_0_0 ;
    wire \dffre_sdat_i[11]_clock_0_0 ;
    wire \dffre_sdat_i[10]_clock_0_0 ;
    wire \dffre_sdat_i[9]_clock_0_0 ;
    wire \dffre_dtack_clock_0_0 ;
    wire \dffre_$iopadmap$cyc_o_clock_0_0 ;
    wire \dffre_sdat_i[2]_clock_0_0 ;
    wire \dffre_sdat_i[3]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[8]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[9]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[5]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[4]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[6]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[7]_clock_0_0 ;
    wire \dffre_sdat_i[6]_clock_0_0 ;
    wire \dffre_sdat_i[7]_clock_0_0 ;
    wire \dffre_sdat_i[8]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[1]_clock_0_0 ;
    wire \dffre_sdat_i[5]_clock_0_0 ;
    wire \dffre_sdat_i[4]_clock_0_0 ;
    wire \dffre_sdat_i[1]_clock_0_0 ;
    wire \dffre_sdat_i[0]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[3]_clock_0_0 ;
    wire \dffre_$iopadmap$adr_o[2]_clock_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_2 ;
    wire \lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_2 ;
    wire \lut_$abc$359$li09_li09_input_0_1 ;
    wire \dffre_sdat_i[0]_input_0_0 ;
    wire \dffre_sdat_i[1]_input_0_0 ;
    wire \dffre_sdat_i[2]_input_0_0 ;
    wire \dffre_sdat_i[3]_input_0_0 ;
    wire \dffre_sdat_i[4]_input_0_0 ;
    wire \dffre_sdat_i[5]_input_0_0 ;
    wire \dffre_sdat_i[6]_input_0_0 ;
    wire \dffre_sdat_i[7]_input_0_0 ;
    wire \dffre_sdat_i[8]_input_0_0 ;
    wire \dffre_sdat_i[9]_input_0_0 ;
    wire \dffre_sdat_i[10]_input_0_0 ;
    wire \dffre_sdat_i[11]_input_0_0 ;
    wire \dffre_sdat_i[12]_input_0_0 ;
    wire \dffre_sdat_i[13]_input_0_0 ;
    wire \dffre_sdat_i[14]_input_0_0 ;
    wire \dffre_sdat_i[15]_input_0_0 ;
    wire \lut_$abc$359$li29_li29_input_0_2 ;
    wire \lut_$abc$359$li27_li27_input_0_0 ;
    wire \lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_4 ;
    wire \lut_$abc$359$li28_li28_input_0_0 ;
    wire \lut_$abc$359$li27_li27_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_1 ;
    wire \dffre_$iopadmap$sel_o[1]_input_1_0 ;
    wire \dffre_$iopadmap$we_o_input_1_0 ;
    wire \dffre_$iopadmap$sel_o[0]_input_1_0 ;
    wire \dffre_sdat_i[15]_input_1_0 ;
    wire \dffre_sdat_i[14]_input_1_0 ;
    wire \dffre_sdat_i[13]_input_1_0 ;
    wire \dffre_sdat_i[12]_input_1_0 ;
    wire \dffre_sdat_i[11]_input_1_0 ;
    wire \dffre_sdat_i[10]_input_1_0 ;
    wire \dffre_sdat_i[9]_input_1_0 ;
    wire \dffre_dtack_input_1_0 ;
    wire \dffre_$iopadmap$cyc_o_input_1_0 ;
    wire \dffre_sdat_i[2]_input_1_0 ;
    wire \dffre_sdat_i[3]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[8]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[9]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[5]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[4]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[6]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[7]_input_1_0 ;
    wire \dffre_sdat_i[6]_input_1_0 ;
    wire \dffre_sdat_i[7]_input_1_0 ;
    wire \dffre_sdat_i[8]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[1]_input_1_0 ;
    wire \dffre_sdat_i[5]_input_1_0 ;
    wire \dffre_sdat_i[4]_input_1_0 ;
    wire \dffre_sdat_i[1]_input_1_0 ;
    wire \dffre_sdat_i[0]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[3]_input_1_0 ;
    wire \dffre_$iopadmap$adr_o[2]_input_1_0 ;
    wire \lut_$abc$359$li28_li28_input_0_1 ;
    wire \lut_$abc$359$li29_li29_input_0_1 ;
    wire \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_0 ;
    wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0 ;
    wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_0 ;
    wire \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1042_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1043_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1044_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1045_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1046_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1047_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1048_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1049_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1050_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1051_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1052_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1053_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1054_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1055_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1056_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1057_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1058_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1059_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1060_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1061_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1062_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1063_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1064_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1065_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1066_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1067_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1068_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1069_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1070_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1071_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1072_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1073_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$1074_input_0_0 ;
    wire \$iopadmap$adr_o[1]_input_0_0 ;
    wire \$iopadmap$adr_o[2]_input_0_0 ;
    wire \$iopadmap$adr_o[3]_input_0_0 ;
    wire \$iopadmap$adr_o[4]_input_0_0 ;
    wire \$iopadmap$adr_o[5]_input_0_0 ;
    wire \$iopadmap$adr_o[6]_input_0_0 ;
    wire \$iopadmap$adr_o[7]_input_0_0 ;
    wire \$iopadmap$adr_o[8]_input_0_0 ;
    wire \$iopadmap$adr_o[9]_input_0_0 ;
    wire \$iopadmap$cyc_o_input_0_0 ;
    wire \$iopadmap$dtack_n_input_0_0 ;
    wire \$iopadmap$sel_o[0]_input_0_0 ;
    wire \$iopadmap$sel_o[1]_input_0_0 ;
    wire \$iopadmap$we_o_input_0_0 ;
    wire \sdat_i[0]_input_0_0 ;
    wire \sdat_i[1]_input_0_0 ;
    wire \sdat_i[2]_input_0_0 ;
    wire \sdat_i[3]_input_0_0 ;
    wire \sdat_i[4]_input_0_0 ;
    wire \sdat_i[5]_input_0_0 ;
    wire \sdat_i[6]_input_0_0 ;
    wire \sdat_i[7]_input_0_0 ;
    wire \sdat_i[8]_input_0_0 ;
    wire \sdat_i[9]_input_0_0 ;
    wire \sdat_i[10]_input_0_0 ;
    wire \sdat_i[11]_input_0_0 ;
    wire \sdat_i[12]_input_0_0 ;
    wire \sdat_i[13]_input_0_0 ;
    wire \sdat_i[14]_input_0_0 ;
    wire \sdat_i[15]_input_0_0 ;
    wire \dffre_$iopadmap$sel_o[1]_input_2_0 ;
    wire \dffre_$iopadmap$we_o_input_2_0 ;
    wire \dffre_$iopadmap$sel_o[0]_input_2_0 ;
    wire \dffre_sdat_i[15]_input_2_0 ;
    wire \dffre_sdat_i[14]_input_2_0 ;
    wire \dffre_sdat_i[13]_input_2_0 ;
    wire \dffre_sdat_i[12]_input_2_0 ;
    wire \dffre_sdat_i[11]_input_2_0 ;
    wire \dffre_sdat_i[10]_input_2_0 ;
    wire \dffre_sdat_i[9]_input_2_0 ;
    wire \dffre_dtack_input_2_0 ;
    wire \dffre_$iopadmap$cyc_o_input_2_0 ;
    wire \dffre_sdat_i[2]_input_2_0 ;
    wire \dffre_sdat_i[3]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[8]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[9]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[5]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[4]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[6]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[7]_input_2_0 ;
    wire \dffre_sdat_i[6]_input_2_0 ;
    wire \dffre_sdat_i[7]_input_2_0 ;
    wire \dffre_sdat_i[8]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[1]_input_2_0 ;
    wire \dffre_sdat_i[5]_input_2_0 ;
    wire \dffre_sdat_i[4]_input_2_0 ;
    wire \dffre_sdat_i[1]_input_2_0 ;
    wire \dffre_sdat_i[0]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1056_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1070_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1043_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1044_input_0_3 ;
    wire \dffre_$iopadmap$adr_o[3]_input_2_0 ;
    wire \dffre_$iopadmap$adr_o[2]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1045_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1046_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1047_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1057_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1072_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1071_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1058_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1066_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1042_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1064_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1074_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1055_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1067_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1050_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1049_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1063_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1073_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1061_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1068_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1048_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1060_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1069_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1059_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1062_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1065_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1051_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1054_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1052_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$1053_input_0_0 ;
    wire \dffre_$iopadmap$cyc_o_input_0_0 ;
    wire \dffre_dtack_input_0_0 ;
    wire \lut_$iopadmap$dtack_n_input_0_3 ;
    wire \lut_$abc$359$li10_li10_input_0_3 ;
    wire \lut_$abc$359$li09_li09_input_0_3 ;
    wire \dffre_$iopadmap$sel_o[0]_input_0_0 ;
    wire \dffre_$iopadmap$sel_o[1]_input_0_0 ;
    wire \dffre_$iopadmap$we_o_input_0_0 ;

    //IO assignments
    assign \$iopadmap$dtack_n  = \$iopadmap$dtack_n_input_0_0 ;
    assign \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y  = \$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_0 ;
    assign \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075  = \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0 ;
    assign \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077  = \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_0 ;
    assign \$iopadmap$adr_o[1]  = \$iopadmap$adr_o[1]_input_0_0 ;
    assign \$iopadmap$adr_o[2]  = \$iopadmap$adr_o[2]_input_0_0 ;
    assign \$iopadmap$adr_o[3]  = \$iopadmap$adr_o[3]_input_0_0 ;
    assign \$iopadmap$adr_o[4]  = \$iopadmap$adr_o[4]_input_0_0 ;
    assign \$iopadmap$adr_o[5]  = \$iopadmap$adr_o[5]_input_0_0 ;
    assign \$iopadmap$adr_o[6]  = \$iopadmap$adr_o[6]_input_0_0 ;
    assign \$iopadmap$adr_o[7]  = \$iopadmap$adr_o[7]_input_0_0 ;
    assign \$iopadmap$adr_o[8]  = \$iopadmap$adr_o[8]_input_0_0 ;
    assign \$iopadmap$adr_o[9]  = \$iopadmap$adr_o[9]_input_0_0 ;
    assign \$iopadmap$cyc_o  = \$iopadmap$cyc_o_input_0_0 ;
    assign \$iopadmap$sel_o[0]  = \$iopadmap$sel_o[0]_input_0_0 ;
    assign \$iopadmap$sel_o[1]  = \$iopadmap$sel_o[1]_input_0_0 ;
    assign \$iopadmap$we_o  = \$iopadmap$we_o_input_0_0 ;
    assign \sdat_i[0]  = \sdat_i[0]_input_0_0 ;
    assign \sdat_i[1]  = \sdat_i[1]_input_0_0 ;
    assign \sdat_i[2]  = \sdat_i[2]_input_0_0 ;
    assign \sdat_i[3]  = \sdat_i[3]_input_0_0 ;
    assign \sdat_i[4]  = \sdat_i[4]_input_0_0 ;
    assign \sdat_i[5]  = \sdat_i[5]_input_0_0 ;
    assign \sdat_i[6]  = \sdat_i[6]_input_0_0 ;
    assign \sdat_i[7]  = \sdat_i[7]_input_0_0 ;
    assign \sdat_i[8]  = \sdat_i[8]_input_0_0 ;
    assign \sdat_i[9]  = \sdat_i[9]_input_0_0 ;
    assign \sdat_i[10]  = \sdat_i[10]_input_0_0 ;
    assign \sdat_i[11]  = \sdat_i[11]_input_0_0 ;
    assign \sdat_i[12]  = \sdat_i[12]_input_0_0 ;
    assign \sdat_i[13]  = \sdat_i[13]_input_0_0 ;
    assign \sdat_i[14]  = \sdat_i[14]_input_0_0 ;
    assign \sdat_i[15]  = \sdat_i[15]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076  = \$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1042  = \$auto$rs_design_edit.cc:870:execute$1042_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1043  = \$auto$rs_design_edit.cc:870:execute$1043_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1044  = \$auto$rs_design_edit.cc:870:execute$1044_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1045  = \$auto$rs_design_edit.cc:870:execute$1045_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1046  = \$auto$rs_design_edit.cc:870:execute$1046_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1047  = \$auto$rs_design_edit.cc:870:execute$1047_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1048  = \$auto$rs_design_edit.cc:870:execute$1048_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1049  = \$auto$rs_design_edit.cc:870:execute$1049_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1050  = \$auto$rs_design_edit.cc:870:execute$1050_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1051  = \$auto$rs_design_edit.cc:870:execute$1051_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1052  = \$auto$rs_design_edit.cc:870:execute$1052_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1053  = \$auto$rs_design_edit.cc:870:execute$1053_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1054  = \$auto$rs_design_edit.cc:870:execute$1054_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1055  = \$auto$rs_design_edit.cc:870:execute$1055_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1056  = \$auto$rs_design_edit.cc:870:execute$1056_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1057  = \$auto$rs_design_edit.cc:870:execute$1057_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1058  = \$auto$rs_design_edit.cc:870:execute$1058_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1059  = \$auto$rs_design_edit.cc:870:execute$1059_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1060  = \$auto$rs_design_edit.cc:870:execute$1060_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1061  = \$auto$rs_design_edit.cc:870:execute$1061_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1062  = \$auto$rs_design_edit.cc:870:execute$1062_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1063  = \$auto$rs_design_edit.cc:870:execute$1063_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1064  = \$auto$rs_design_edit.cc:870:execute$1064_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1065  = \$auto$rs_design_edit.cc:870:execute$1065_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1066  = \$auto$rs_design_edit.cc:870:execute$1066_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1067  = \$auto$rs_design_edit.cc:870:execute$1067_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1068  = \$auto$rs_design_edit.cc:870:execute$1068_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1069  = \$auto$rs_design_edit.cc:870:execute$1069_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1070  = \$auto$rs_design_edit.cc:870:execute$1070_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1071  = \$auto$rs_design_edit.cc:870:execute$1071_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1072  = \$auto$rs_design_edit.cc:870:execute$1072_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1073  = \$auto$rs_design_edit.cc:870:execute$1073_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$1074  = \$auto$rs_design_edit.cc:870:execute$1074_input_0_0 ;
    assign \$iopadmap$a[1]_output_0_0  = \$iopadmap$a[1] ;
    assign \$iopadmap$a[2]_output_0_0  = \$iopadmap$a[2] ;
    assign \$iopadmap$a[3]_output_0_0  = \$iopadmap$a[3] ;
    assign \$iopadmap$a[4]_output_0_0  = \$iopadmap$a[4] ;
    assign \$iopadmap$a[5]_output_0_0  = \$iopadmap$a[5] ;
    assign \$iopadmap$a[6]_output_0_0  = \$iopadmap$a[6] ;
    assign \$iopadmap$a[7]_output_0_0  = \$iopadmap$a[7] ;
    assign \$iopadmap$a[8]_output_0_0  = \$iopadmap$a[8] ;
    assign \$iopadmap$a[9]_output_0_0  = \$iopadmap$a[9] ;
    assign \$iopadmap$ack_i_output_0_0  = \$iopadmap$ack_i ;
    assign \$iopadmap$berr_output_0_0  = \$iopadmap$berr ;
    assign \$iopadmap$clk_o_output_0_0  = \$iopadmap$clk_o ;
    assign \$iopadmap$cs_n_output_0_0  = \$iopadmap$cs_n ;
    assign \$iopadmap$dat_i[0]_output_0_0  = \$iopadmap$dat_i[0] ;
    assign \$iopadmap$dat_i[1]_output_0_0  = \$iopadmap$dat_i[1] ;
    assign \$iopadmap$dat_i[2]_output_0_0  = \$iopadmap$dat_i[2] ;
    assign \$iopadmap$dat_i[3]_output_0_0  = \$iopadmap$dat_i[3] ;
    assign \$iopadmap$dat_i[4]_output_0_0  = \$iopadmap$dat_i[4] ;
    assign \$iopadmap$dat_i[5]_output_0_0  = \$iopadmap$dat_i[5] ;
    assign \$iopadmap$dat_i[6]_output_0_0  = \$iopadmap$dat_i[6] ;
    assign \$iopadmap$dat_i[7]_output_0_0  = \$iopadmap$dat_i[7] ;
    assign \$iopadmap$dat_i[8]_output_0_0  = \$iopadmap$dat_i[8] ;
    assign \$iopadmap$dat_i[9]_output_0_0  = \$iopadmap$dat_i[9] ;
    assign \$iopadmap$dat_i[10]_output_0_0  = \$iopadmap$dat_i[10] ;
    assign \$iopadmap$dat_i[11]_output_0_0  = \$iopadmap$dat_i[11] ;
    assign \$iopadmap$dat_i[12]_output_0_0  = \$iopadmap$dat_i[12] ;
    assign \$iopadmap$dat_i[13]_output_0_0  = \$iopadmap$dat_i[13] ;
    assign \$iopadmap$dat_i[14]_output_0_0  = \$iopadmap$dat_i[14] ;
    assign \$iopadmap$dat_i[15]_output_0_0  = \$iopadmap$dat_i[15] ;
    assign \$iopadmap$lwe_n_output_0_0  = \$iopadmap$lwe_n ;
    assign \$iopadmap$oe_n_output_0_0  = \$iopadmap$oe_n ;
    assign \$iopadmap$reset_n_output_0_0  = \$iopadmap$reset_n ;
    assign \$iopadmap$uwe_n_output_0_0  = \$iopadmap$uwe_n ;

    //Interconnect
    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_dffre_$iopadmap$adr_o[1]_input_0_0  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_dffre_$iopadmap$adr_o[2]_input_0_0  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[3]_output_0_0_to_dffre_$iopadmap$adr_o[3]_input_0_0  (
        .datain(\$iopadmap$a[3]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_dffre_$iopadmap$adr_o[4]_input_0_0  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_dffre_$iopadmap$adr_o[5]_input_0_0  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[6]_output_0_0_to_dffre_$iopadmap$adr_o[6]_input_0_0  (
        .datain(\$iopadmap$a[6]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_dffre_$iopadmap$adr_o[7]_input_0_0  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_dffre_$iopadmap$adr_o[8]_input_0_0  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[9]_output_0_0_to_dffre_$iopadmap$adr_o[9]_input_0_0  (
        .datain(\$iopadmap$a[9]_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ack_i_output_0_0_to_lut_$abc$359$li10_li10_input_0_4  (
        .datain(\$iopadmap$ack_i_output_0_0 ),
        .dataout(\lut_$abc$359$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ack_i_output_0_0_to_lut_$abc$359$li09_li09_input_0_4  (
        .datain(\$iopadmap$ack_i_output_0_0 ),
        .dataout(\lut_$abc$359$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$berr_output_0_0_to_lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0  (
        .datain(\$iopadmap$berr_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$berr_output_0_0_to_lut_$abc$359$li09_li09_input_0_2  (
        .datain(\$iopadmap$berr_output_0_0 ),
        .dataout(\lut_$abc$359$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$sel_o[1]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$we_o_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$we_o_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$sel_o[0]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[15]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[14]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[13]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[12]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[11]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[10]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[9]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_dtack_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_dtack_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$cyc_o_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$cyc_o_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[2]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[3]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[8]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[9]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[5]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[4]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[6]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[7]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[6]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[7]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[8]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[1]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[5]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[4]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[1]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_sdat_i[0]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_sdat_i[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[3]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_dffre_$iopadmap$adr_o[2]_clock_0_0  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$clk_o_output_0_0_to_lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_2  (
        .datain(\$iopadmap$clk_o_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$cs_n_output_0_0_to_lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_2  (
        .datain(\$iopadmap$cs_n_output_0_0 ),
        .dataout(\lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$cs_n_output_0_0_to_lut_$abc$359$li09_li09_input_0_1  (
        .datain(\$iopadmap$cs_n_output_0_0 ),
        .dataout(\lut_$abc$359$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[0]_output_0_0_to_dffre_sdat_i[0]_input_0_0  (
        .datain(\$iopadmap$dat_i[0]_output_0_0 ),
        .dataout(\dffre_sdat_i[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[1]_output_0_0_to_dffre_sdat_i[1]_input_0_0  (
        .datain(\$iopadmap$dat_i[1]_output_0_0 ),
        .dataout(\dffre_sdat_i[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[2]_output_0_0_to_dffre_sdat_i[2]_input_0_0  (
        .datain(\$iopadmap$dat_i[2]_output_0_0 ),
        .dataout(\dffre_sdat_i[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[3]_output_0_0_to_dffre_sdat_i[3]_input_0_0  (
        .datain(\$iopadmap$dat_i[3]_output_0_0 ),
        .dataout(\dffre_sdat_i[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[4]_output_0_0_to_dffre_sdat_i[4]_input_0_0  (
        .datain(\$iopadmap$dat_i[4]_output_0_0 ),
        .dataout(\dffre_sdat_i[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[5]_output_0_0_to_dffre_sdat_i[5]_input_0_0  (
        .datain(\$iopadmap$dat_i[5]_output_0_0 ),
        .dataout(\dffre_sdat_i[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[6]_output_0_0_to_dffre_sdat_i[6]_input_0_0  (
        .datain(\$iopadmap$dat_i[6]_output_0_0 ),
        .dataout(\dffre_sdat_i[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[7]_output_0_0_to_dffre_sdat_i[7]_input_0_0  (
        .datain(\$iopadmap$dat_i[7]_output_0_0 ),
        .dataout(\dffre_sdat_i[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[8]_output_0_0_to_dffre_sdat_i[8]_input_0_0  (
        .datain(\$iopadmap$dat_i[8]_output_0_0 ),
        .dataout(\dffre_sdat_i[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[9]_output_0_0_to_dffre_sdat_i[9]_input_0_0  (
        .datain(\$iopadmap$dat_i[9]_output_0_0 ),
        .dataout(\dffre_sdat_i[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[10]_output_0_0_to_dffre_sdat_i[10]_input_0_0  (
        .datain(\$iopadmap$dat_i[10]_output_0_0 ),
        .dataout(\dffre_sdat_i[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[11]_output_0_0_to_dffre_sdat_i[11]_input_0_0  (
        .datain(\$iopadmap$dat_i[11]_output_0_0 ),
        .dataout(\dffre_sdat_i[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[12]_output_0_0_to_dffre_sdat_i[12]_input_0_0  (
        .datain(\$iopadmap$dat_i[12]_output_0_0 ),
        .dataout(\dffre_sdat_i[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[13]_output_0_0_to_dffre_sdat_i[13]_input_0_0  (
        .datain(\$iopadmap$dat_i[13]_output_0_0 ),
        .dataout(\dffre_sdat_i[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[14]_output_0_0_to_dffre_sdat_i[14]_input_0_0  (
        .datain(\$iopadmap$dat_i[14]_output_0_0 ),
        .dataout(\dffre_sdat_i[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dat_i[15]_output_0_0_to_dffre_sdat_i[15]_input_0_0  (
        .datain(\$iopadmap$dat_i[15]_output_0_0 ),
        .dataout(\dffre_sdat_i[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$lwe_n_output_0_0_to_lut_$abc$359$li29_li29_input_0_2  (
        .datain(\$iopadmap$lwe_n_output_0_0 ),
        .dataout(\lut_$abc$359$li29_li29_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$lwe_n_output_0_0_to_lut_$abc$359$li27_li27_input_0_0  (
        .datain(\$iopadmap$lwe_n_output_0_0 ),
        .dataout(\lut_$abc$359$li27_li27_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$oe_n_output_0_0_to_lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_4  (
        .datain(\$iopadmap$oe_n_output_0_0 ),
        .dataout(\lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$oe_n_output_0_0_to_lut_$abc$359$li28_li28_input_0_0  (
        .datain(\$iopadmap$oe_n_output_0_0 ),
        .dataout(\lut_$abc$359$li28_li28_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$oe_n_output_0_0_to_lut_$abc$359$li27_li27_input_0_4  (
        .datain(\$iopadmap$oe_n_output_0_0 ),
        .dataout(\lut_$abc$359$li27_li27_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_1  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$sel_o[1]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$we_o_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$we_o_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$sel_o[0]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[15]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[14]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[13]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[12]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[11]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[10]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[9]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_dtack_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_dtack_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$cyc_o_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$cyc_o_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[2]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[3]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[8]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[9]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[5]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[4]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[6]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[7]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[6]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[7]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[8]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[1]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[5]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[4]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[1]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_sdat_i[0]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_sdat_i[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[3]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_n_output_0_0_to_dffre_$iopadmap$adr_o[2]_input_1_0  (
        .datain(\$iopadmap$reset_n_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$uwe_n_output_0_0_to_lut_$abc$359$li28_li28_input_0_1  (
        .datain(\$iopadmap$uwe_n_output_0_0 ),
        .dataout(\lut_$abc$359$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$uwe_n_output_0_0_to_lut_$abc$359$li29_li29_input_0_1  (
        .datain(\$iopadmap$uwe_n_output_0_0 ),
        .dataout(\lut_$abc$359$li29_li29_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_output_0_0_to_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_0  (
        .datain(\lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_output_0_0 ),
        .dataout(\$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_output_0_0_to_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_output_0_0_to_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_output_0_0_to_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1042_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1042_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1042_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1042_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1043_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1043_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1043_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1043_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1044_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1044_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1044_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1044_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1045_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1045_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1045_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1045_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1046_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1046_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1046_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1046_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1047_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1047_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1047_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1047_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1048_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1048_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1048_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1048_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1049_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1049_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1049_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1049_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1050_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1050_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1050_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1050_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1051_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1051_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1051_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1051_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1052_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1052_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1052_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1052_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1053_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1053_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1053_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1053_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1054_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1054_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1054_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1054_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1055_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1055_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1055_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1055_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1056_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1056_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1056_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1056_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1057_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1057_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1057_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1057_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1058_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1058_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1058_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1058_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1059_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1059_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1059_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1059_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1060_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1060_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1060_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1060_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1061_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1061_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1061_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1061_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1062_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1062_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1062_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1062_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1063_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1063_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1063_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1063_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1064_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1064_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1064_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1064_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1065_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1065_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1065_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1065_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1066_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1066_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1066_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1066_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1067_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1067_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1067_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1067_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1068_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1068_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1068_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1068_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1069_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1069_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1069_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1069_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1070_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1070_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1070_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1070_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1071_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1071_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1071_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1071_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1072_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1072_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1072_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1072_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1073_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1073_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1073_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1073_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$1074_output_0_0_to_$auto$rs_design_edit.cc:870:execute$1074_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$1074_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$1074_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[1]_output_0_0_to_$iopadmap$adr_o[1]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[1]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[2]_output_0_0_to_$iopadmap$adr_o[2]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[2]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[3]_output_0_0_to_$iopadmap$adr_o[3]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[3]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[4]_output_0_0_to_$iopadmap$adr_o[4]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[4]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[5]_output_0_0_to_$iopadmap$adr_o[5]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[5]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[6]_output_0_0_to_$iopadmap$adr_o[6]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[6]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[7]_output_0_0_to_$iopadmap$adr_o[7]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[7]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[8]_output_0_0_to_$iopadmap$adr_o[8]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[8]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$adr_o[9]_output_0_0_to_$iopadmap$adr_o[9]_input_0_0  (
        .datain(\dffre_$iopadmap$adr_o[9]_output_0_0 ),
        .dataout(\$iopadmap$adr_o[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$cyc_o_output_0_0_to_$iopadmap$cyc_o_input_0_0  (
        .datain(\dffre_$iopadmap$cyc_o_output_0_0 ),
        .dataout(\$iopadmap$cyc_o_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$dtack_n_output_0_0_to_$iopadmap$dtack_n_input_0_0  (
        .datain(\lut_$iopadmap$dtack_n_output_0_0 ),
        .dataout(\$iopadmap$dtack_n_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$sel_o[0]_output_0_0_to_$iopadmap$sel_o[0]_input_0_0  (
        .datain(\dffre_$iopadmap$sel_o[0]_output_0_0 ),
        .dataout(\$iopadmap$sel_o[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$sel_o[1]_output_0_0_to_$iopadmap$sel_o[1]_input_0_0  (
        .datain(\dffre_$iopadmap$sel_o[1]_output_0_0 ),
        .dataout(\$iopadmap$sel_o[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$we_o_output_0_0_to_$iopadmap$we_o_input_0_0  (
        .datain(\dffre_$iopadmap$we_o_output_0_0 ),
        .dataout(\$iopadmap$we_o_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[0]_output_0_0_to_sdat_i[0]_input_0_0  (
        .datain(\dffre_sdat_i[0]_output_0_0 ),
        .dataout(\sdat_i[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[1]_output_0_0_to_sdat_i[1]_input_0_0  (
        .datain(\dffre_sdat_i[1]_output_0_0 ),
        .dataout(\sdat_i[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[2]_output_0_0_to_sdat_i[2]_input_0_0  (
        .datain(\dffre_sdat_i[2]_output_0_0 ),
        .dataout(\sdat_i[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[3]_output_0_0_to_sdat_i[3]_input_0_0  (
        .datain(\dffre_sdat_i[3]_output_0_0 ),
        .dataout(\sdat_i[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[4]_output_0_0_to_sdat_i[4]_input_0_0  (
        .datain(\dffre_sdat_i[4]_output_0_0 ),
        .dataout(\sdat_i[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[5]_output_0_0_to_sdat_i[5]_input_0_0  (
        .datain(\dffre_sdat_i[5]_output_0_0 ),
        .dataout(\sdat_i[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[6]_output_0_0_to_sdat_i[6]_input_0_0  (
        .datain(\dffre_sdat_i[6]_output_0_0 ),
        .dataout(\sdat_i[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[7]_output_0_0_to_sdat_i[7]_input_0_0  (
        .datain(\dffre_sdat_i[7]_output_0_0 ),
        .dataout(\sdat_i[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[8]_output_0_0_to_sdat_i[8]_input_0_0  (
        .datain(\dffre_sdat_i[8]_output_0_0 ),
        .dataout(\sdat_i[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[9]_output_0_0_to_sdat_i[9]_input_0_0  (
        .datain(\dffre_sdat_i[9]_output_0_0 ),
        .dataout(\sdat_i[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[10]_output_0_0_to_sdat_i[10]_input_0_0  (
        .datain(\dffre_sdat_i[10]_output_0_0 ),
        .dataout(\sdat_i[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[11]_output_0_0_to_sdat_i[11]_input_0_0  (
        .datain(\dffre_sdat_i[11]_output_0_0 ),
        .dataout(\sdat_i[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[12]_output_0_0_to_sdat_i[12]_input_0_0  (
        .datain(\dffre_sdat_i[12]_output_0_0 ),
        .dataout(\sdat_i[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[13]_output_0_0_to_sdat_i[13]_input_0_0  (
        .datain(\dffre_sdat_i[13]_output_0_0 ),
        .dataout(\sdat_i[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[14]_output_0_0_to_sdat_i[14]_input_0_0  (
        .datain(\dffre_sdat_i[14]_output_0_0 ),
        .dataout(\sdat_i[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_sdat_i[15]_output_0_0_to_sdat_i[15]_input_0_0  (
        .datain(\dffre_sdat_i[15]_output_0_0 ),
        .dataout(\sdat_i[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$sel_o[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$we_o_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$we_o_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$sel_o[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dtack_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dtack_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$cyc_o_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$cyc_o_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_sdat_i[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_sdat_i[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1056_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1056_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1070_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1070_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1043_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1043_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1044_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1044_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$adr_o[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$adr_o[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1045_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1045_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1046_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1046_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1047_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1047_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1057_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1057_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1072_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1072_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1071_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1071_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1058_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1058_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1066_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1066_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1042_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1042_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1064_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1064_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1074_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1074_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1055_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1055_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1067_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1067_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1050_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1050_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1049_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1049_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1063_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1063_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1073_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1073_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1061_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1061_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1068_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1068_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1048_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1048_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1060_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1060_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1069_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1069_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1059_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1059_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1062_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1062_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1065_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1065_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1051_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1051_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1054_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1054_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1052_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1052_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$1053_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$1053_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$359$li09_li09_output_0_0_to_dffre_$iopadmap$cyc_o_input_0_0  (
        .datain(\lut_$abc$359$li09_li09_output_0_0 ),
        .dataout(\dffre_$iopadmap$cyc_o_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$359$li10_li10_output_0_0_to_dffre_dtack_input_0_0  (
        .datain(\lut_$abc$359$li10_li10_output_0_0 ),
        .dataout(\dffre_dtack_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_dtack_output_0_0_to_lut_$iopadmap$dtack_n_input_0_3  (
        .datain(\dffre_dtack_output_0_0 ),
        .dataout(\lut_$iopadmap$dtack_n_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_dtack_output_0_0_to_lut_$abc$359$li10_li10_input_0_3  (
        .datain(\dffre_dtack_output_0_0 ),
        .dataout(\lut_$abc$359$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_dtack_output_0_0_to_lut_$abc$359$li09_li09_input_0_3  (
        .datain(\dffre_dtack_output_0_0 ),
        .dataout(\lut_$abc$359$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$359$li27_li27_output_0_0_to_dffre_$iopadmap$sel_o[0]_input_0_0  (
        .datain(\lut_$abc$359$li27_li27_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$359$li28_li28_output_0_0_to_dffre_$iopadmap$sel_o[1]_input_0_0  (
        .datain(\lut_$abc$359$li28_li28_output_0_0 ),
        .dataout(\dffre_$iopadmap$sel_o[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$359$li29_li29_output_0_0_to_dffre_$iopadmap$we_o_input_0_0  (
        .datain(\lut_$abc$359$li29_li29_output_0_0 ),
        .dataout(\dffre_$iopadmap$we_o_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1077_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y  (
        .in({
            \lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_4 ,
            1'b0,
            \lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/./rtl/dragonball_wbmaster_top.v:152$16_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000111)
    ) \lut_$abc$359$li28_li28  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$359$li28_li28_input_0_1 ,
            \lut_$abc$359$li28_li28_input_0_0 
         }),
        .out(\lut_$abc$359$li28_li28_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$sel_o[1]  (
        .C(\dffre_$iopadmap$sel_o[1]_clock_0_0 ),
        .D(\dffre_$iopadmap$sel_o[1]_input_0_0 ),
        .E(\dffre_$iopadmap$sel_o[1]_input_2_0 ),
        .R(\dffre_$iopadmap$sel_o[1]_input_1_0 ),
        .Q(\dffre_$iopadmap$sel_o[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010101)
    ) \lut_$abc$359$li29_li29  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$359$li29_li29_input_0_2 ,
            \lut_$abc$359$li29_li29_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$359$li29_li29_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$we_o  (
        .C(\dffre_$iopadmap$we_o_clock_0_0 ),
        .D(\dffre_$iopadmap$we_o_input_0_0 ),
        .E(\dffre_$iopadmap$we_o_input_2_0 ),
        .R(\dffre_$iopadmap$we_o_input_1_0 ),
        .Q(\dffre_$iopadmap$we_o_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000011)
    ) \lut_$abc$359$li27_li27  (
        .in({
            \lut_$abc$359$li27_li27_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$359$li27_li27_input_0_0 
         }),
        .out(\lut_$abc$359$li27_li27_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$sel_o[0]  (
        .C(\dffre_$iopadmap$sel_o[0]_clock_0_0 ),
        .D(\dffre_$iopadmap$sel_o[0]_input_0_0 ),
        .E(\dffre_$iopadmap$sel_o[0]_input_2_0 ),
        .R(\dffre_$iopadmap$sel_o[0]_input_1_0 ),
        .Q(\dffre_$iopadmap$sel_o[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[15]  (
        .C(\dffre_sdat_i[15]_clock_0_0 ),
        .D(\dffre_sdat_i[15]_input_0_0 ),
        .E(\dffre_sdat_i[15]_input_2_0 ),
        .R(\dffre_sdat_i[15]_input_1_0 ),
        .Q(\dffre_sdat_i[15]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[14]  (
        .C(\dffre_sdat_i[14]_clock_0_0 ),
        .D(\dffre_sdat_i[14]_input_0_0 ),
        .E(\dffre_sdat_i[14]_input_2_0 ),
        .R(\dffre_sdat_i[14]_input_1_0 ),
        .Q(\dffre_sdat_i[14]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[13]  (
        .C(\dffre_sdat_i[13]_clock_0_0 ),
        .D(\dffre_sdat_i[13]_input_0_0 ),
        .E(\dffre_sdat_i[13]_input_2_0 ),
        .R(\dffre_sdat_i[13]_input_1_0 ),
        .Q(\dffre_sdat_i[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[12]  (
        .C(\dffre_sdat_i[12]_clock_0_0 ),
        .D(\dffre_sdat_i[12]_input_0_0 ),
        .E(\dffre_sdat_i[12]_input_2_0 ),
        .R(\dffre_sdat_i[12]_input_1_0 ),
        .Q(\dffre_sdat_i[12]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[11]  (
        .C(\dffre_sdat_i[11]_clock_0_0 ),
        .D(\dffre_sdat_i[11]_input_0_0 ),
        .E(\dffre_sdat_i[11]_input_2_0 ),
        .R(\dffre_sdat_i[11]_input_1_0 ),
        .Q(\dffre_sdat_i[11]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[10]  (
        .C(\dffre_sdat_i[10]_clock_0_0 ),
        .D(\dffre_sdat_i[10]_input_0_0 ),
        .E(\dffre_sdat_i[10]_input_2_0 ),
        .R(\dffre_sdat_i[10]_input_1_0 ),
        .Q(\dffre_sdat_i[10]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[9]  (
        .C(\dffre_sdat_i[9]_clock_0_0 ),
        .D(\dffre_sdat_i[9]_input_0_0 ),
        .E(\dffre_sdat_i[9]_input_2_0 ),
        .R(\dffre_sdat_i[9]_input_1_0 ),
        .Q(\dffre_sdat_i[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1075_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$iopadmap$dtack_n  (
        .in({
            1'b0,
            \lut_$iopadmap$dtack_n_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$dtack_n_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$359$li10_li10  (
        .in({
            \lut_$abc$359$li10_li10_input_0_4 ,
            \lut_$abc$359$li10_li10_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$359$li10_li10_output_0_0 )
    );

    DFFRE #(
    ) \dffre_dtack  (
        .C(\dffre_dtack_clock_0_0 ),
        .D(\dffre_dtack_input_0_0 ),
        .E(\dffre_dtack_input_2_0 ),
        .R(\dffre_dtack_input_1_0 ),
        .Q(\dffre_dtack_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$359$li09_li09  (
        .in({
            \lut_$abc$359$li09_li09_input_0_4 ,
            \lut_$abc$359$li09_li09_input_0_3 ,
            \lut_$abc$359$li09_li09_input_0_2 ,
            \lut_$abc$359$li09_li09_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$359$li09_li09_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$cyc_o  (
        .C(\dffre_$iopadmap$cyc_o_clock_0_0 ),
        .D(\dffre_$iopadmap$cyc_o_input_0_0 ),
        .E(\dffre_$iopadmap$cyc_o_input_2_0 ),
        .R(\dffre_$iopadmap$cyc_o_input_1_0 ),
        .Q(\dffre_$iopadmap$cyc_o_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[2]  (
        .C(\dffre_sdat_i[2]_clock_0_0 ),
        .D(\dffre_sdat_i[2]_input_0_0 ),
        .E(\dffre_sdat_i[2]_input_2_0 ),
        .R(\dffre_sdat_i[2]_input_1_0 ),
        .Q(\dffre_sdat_i[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[3]  (
        .C(\dffre_sdat_i[3]_clock_0_0 ),
        .D(\dffre_sdat_i[3]_input_0_0 ),
        .E(\dffre_sdat_i[3]_input_2_0 ),
        .R(\dffre_sdat_i[3]_input_1_0 ),
        .Q(\dffre_sdat_i[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[8]  (
        .C(\dffre_$iopadmap$adr_o[8]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[8]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[8]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[8]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[9]  (
        .C(\dffre_$iopadmap$adr_o[9]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[9]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[9]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[9]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[5]  (
        .C(\dffre_$iopadmap$adr_o[5]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[5]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[5]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[5]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[4]  (
        .C(\dffre_$iopadmap$adr_o[4]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[4]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[4]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[4]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[6]  (
        .C(\dffre_$iopadmap$adr_o[6]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[6]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[6]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[6]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[7]  (
        .C(\dffre_$iopadmap$adr_o[7]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[7]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[7]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[7]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[6]  (
        .C(\dffre_sdat_i[6]_clock_0_0 ),
        .D(\dffre_sdat_i[6]_input_0_0 ),
        .E(\dffre_sdat_i[6]_input_2_0 ),
        .R(\dffre_sdat_i[6]_input_1_0 ),
        .Q(\dffre_sdat_i[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[7]  (
        .C(\dffre_sdat_i[7]_clock_0_0 ),
        .D(\dffre_sdat_i[7]_input_0_0 ),
        .E(\dffre_sdat_i[7]_input_2_0 ),
        .R(\dffre_sdat_i[7]_input_1_0 ),
        .Q(\dffre_sdat_i[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[8]  (
        .C(\dffre_sdat_i[8]_clock_0_0 ),
        .D(\dffre_sdat_i[8]_input_0_0 ),
        .E(\dffre_sdat_i[8]_input_2_0 ),
        .R(\dffre_sdat_i[8]_input_1_0 ),
        .Q(\dffre_sdat_i[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[1]  (
        .C(\dffre_$iopadmap$adr_o[1]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[1]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[1]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[1]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[5]  (
        .C(\dffre_sdat_i[5]_clock_0_0 ),
        .D(\dffre_sdat_i[5]_input_0_0 ),
        .E(\dffre_sdat_i[5]_input_2_0 ),
        .R(\dffre_sdat_i[5]_input_1_0 ),
        .Q(\dffre_sdat_i[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[4]  (
        .C(\dffre_sdat_i[4]_clock_0_0 ),
        .D(\dffre_sdat_i[4]_input_0_0 ),
        .E(\dffre_sdat_i[4]_input_2_0 ),
        .R(\dffre_sdat_i[4]_input_1_0 ),
        .Q(\dffre_sdat_i[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[1]  (
        .C(\dffre_sdat_i[1]_clock_0_0 ),
        .D(\dffre_sdat_i[1]_input_0_0 ),
        .E(\dffre_sdat_i[1]_input_2_0 ),
        .R(\dffre_sdat_i[1]_input_1_0 ),
        .Q(\dffre_sdat_i[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_sdat_i[0]  (
        .C(\dffre_sdat_i[0]_clock_0_0 ),
        .D(\dffre_sdat_i[0]_input_0_0 ),
        .E(\dffre_sdat_i[0]_input_2_0 ),
        .R(\dffre_sdat_i[0]_input_1_0 ),
        .Q(\dffre_sdat_i[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1056  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1056_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1056_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1070  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1070_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1070_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1043  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1043_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1043_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1044  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1044_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1044_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[3]  (
        .C(\dffre_$iopadmap$adr_o[3]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[3]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[3]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[3]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$adr_o[2]  (
        .C(\dffre_$iopadmap$adr_o[2]_clock_0_0 ),
        .D(\dffre_$iopadmap$adr_o[2]_input_0_0 ),
        .E(\dffre_$iopadmap$adr_o[2]_input_2_0 ),
        .R(\dffre_$iopadmap$adr_o[2]_input_1_0 ),
        .Q(\dffre_$iopadmap$adr_o[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1045  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1045_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1045_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1046  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1046_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1046_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1047  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1047_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1047_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1057  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1057_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1057_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1072  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1072_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1072_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1071  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1071_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1071_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1058  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1058_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1058_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1066  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1066_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1066_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1042  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1042_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1042_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1064  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1064_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1064_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1074  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1074_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1074_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1055  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$1055_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1055_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1067  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$1067_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1067_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1050  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1050_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1050_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1049  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1049_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1049_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1063  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$1063_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1063_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1073  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$1073_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1073_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1061  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1061_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1061_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1068  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1068_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1068_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1048  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1048_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1048_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1060  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1060_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1060_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1069  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1069_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1069_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1059  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1059_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1059_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1062  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1062_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1062_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1065  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1065_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1065_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1051  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1051_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1051_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1054  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1054_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1054_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1052  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1052_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1052_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:870:execute$1053  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$1053_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$1053_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:606:add_wire_btw_prims$1076_output_0_0 )
    );


endmodule
