
RTES_FB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001513c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011ac  080152d0  080152d0  000252d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801647c  0801647c  00030788  2**0
                  CONTENTS
  4 .ARM          00000008  0801647c  0801647c  0002647c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016484  08016484  00030788  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016484  08016484  00026484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016488  08016488  00026488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000788  20000000  0801648c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000106d8  20000788  08016c14  00030788  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010e60  08016c14  00030e60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030788  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004a89e  00000000  00000000  000307b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c2d  00000000  00000000  0007b056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003180  00000000  00000000  00081c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002f08  00000000  00000000  00084e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f3c4  00000000  00000000  00087d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002fc6e  00000000  00000000  000b70d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114338  00000000  00000000  000e6d42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001fb07a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e4c0  00000000  00000000  001fb0d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000788 	.word	0x20000788
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080152b4 	.word	0x080152b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000078c 	.word	0x2000078c
 80001cc:	080152b4 	.word	0x080152b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	4a07      	ldr	r2, [pc, #28]	; (8000ecc <vApplicationGetIdleTaskMemory+0x2c>)
 8000eb0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	4a06      	ldr	r2, [pc, #24]	; (8000ed0 <vApplicationGetIdleTaskMemory+0x30>)
 8000eb6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2280      	movs	r2, #128	; 0x80
 8000ebc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ebe:	bf00      	nop
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	200007a4 	.word	0x200007a4
 8000ed0:	20000868 	.word	0x20000868

08000ed4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t *)ptr,len,10);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	230a      	movs	r3, #10
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	4803      	ldr	r0, [pc, #12]	; (8000ef8 <_write+0x24>)
 8000eea:	f00e f985 	bl	800f1f8 <HAL_UART_Transmit>
	return len;
 8000eee:	687b      	ldr	r3, [r7, #4]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20010c44 	.word	0x20010c44

08000efc <computeCurrentCarPosition>:

char* computeCurrentCarPosition() {
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0

	//This method is called inside a mutex so there's no need to protect the sensors struct here

	int value = sensors.accelerometer_value.x;
 8000f02:	4b58      	ldr	r3, [pc, #352]	; (8001064 <computeCurrentCarPosition+0x168>)
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	607b      	str	r3, [r7, #4]

	if (value < 0 && value > -100) {
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	da05      	bge.n	8000f1a <computeCurrentCarPosition+0x1e>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8000f14:	db01      	blt.n	8000f1a <computeCurrentCarPosition+0x1e>

		return CLEAR_TRACK
 8000f16:	4b54      	ldr	r3, [pc, #336]	; (8001068 <computeCurrentCarPosition+0x16c>)
 8000f18:	e09d      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|          *         |\r\n"
				CLEAR_TRACK;

	} else if (value < -100 && value > -200) {
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8000f20:	da05      	bge.n	8000f2e <computeCurrentCarPosition+0x32>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f113 0fc7 	cmn.w	r3, #199	; 0xc7
 8000f28:	db01      	blt.n	8000f2e <computeCurrentCarPosition+0x32>

		return  CLEAR_TRACK
 8000f2a:	4b50      	ldr	r3, [pc, #320]	; (800106c <computeCurrentCarPosition+0x170>)
 8000f2c:	e093      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|        *           |\r\n"
				CLEAR_TRACK;

	} else if (value < -200 && value > -300) {
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 8000f34:	da05      	bge.n	8000f42 <computeCurrentCarPosition+0x46>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 8000f3c:	dd01      	ble.n	8000f42 <computeCurrentCarPosition+0x46>

		return  CLEAR_TRACK
 8000f3e:	4b4c      	ldr	r3, [pc, #304]	; (8001070 <computeCurrentCarPosition+0x174>)
 8000f40:	e089      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|       *            |\r\n"
				CLEAR_TRACK;

	} else if (value < -300 && value > -400) {
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 8000f48:	da05      	bge.n	8000f56 <computeCurrentCarPosition+0x5a>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 8000f50:	dd01      	ble.n	8000f56 <computeCurrentCarPosition+0x5a>

		return  CLEAR_TRACK
 8000f52:	4b48      	ldr	r3, [pc, #288]	; (8001074 <computeCurrentCarPosition+0x178>)
 8000f54:	e07f      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|      *             |\r\n"
				CLEAR_TRACK;

	} else if (value < -400 && value > -500) {
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 8000f5c:	da05      	bge.n	8000f6a <computeCurrentCarPosition+0x6e>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 8000f64:	dd01      	ble.n	8000f6a <computeCurrentCarPosition+0x6e>

		return  CLEAR_TRACK
 8000f66:	4b43      	ldr	r3, [pc, #268]	; (8001074 <computeCurrentCarPosition+0x178>)
 8000f68:	e075      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|      *             |\r\n"
				CLEAR_TRACK;

	} else if (value < -500 && value > -600) {
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 8000f70:	da05      	bge.n	8000f7e <computeCurrentCarPosition+0x82>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8000f78:	dd01      	ble.n	8000f7e <computeCurrentCarPosition+0x82>

		return  CLEAR_TRACK
 8000f7a:	4b3f      	ldr	r3, [pc, #252]	; (8001078 <computeCurrentCarPosition+0x17c>)
 8000f7c:	e06b      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|    *               |\r\n"
				CLEAR_TRACK;

	} else if (value < -600 && value > -700) {
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8000f84:	da05      	bge.n	8000f92 <computeCurrentCarPosition+0x96>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 8000f8c:	dd01      	ble.n	8000f92 <computeCurrentCarPosition+0x96>

		return  CLEAR_TRACK
 8000f8e:	4b3b      	ldr	r3, [pc, #236]	; (800107c <computeCurrentCarPosition+0x180>)
 8000f90:	e061      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|   *                |\r\n"
				CLEAR_TRACK;

	} else if (value < -700 && value > -800) {
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 8000f98:	da05      	bge.n	8000fa6 <computeCurrentCarPosition+0xaa>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f513 7f48 	cmn.w	r3, #800	; 0x320
 8000fa0:	dd01      	ble.n	8000fa6 <computeCurrentCarPosition+0xaa>

		return CLEAR_TRACK
 8000fa2:	4b37      	ldr	r3, [pc, #220]	; (8001080 <computeCurrentCarPosition+0x184>)
 8000fa4:	e057      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|  *                 |\r\n"
				CLEAR_TRACK;

	} else if (value < -800) {
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f513 7f48 	cmn.w	r3, #800	; 0x320
 8000fac:	da01      	bge.n	8000fb2 <computeCurrentCarPosition+0xb6>

		return  CLEAR_TRACK
 8000fae:	4b35      	ldr	r3, [pc, #212]	; (8001084 <computeCurrentCarPosition+0x188>)
 8000fb0:	e051      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|*                   |\r\n"
				CLEAR_TRACK;

	} else if (value > 0 && value < 100) {
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	dd04      	ble.n	8000fc2 <computeCurrentCarPosition+0xc6>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b63      	cmp	r3, #99	; 0x63
 8000fbc:	dc01      	bgt.n	8000fc2 <computeCurrentCarPosition+0xc6>

		return CLEAR_TRACK
 8000fbe:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <computeCurrentCarPosition+0x16c>)
 8000fc0:	e049      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|          *         |\r\n"
				CLEAR_TRACK;

	} else if (value > 100 && value < 200) {
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b64      	cmp	r3, #100	; 0x64
 8000fc6:	dd04      	ble.n	8000fd2 <computeCurrentCarPosition+0xd6>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2bc7      	cmp	r3, #199	; 0xc7
 8000fcc:	dc01      	bgt.n	8000fd2 <computeCurrentCarPosition+0xd6>

		return  CLEAR_TRACK
 8000fce:	4b2e      	ldr	r3, [pc, #184]	; (8001088 <computeCurrentCarPosition+0x18c>)
 8000fd0:	e041      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|           *        |\r\n"
				CLEAR_TRACK;

	} else if (value > 200 && value < 300) {
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2bc8      	cmp	r3, #200	; 0xc8
 8000fd6:	dd05      	ble.n	8000fe4 <computeCurrentCarPosition+0xe8>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000fde:	da01      	bge.n	8000fe4 <computeCurrentCarPosition+0xe8>

		return  CLEAR_TRACK
 8000fe0:	4b2a      	ldr	r3, [pc, #168]	; (800108c <computeCurrentCarPosition+0x190>)
 8000fe2:	e038      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|            *       |\r\n"
				CLEAR_TRACK;

	} else if (value > 300 && value < 400) {
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000fea:	dd05      	ble.n	8000ff8 <computeCurrentCarPosition+0xfc>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000ff2:	da01      	bge.n	8000ff8 <computeCurrentCarPosition+0xfc>

		return  CLEAR_TRACK
 8000ff4:	4b26      	ldr	r3, [pc, #152]	; (8001090 <computeCurrentCarPosition+0x194>)
 8000ff6:	e02e      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|             *      |\r\n"
				CLEAR_TRACK;

	} else if (value > 400 && value < 500) {
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000ffe:	dd05      	ble.n	800100c <computeCurrentCarPosition+0x110>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001006:	da01      	bge.n	800100c <computeCurrentCarPosition+0x110>

		return  CLEAR_TRACK
 8001008:	4b22      	ldr	r3, [pc, #136]	; (8001094 <computeCurrentCarPosition+0x198>)
 800100a:	e024      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|              *     |\r\n"
				CLEAR_TRACK;

	} else if (value > 500 && value < 600) {
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001012:	dd05      	ble.n	8001020 <computeCurrentCarPosition+0x124>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800101a:	da01      	bge.n	8001020 <computeCurrentCarPosition+0x124>

		return  CLEAR_TRACK
 800101c:	4b1e      	ldr	r3, [pc, #120]	; (8001098 <computeCurrentCarPosition+0x19c>)
 800101e:	e01a      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|               *    |\r\n"
				CLEAR_TRACK;

	} else if (value > 600 && value < 700) {
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001026:	dd05      	ble.n	8001034 <computeCurrentCarPosition+0x138>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800102e:	da01      	bge.n	8001034 <computeCurrentCarPosition+0x138>

		return  CLEAR_TRACK
 8001030:	4b1a      	ldr	r3, [pc, #104]	; (800109c <computeCurrentCarPosition+0x1a0>)
 8001032:	e010      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|                *   |\r\n"
				CLEAR_TRACK;


	} else if (value > 700 && value < 800) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800103a:	dd05      	ble.n	8001048 <computeCurrentCarPosition+0x14c>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001042:	da01      	bge.n	8001048 <computeCurrentCarPosition+0x14c>

		return  CLEAR_TRACK
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <computeCurrentCarPosition+0x1a4>)
 8001046:	e006      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				"|                 *  |\r\n"
				CLEAR_TRACK;

	} else if (value > 800) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800104e:	dd01      	ble.n	8001054 <computeCurrentCarPosition+0x158>

		return  CLEAR_TRACK
 8001050:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <computeCurrentCarPosition+0x1a8>)
 8001052:	e000      	b.n	8001056 <computeCurrentCarPosition+0x15a>
				CLEAR_TRACK;
	}

	else {

		return "";
 8001054:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <computeCurrentCarPosition+0x1ac>)
	}

}
 8001056:	4618      	mov	r0, r3
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20010cd4 	.word	0x20010cd4
 8001068:	08015358 	.word	0x08015358
 800106c:	080153a4 	.word	0x080153a4
 8001070:	080153f0 	.word	0x080153f0
 8001074:	0801543c 	.word	0x0801543c
 8001078:	08015488 	.word	0x08015488
 800107c:	080154d4 	.word	0x080154d4
 8001080:	08015520 	.word	0x08015520
 8001084:	0801556c 	.word	0x0801556c
 8001088:	080155b8 	.word	0x080155b8
 800108c:	08015604 	.word	0x08015604
 8001090:	08015650 	.word	0x08015650
 8001094:	0801569c 	.word	0x0801569c
 8001098:	080156e8 	.word	0x080156e8
 800109c:	08015734 	.word	0x08015734
 80010a0:	08015780 	.word	0x08015780
 80010a4:	080157cc 	.word	0x080157cc
 80010a8:	08015818 	.word	0x08015818

080010ac <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80010ac:	b5b0      	push	{r4, r5, r7, lr}
 80010ae:	b0ac      	sub	sp, #176	; 0xb0
 80010b0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80010b2:	f009 fecd 	bl	800ae50 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80010b6:	f000 f8d9 	bl	800126c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80010ba:	f000 fa17 	bl	80014ec <MX_GPIO_Init>
	MX_I2C2_Init();
 80010be:	f000 f937 	bl	8001330 <MX_I2C2_Init>
	MX_SPI3_Init();
 80010c2:	f000 f975 	bl	80013b0 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 80010c6:	f000 f9b1 	bl	800142c <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 80010ca:	f000 f9df 	bl	800148c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	//Proximity

	VL53L0X_PROXIMITY_Init();
 80010ce:	f009 fd77 	bl	800abc0 <VL53L0X_PROXIMITY_Init>

	//User button
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 80010d2:	2100      	movs	r1, #0
 80010d4:	2000      	movs	r0, #0
 80010d6:	f001 f861 	bl	800219c <BSP_PB_Init>

	//Temperature
	BSP_TSENSOR_Init();
 80010da:	f002 f959 	bl	8003390 <BSP_TSENSOR_Init>
	printf(tmpSensorMsg);
 80010de:	4852      	ldr	r0, [pc, #328]	; (8001228 <main+0x17c>)
 80010e0:	f011 ff0a 	bl	8012ef8 <iprintf>
	//HAL_UART_Transmit(&huart1,tmpSensorMsg,sizeof(tmpSensorMsg),1000);

	//	//Humidity
	BSP_HSENSOR_Init();
 80010e4:	f001 ff02 	bl	8002eec <BSP_HSENSOR_Init>
	printf(hmdSensorMsg);
 80010e8:	4850      	ldr	r0, [pc, #320]	; (800122c <main+0x180>)
 80010ea:	f011 ff05 	bl	8012ef8 <iprintf>
	//HAL_UART_Transmit(&huart1,hmdSensorMsg,sizeof(hmdSensorMsg),1000);

	//	//Pressure
	BSP_PSENSOR_Init();
 80010ee:	f002 f921 	bl	8003334 <BSP_PSENSOR_Init>
	printf(prsSensorMsg);
 80010f2:	484f      	ldr	r0, [pc, #316]	; (8001230 <main+0x184>)
 80010f4:	f011 ff00 	bl	8012ef8 <iprintf>
	//HAL_UART_Transmit(&huart1,prsSensorMsg,sizeof(prsSensorMsg),1000);

	//Motion sensors

	//BSP_MOTION_SENSOR_Init(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_GYRO);
	BSP_MOTION_SENSOR_Init(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO);
 80010f8:	2102      	movs	r1, #2
 80010fa:	2000      	movs	r0, #0
 80010fc:	f001 ff24 	bl	8002f48 <BSP_MOTION_SENSOR_Init>

	//BSP_MOTION_SENSOR_Enable(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_GYRO);
	BSP_MOTION_SENSOR_Enable(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO);
 8001100:	2102      	movs	r1, #2
 8001102:	2000      	movs	r0, #0
 8001104:	f001 ff70 	bl	8002fe8 <BSP_MOTION_SENSOR_Enable>

	//Struct elements initialization

	sensors.humidity_value = 0;
 8001108:	4b4a      	ldr	r3, [pc, #296]	; (8001234 <main+0x188>)
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	605a      	str	r2, [r3, #4]
	sensors.pressure_value = 0;
 8001110:	4b48      	ldr	r3, [pc, #288]	; (8001234 <main+0x188>)
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
	sensors.temperature_value = 0;
 8001118:	4b46      	ldr	r3, [pc, #280]	; (8001234 <main+0x188>)
 800111a:	f04f 0200 	mov.w	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
	sensors.proximity = 0;
 8001120:	4b44      	ldr	r3, [pc, #272]	; (8001234 <main+0x188>)
 8001122:	2200      	movs	r2, #0
 8001124:	831a      	strh	r2, [r3, #24]

	/* USER CODE END 2 */

	/* Create the mutex(es) */
	/* definition and creation of sensorsMutex */
	osMutexDef(sensorsMutex);
 8001126:	2300      	movs	r3, #0
 8001128:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800112c:	2300      	movs	r3, #0
 800112e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	sensorsMutexHandle = osMutexCreate(osMutex(sensorsMutex));
 8001132:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001136:	4618      	mov	r0, r3
 8001138:	f00e fd74 	bl	800fc24 <osMutexCreate>
 800113c:	4603      	mov	r3, r0
 800113e:	4a3e      	ldr	r2, [pc, #248]	; (8001238 <main+0x18c>)
 8001140:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of greenLightTask */
	osThreadDef(greenLightTask, startGreenLightTask, osPriorityNormal, 0, 1024);
 8001142:	4b3e      	ldr	r3, [pc, #248]	; (800123c <main+0x190>)
 8001144:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8001148:	461d      	mov	r5, r3
 800114a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800114c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001152:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	greenLightTaskHandle = osThreadCreate(osThread(greenLightTask), NULL);
 8001156:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800115a:	2100      	movs	r1, #0
 800115c:	4618      	mov	r0, r3
 800115e:	f00e fd01 	bl	800fb64 <osThreadCreate>
 8001162:	4603      	mov	r3, r0
 8001164:	4a36      	ldr	r2, [pc, #216]	; (8001240 <main+0x194>)
 8001166:	6013      	str	r3, [r2, #0]

	/* definition and creation of serialPrintTask */
	osThreadDef(serialPrintTask, startSerialPrintTask, osPriorityNormal, 0, 1024);
 8001168:	4b36      	ldr	r3, [pc, #216]	; (8001244 <main+0x198>)
 800116a:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800116e:	461d      	mov	r5, r3
 8001170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001174:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001178:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	serialPrintTaskHandle = osThreadCreate(osThread(serialPrintTask), NULL);
 800117c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f00e fcee 	bl	800fb64 <osThreadCreate>
 8001188:	4603      	mov	r3, r0
 800118a:	4a2f      	ldr	r2, [pc, #188]	; (8001248 <main+0x19c>)
 800118c:	6013      	str	r3, [r2, #0]

	/* definition and creation of userButtonTask */
	osThreadDef(userButtonTask, startUserButtonTask, osPriorityAboveNormal, 0, 1024);
 800118e:	4b2f      	ldr	r3, [pc, #188]	; (800124c <main+0x1a0>)
 8001190:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001194:	461d      	mov	r5, r3
 8001196:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001198:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800119a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800119e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	userButtonTaskHandle = osThreadCreate(osThread(userButtonTask), NULL);
 80011a2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f00e fcdb 	bl	800fb64 <osThreadCreate>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a27      	ldr	r2, [pc, #156]	; (8001250 <main+0x1a4>)
 80011b2:	6013      	str	r3, [r2, #0]

	/* definition and creation of environmentalSensorsTask */
	osThreadDef(environmentalSensorsTask, startEnvironmentalSensorsTask, osPriorityNormal, 0, 1024);
 80011b4:	4b27      	ldr	r3, [pc, #156]	; (8001254 <main+0x1a8>)
 80011b6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80011ba:	461d      	mov	r5, r3
 80011bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	environmentalSensorsTaskHandle = osThreadCreate(osThread(environmentalSensorsTask), NULL);
 80011c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f00e fcc8 	bl	800fb64 <osThreadCreate>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a20      	ldr	r2, [pc, #128]	; (8001258 <main+0x1ac>)
 80011d8:	6013      	str	r3, [r2, #0]

	/* definition and creation of gyroscopeTask */
	osThreadDef(gyroscopeTask, startGyroscopeTask, osPriorityNormal, 0, 1024);
 80011da:	4b20      	ldr	r3, [pc, #128]	; (800125c <main+0x1b0>)
 80011dc:	f107 041c 	add.w	r4, r7, #28
 80011e0:	461d      	mov	r5, r3
 80011e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	gyroscopeTaskHandle = osThreadCreate(osThread(gyroscopeTask), NULL);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f00e fcb5 	bl	800fb64 <osThreadCreate>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4a18      	ldr	r2, [pc, #96]	; (8001260 <main+0x1b4>)
 80011fe:	6013      	str	r3, [r2, #0]

	/* definition and creation of proximitySensorTask */
	osThreadDef(proximitySensorTask, startProximitySensorTask, osPriorityNormal, 0, 1024);
 8001200:	4b18      	ldr	r3, [pc, #96]	; (8001264 <main+0x1b8>)
 8001202:	463c      	mov	r4, r7
 8001204:	461d      	mov	r5, r3
 8001206:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001208:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800120a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800120e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	proximitySensorTaskHandle = osThreadCreate(osThread(proximitySensorTask), NULL);
 8001212:	463b      	mov	r3, r7
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f00e fca4 	bl	800fb64 <osThreadCreate>
 800121c:	4603      	mov	r3, r0
 800121e:	4a12      	ldr	r2, [pc, #72]	; (8001268 <main+0x1bc>)
 8001220:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8001222:	f00e fc98 	bl	800fb56 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001226:	e7fe      	b.n	8001226 <main+0x17a>
 8001228:	20000000 	.word	0x20000000
 800122c:	20000038 	.word	0x20000038
 8001230:	2000006c 	.word	0x2000006c
 8001234:	20010cd4 	.word	0x20010cd4
 8001238:	20010ccc 	.word	0x20010ccc
 800123c:	08015844 	.word	0x08015844
 8001240:	20010b88 	.word	0x20010b88
 8001244:	08015860 	.word	0x08015860
 8001248:	20010cd0 	.word	0x20010cd0
 800124c:	0801587c 	.word	0x0801587c
 8001250:	20010c3c 	.word	0x20010c3c
 8001254:	08015898 	.word	0x08015898
 8001258:	20010c40 	.word	0x20010c40
 800125c:	080158b4 	.word	0x080158b4
 8001260:	20010b00 	.word	0x20010b00
 8001264:	080158d0 	.word	0x080158d0
 8001268:	20010cc8 	.word	0x20010cc8

0800126c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b096      	sub	sp, #88	; 0x58
 8001270:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	2244      	movs	r2, #68	; 0x44
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f011 f96f 	bl	801255e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001280:	463b      	mov	r3, r7
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
 800128c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800128e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001292:	f00b fa55 	bl	800c740 <HAL_PWREx_ControlVoltageScaling>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <SystemClock_Config+0x34>
	{
		Error_Handler();
 800129c:	f000 fc2a 	bl	8001af4 <Error_Handler>
	}
	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80012a0:	f00b fa30 	bl	800c704 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80012a4:	4b21      	ldr	r3, [pc, #132]	; (800132c <SystemClock_Config+0xc0>)
 80012a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012aa:	4a20      	ldr	r2, [pc, #128]	; (800132c <SystemClock_Config+0xc0>)
 80012ac:	f023 0318 	bic.w	r3, r3, #24
 80012b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80012b4:	2314      	movs	r3, #20
 80012b6:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012b8:	2301      	movs	r3, #1
 80012ba:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012bc:	2301      	movs	r3, #1
 80012be:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012c4:	2360      	movs	r3, #96	; 0x60
 80012c6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c8:	2302      	movs	r3, #2
 80012ca:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012cc:	2301      	movs	r3, #1
 80012ce:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80012d0:	2301      	movs	r3, #1
 80012d2:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 40;
 80012d4:	2328      	movs	r3, #40	; 0x28
 80012d6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012d8:	2307      	movs	r3, #7
 80012da:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012dc:	2302      	movs	r3, #2
 80012de:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012e0:	2302      	movs	r3, #2
 80012e2:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4618      	mov	r0, r3
 80012ea:	f00b fa7f 	bl	800c7ec <HAL_RCC_OscConfig>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <SystemClock_Config+0x8c>
	{
		Error_Handler();
 80012f4:	f000 fbfe 	bl	8001af4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f8:	230f      	movs	r3, #15
 80012fa:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fc:	2303      	movs	r3, #3
 80012fe:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800130c:	463b      	mov	r3, r7
 800130e:	2104      	movs	r1, #4
 8001310:	4618      	mov	r0, r3
 8001312:	f00b fe51 	bl	800cfb8 <HAL_RCC_ClockConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0xb4>
	{
		Error_Handler();
 800131c:	f000 fbea 	bl	8001af4 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8001320:	f00d f8d6 	bl	800e4d0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001324:	bf00      	nop
 8001326:	3758      	adds	r7, #88	; 0x58
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000

08001330 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <MX_I2C2_Init+0x74>)
 8001336:	4a1c      	ldr	r2, [pc, #112]	; (80013a8 <MX_I2C2_Init+0x78>)
 8001338:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x10909CEC;
 800133a:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <MX_I2C2_Init+0x74>)
 800133c:	4a1b      	ldr	r2, [pc, #108]	; (80013ac <MX_I2C2_Init+0x7c>)
 800133e:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8001340:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <MX_I2C2_Init+0x74>)
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001346:	4b17      	ldr	r3, [pc, #92]	; (80013a4 <MX_I2C2_Init+0x74>)
 8001348:	2201      	movs	r2, #1
 800134a:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800134c:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <MX_I2C2_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8001352:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <MX_I2C2_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <MX_I2C2_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800135e:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <MX_I2C2_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001364:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <MX_I2C2_Init+0x74>)
 8001366:	2200      	movs	r2, #0
 8001368:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800136a:	480e      	ldr	r0, [pc, #56]	; (80013a4 <MX_I2C2_Init+0x74>)
 800136c:	f00a f9b9 	bl	800b6e2 <HAL_I2C_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 8001376:	f000 fbbd 	bl	8001af4 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800137a:	2100      	movs	r1, #0
 800137c:	4809      	ldr	r0, [pc, #36]	; (80013a4 <MX_I2C2_Init+0x74>)
 800137e:	f00b f929 	bl	800c5d4 <HAL_I2CEx_ConfigAnalogFilter>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 8001388:	f000 fbb4 	bl	8001af4 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800138c:	2100      	movs	r1, #0
 800138e:	4805      	ldr	r0, [pc, #20]	; (80013a4 <MX_I2C2_Init+0x74>)
 8001390:	f00b f96b 	bl	800c66a <HAL_I2CEx_ConfigDigitalFilter>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 800139a:	f000 fbab 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20010b8c 	.word	0x20010b8c
 80013a8:	40005800 	.word	0x40005800
 80013ac:	10909cec 	.word	0x10909cec

080013b0 <MX_SPI3_Init>:
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 80013b4:	4b1b      	ldr	r3, [pc, #108]	; (8001424 <MX_SPI3_Init+0x74>)
 80013b6:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <MX_SPI3_Init+0x78>)
 80013b8:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 80013ba:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <MX_SPI3_Init+0x74>)
 80013bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013c0:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013c2:	4b18      	ldr	r3, [pc, #96]	; (8001424 <MX_SPI3_Init+0x74>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80013c8:	4b16      	ldr	r3, [pc, #88]	; (8001424 <MX_SPI3_Init+0x74>)
 80013ca:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013ce:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013d0:	4b14      	ldr	r3, [pc, #80]	; (8001424 <MX_SPI3_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013d6:	4b13      	ldr	r3, [pc, #76]	; (8001424 <MX_SPI3_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <MX_SPI3_Init+0x74>)
 80013de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013e2:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <MX_SPI3_Init+0x74>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <MX_SPI3_Init+0x74>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <MX_SPI3_Init+0x74>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <MX_SPI3_Init+0x74>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 7;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <MX_SPI3_Init+0x74>)
 80013fe:	2207      	movs	r2, #7
 8001400:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001402:	4b08      	ldr	r3, [pc, #32]	; (8001424 <MX_SPI3_Init+0x74>)
 8001404:	2200      	movs	r2, #0
 8001406:	631a      	str	r2, [r3, #48]	; 0x30
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <MX_SPI3_Init+0x74>)
 800140a:	2208      	movs	r2, #8
 800140c:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <MX_SPI3_Init+0x74>)
 8001410:	f00d fb30 	bl	800ea74 <HAL_SPI_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_SPI3_Init+0x6e>
	{
		Error_Handler();
 800141a:	f000 fb6b 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20010bd8 	.word	0x20010bd8
 8001428:	40003c00 	.word	0x40003c00

0800142c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001430:	4b14      	ldr	r3, [pc, #80]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001432:	4a15      	ldr	r2, [pc, #84]	; (8001488 <MX_USART1_UART_Init+0x5c>)
 8001434:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001436:	4b13      	ldr	r3, [pc, #76]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001438:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800143c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800143e:	4b11      	ldr	r3, [pc, #68]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001444:	4b0f      	ldr	r3, [pc, #60]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <MX_USART1_UART_Init+0x58>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001450:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001452:	220c      	movs	r2, #12
 8001454:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <MX_USART1_UART_Init+0x58>)
 800145e:	2200      	movs	r2, #0
 8001460:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001462:	4b08      	ldr	r3, [pc, #32]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001464:	2200      	movs	r2, #0
 8001466:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <MX_USART1_UART_Init+0x58>)
 800146a:	2200      	movs	r2, #0
 800146c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001470:	f00d fe74 	bl	800f15c <HAL_UART_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_USART1_UART_Init+0x52>
	{
		Error_Handler();
 800147a:	f000 fb3b 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20010c44 	.word	0x20010c44
 8001488:	40013800 	.word	0x40013800

0800148c <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001490:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 8001492:	4a15      	ldr	r2, [pc, #84]	; (80014e8 <MX_USART3_UART_Init+0x5c>)
 8001494:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001496:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 8001498:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800149c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80014b0:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b6:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014bc:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014be:	2200      	movs	r2, #0
 80014c0:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014c2:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80014ce:	4805      	ldr	r0, [pc, #20]	; (80014e4 <MX_USART3_UART_Init+0x58>)
 80014d0:	f00d fe44 	bl	800f15c <HAL_UART_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_USART3_UART_Init+0x52>
	{
		Error_Handler();
 80014da:	f000 fb0b 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20010b04 	.word	0x20010b04
 80014e8:	40004800 	.word	0x40004800

080014ec <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08a      	sub	sp, #40	; 0x28
 80014f0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001502:	4bba      	ldr	r3, [pc, #744]	; (80017ec <MX_GPIO_Init+0x300>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001506:	4ab9      	ldr	r2, [pc, #740]	; (80017ec <MX_GPIO_Init+0x300>)
 8001508:	f043 0310 	orr.w	r3, r3, #16
 800150c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800150e:	4bb7      	ldr	r3, [pc, #732]	; (80017ec <MX_GPIO_Init+0x300>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001512:	f003 0310 	and.w	r3, r3, #16
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800151a:	4bb4      	ldr	r3, [pc, #720]	; (80017ec <MX_GPIO_Init+0x300>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151e:	4ab3      	ldr	r2, [pc, #716]	; (80017ec <MX_GPIO_Init+0x300>)
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001526:	4bb1      	ldr	r3, [pc, #708]	; (80017ec <MX_GPIO_Init+0x300>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001532:	4bae      	ldr	r3, [pc, #696]	; (80017ec <MX_GPIO_Init+0x300>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001536:	4aad      	ldr	r2, [pc, #692]	; (80017ec <MX_GPIO_Init+0x300>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800153e:	4bab      	ldr	r3, [pc, #684]	; (80017ec <MX_GPIO_Init+0x300>)
 8001540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800154a:	4ba8      	ldr	r3, [pc, #672]	; (80017ec <MX_GPIO_Init+0x300>)
 800154c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800154e:	4aa7      	ldr	r2, [pc, #668]	; (80017ec <MX_GPIO_Init+0x300>)
 8001550:	f043 0302 	orr.w	r3, r3, #2
 8001554:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001556:	4ba5      	ldr	r3, [pc, #660]	; (80017ec <MX_GPIO_Init+0x300>)
 8001558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	607b      	str	r3, [r7, #4]
 8001560:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001562:	4ba2      	ldr	r3, [pc, #648]	; (80017ec <MX_GPIO_Init+0x300>)
 8001564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001566:	4aa1      	ldr	r2, [pc, #644]	; (80017ec <MX_GPIO_Init+0x300>)
 8001568:	f043 0308 	orr.w	r3, r3, #8
 800156c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800156e:	4b9f      	ldr	r3, [pc, #636]	; (80017ec <MX_GPIO_Init+0x300>)
 8001570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 800157a:	2200      	movs	r2, #0
 800157c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8001580:	489b      	ldr	r0, [pc, #620]	; (80017f0 <MX_GPIO_Init+0x304>)
 8001582:	f00a f859 	bl	800b638 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	f248 1104 	movw	r1, #33028	; 0x8104
 800158c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001590:	f00a f852 	bl	800b638 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001594:	2200      	movs	r2, #0
 8001596:	f24f 0114 	movw	r1, #61460	; 0xf014
 800159a:	4896      	ldr	r0, [pc, #600]	; (80017f4 <MX_GPIO_Init+0x308>)
 800159c:	f00a f84c 	bl	800b638 <HAL_GPIO_WritePin>
			|SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f241 0181 	movw	r1, #4225	; 0x1081
 80015a6:	4894      	ldr	r0, [pc, #592]	; (80017f8 <MX_GPIO_Init+0x30c>)
 80015a8:	f00a f846 	bl	800b638 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80015ac:	2201      	movs	r2, #1
 80015ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015b2:	4891      	ldr	r0, [pc, #580]	; (80017f8 <MX_GPIO_Init+0x30c>)
 80015b4:	f00a f840 	bl	800b638 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 7110 	mov.w	r1, #576	; 0x240
 80015be:	488f      	ldr	r0, [pc, #572]	; (80017fc <MX_GPIO_Init+0x310>)
 80015c0:	f00a f83a 	bl	800b638 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2120      	movs	r1, #32
 80015c8:	488a      	ldr	r0, [pc, #552]	; (80017f4 <MX_GPIO_Init+0x308>)
 80015ca:	f00a f835 	bl	800b638 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	2101      	movs	r1, #1
 80015d2:	4887      	ldr	r0, [pc, #540]	; (80017f0 <MX_GPIO_Init+0x304>)
 80015d4:	f00a f830 	bl	800b638 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
	GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80015d8:	f240 1315 	movw	r3, #277	; 0x115
 80015dc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	2301      	movs	r3, #1
 80015e0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	2300      	movs	r3, #0
 80015e8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	4619      	mov	r1, r3
 80015f0:	487f      	ldr	r0, [pc, #508]	; (80017f0 <MX_GPIO_Init+0x304>)
 80015f2:	f009 fd6b 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
	GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 80015f6:	236a      	movs	r3, #106	; 0x6a
 80015f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015fa:	4b81      	ldr	r3, [pc, #516]	; (8001800 <MX_GPIO_Init+0x314>)
 80015fc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4619      	mov	r1, r3
 8001608:	4879      	ldr	r0, [pc, #484]	; (80017f0 <MX_GPIO_Init+0x304>)
 800160a:	f009 fd5f 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pin : BUTTON_EXTI13_Pin */
	GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800160e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001612:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001614:	4b7b      	ldr	r3, [pc, #492]	; (8001804 <MX_GPIO_Init+0x318>)
 8001616:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	4619      	mov	r1, r3
 8001622:	4876      	ldr	r0, [pc, #472]	; (80017fc <MX_GPIO_Init+0x310>)
 8001624:	f009 fd52 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
	GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001628:	233f      	movs	r3, #63	; 0x3f
 800162a:	617b      	str	r3, [r7, #20]
			|ARD_A1_Pin|ARD_A0_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800162c:	230b      	movs	r3, #11
 800162e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	4619      	mov	r1, r3
 800163a:	4870      	ldr	r0, [pc, #448]	; (80017fc <MX_GPIO_Init+0x310>)
 800163c:	f009 fd46 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
	GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001640:	2303      	movs	r3, #3
 8001642:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001644:	2302      	movs	r3, #2
 8001646:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001650:	2308      	movs	r3, #8
 8001652:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	4619      	mov	r1, r3
 800165a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800165e:	f009 fd35 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
	GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001662:	f248 1304 	movw	r3, #33028	; 0x8104
 8001666:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001668:	2301      	movs	r3, #1
 800166a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	4619      	mov	r1, r3
 800167a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800167e:	f009 fd25 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pin : ARD_D4_Pin */
	GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001682:	2308      	movs	r3, #8
 8001684:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001686:	2302      	movs	r3, #2
 8001688:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168e:	2300      	movs	r3, #0
 8001690:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001692:	2301      	movs	r3, #1
 8001694:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001696:	f107 0314 	add.w	r3, r7, #20
 800169a:	4619      	mov	r1, r3
 800169c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a0:	f009 fd14 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pin : ARD_D7_Pin */
	GPIO_InitStruct.Pin = ARD_D7_Pin;
 80016a4:	2310      	movs	r3, #16
 80016a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016a8:	230b      	movs	r3, #11
 80016aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ba:	f009 fd07 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
	GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80016be:	23e0      	movs	r3, #224	; 0xe0
 80016c0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c2:	2302      	movs	r3, #2
 80016c4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ca:	2303      	movs	r3, #3
 80016cc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016ce:	2305      	movs	r3, #5
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016dc:	f009 fcf6 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pin : ARD_D3_Pin */
	GPIO_InitStruct.Pin = ARD_D3_Pin;
 80016e0:	2301      	movs	r3, #1
 80016e2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016e4:	4b46      	ldr	r3, [pc, #280]	; (8001800 <MX_GPIO_Init+0x314>)
 80016e6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	4619      	mov	r1, r3
 80016f2:	4840      	ldr	r0, [pc, #256]	; (80017f4 <MX_GPIO_Init+0x308>)
 80016f4:	f009 fcea 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pin : ARD_D6_Pin */
	GPIO_InitStruct.Pin = ARD_D6_Pin;
 80016f8:	2302      	movs	r3, #2
 80016fa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016fc:	230b      	movs	r3, #11
 80016fe:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	4619      	mov	r1, r3
 800170a:	483a      	ldr	r0, [pc, #232]	; (80017f4 <MX_GPIO_Init+0x308>)
 800170c:	f009 fcde 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
	GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001710:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001714:	617b      	str	r3, [r7, #20]
			|SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001716:	2301      	movs	r3, #1
 8001718:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	2300      	movs	r3, #0
 8001720:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	4832      	ldr	r0, [pc, #200]	; (80017f4 <MX_GPIO_Init+0x308>)
 800172a:	f009 fccf 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
	GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800172e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001732:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001734:	2302      	movs	r3, #2
 8001736:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001740:	2306      	movs	r3, #6
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	4619      	mov	r1, r3
 800174a:	4829      	ldr	r0, [pc, #164]	; (80017f0 <MX_GPIO_Init+0x304>)
 800174c:	f009 fcbe 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
	GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001750:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001754:	617b      	str	r3, [r7, #20]
			|QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175e:	2303      	movs	r3, #3
 8001760:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001762:	230a      	movs	r3, #10
 8001764:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001766:	f107 0314 	add.w	r3, r7, #20
 800176a:	4619      	mov	r1, r3
 800176c:	4820      	ldr	r0, [pc, #128]	; (80017f0 <MX_GPIO_Init+0x304>)
 800176e:	f009 fcad 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
	GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001772:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001776:	617b      	str	r3, [r7, #20]
			|PMOD_IRQ_EXTI12_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001778:	4b21      	ldr	r3, [pc, #132]	; (8001800 <MX_GPIO_Init+0x314>)
 800177a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	4619      	mov	r1, r3
 8001786:	481c      	ldr	r0, [pc, #112]	; (80017f8 <MX_GPIO_Init+0x30c>)
 8001788:	f009 fca0 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
	GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800178c:	f243 0381 	movw	r3, #12417	; 0x3081
 8001790:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001792:	2301      	movs	r3, #1
 8001794:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179a:	2300      	movs	r3, #0
 800179c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800179e:	f107 0314 	add.w	r3, r7, #20
 80017a2:	4619      	mov	r1, r3
 80017a4:	4814      	ldr	r0, [pc, #80]	; (80017f8 <MX_GPIO_Init+0x30c>)
 80017a6:	f009 fc91 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
	GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80017aa:	f44f 7310 	mov.w	r3, #576	; 0x240
 80017ae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b0:	2301      	movs	r3, #1
 80017b2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b8:	2300      	movs	r3, #0
 80017ba:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	4619      	mov	r1, r3
 80017c2:	480e      	ldr	r0, [pc, #56]	; (80017fc <MX_GPIO_Init+0x310>)
 80017c4:	f009 fc82 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
	GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80017c8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80017cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <MX_GPIO_Init+0x314>)
 80017d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4619      	mov	r1, r3
 80017dc:	4807      	ldr	r0, [pc, #28]	; (80017fc <MX_GPIO_Init+0x310>)
 80017de:	f009 fc75 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80017e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e8:	2300      	movs	r3, #0
 80017ea:	e00d      	b.n	8001808 <MX_GPIO_Init+0x31c>
 80017ec:	40021000 	.word	0x40021000
 80017f0:	48001000 	.word	0x48001000
 80017f4:	48000400 	.word	0x48000400
 80017f8:	48000c00 	.word	0x48000c00
 80017fc:	48000800 	.word	0x48000800
 8001800:	10110000 	.word	0x10110000
 8001804:	10210000 	.word	0x10210000
 8001808:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001818:	f009 fc58 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
	GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800181c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001820:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182a:	2303      	movs	r3, #3
 800182c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800182e:	230a      	movs	r3, #10
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800183c:	f009 fc46 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
	GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001840:	2302      	movs	r3, #2
 8001842:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001844:	2302      	movs	r3, #2
 8001846:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184c:	2303      	movs	r3, #3
 800184e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001850:	2305      	movs	r3, #5
 8001852:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4619      	mov	r1, r3
 800185a:	481c      	ldr	r0, [pc, #112]	; (80018cc <MX_GPIO_Init+0x3e0>)
 800185c:	f009 fc36 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
	GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001860:	2378      	movs	r3, #120	; 0x78
 8001862:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001864:	2302      	movs	r3, #2
 8001866:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186c:	2303      	movs	r3, #3
 800186e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001870:	2307      	movs	r3, #7
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	4619      	mov	r1, r3
 800187a:	4814      	ldr	r0, [pc, #80]	; (80018cc <MX_GPIO_Init+0x3e0>)
 800187c:	f009 fc26 	bl	800b0cc <HAL_GPIO_Init>

	/*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
	GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001880:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001884:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001886:	2312      	movs	r3, #18
 8001888:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188e:	2303      	movs	r3, #3
 8001890:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001892:	2304      	movs	r3, #4
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	4619      	mov	r1, r3
 800189c:	480c      	ldr	r0, [pc, #48]	; (80018d0 <MX_GPIO_Init+0x3e4>)
 800189e:	f009 fc15 	bl	800b0cc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2105      	movs	r1, #5
 80018a6:	2017      	movs	r0, #23
 80018a8:	f009 fbe6 	bl	800b078 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018ac:	2017      	movs	r0, #23
 80018ae:	f009 fbff 	bl	800b0b0 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80018b2:	2200      	movs	r2, #0
 80018b4:	2105      	movs	r1, #5
 80018b6:	2028      	movs	r0, #40	; 0x28
 80018b8:	f009 fbde 	bl	800b078 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018bc:	2028      	movs	r0, #40	; 0x28
 80018be:	f009 fbf7 	bl	800b0b0 <HAL_NVIC_EnableIRQ>

}
 80018c2:	bf00      	nop
 80018c4:	3728      	adds	r7, #40	; 0x28
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	48000c00 	.word	0x48000c00
 80018d0:	48000400 	.word	0x48000400

080018d4 <startGreenLightTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_startGreenLightTask */
void startGreenLightTask(void const * argument)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		BSP_LED_Toggle(LED2);
 80018dc:	2000      	movs	r0, #0
 80018de:	f000 fc47 	bl	8002170 <BSP_LED_Toggle>
		osDelay(OS_DELAY);
 80018e2:	20fa      	movs	r0, #250	; 0xfa
 80018e4:	f00e f98a 	bl	800fbfc <osDelay>
		BSP_LED_Toggle(LED2);
 80018e8:	e7f8      	b.n	80018dc <startGreenLightTask+0x8>
	...

080018ec <startSerialPrintTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startSerialPrintTask */
void startSerialPrintTask(void const * argument)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startSerialPrintTask */
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 80018f4:	4b14      	ldr	r3, [pc, #80]	; (8001948 <startSerialPrintTask+0x5c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f04f 31ff 	mov.w	r1, #4294967295
 80018fc:	4618      	mov	r0, r3
 80018fe:	f00e f9a9 	bl	800fc54 <osMutexWait>
		//		snprintf(str_hmd,100," HUMIDITY = %d %%\n\r", hmd);
		//		HAL_UART_Transmit(&huart1,( uint8_t * )str_hmd,sizeof(str_hmd),1000);

		//Terminal clear to avoid showing the car twice

		snprintf(str_track,100, "\033[2J");
 8001902:	4a12      	ldr	r2, [pc, #72]	; (800194c <startSerialPrintTask+0x60>)
 8001904:	2164      	movs	r1, #100	; 0x64
 8001906:	4812      	ldr	r0, [pc, #72]	; (8001950 <startSerialPrintTask+0x64>)
 8001908:	f011 fbfe 	bl	8013108 <sniprintf>
		HAL_UART_Transmit(&huart1,( uint8_t * )str_track,sizeof(str_track),100);
 800190c:	2364      	movs	r3, #100	; 0x64
 800190e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001912:	490f      	ldr	r1, [pc, #60]	; (8001950 <startSerialPrintTask+0x64>)
 8001914:	480f      	ldr	r0, [pc, #60]	; (8001954 <startSerialPrintTask+0x68>)
 8001916:	f00d fc6f 	bl	800f1f8 <HAL_UART_Transmit>

		//	  		//Accelerometer

		snprintf(str_acc,100, computeCurrentCarPosition());
 800191a:	f7ff faef 	bl	8000efc <computeCurrentCarPosition>
 800191e:	4603      	mov	r3, r0
 8001920:	461a      	mov	r2, r3
 8001922:	2164      	movs	r1, #100	; 0x64
 8001924:	480c      	ldr	r0, [pc, #48]	; (8001958 <startSerialPrintTask+0x6c>)
 8001926:	f011 fbef 	bl	8013108 <sniprintf>
		HAL_UART_Transmit(&huart1,( uint8_t * )str_acc,sizeof(str_acc),100);
 800192a:	2364      	movs	r3, #100	; 0x64
 800192c:	2264      	movs	r2, #100	; 0x64
 800192e:	490a      	ldr	r1, [pc, #40]	; (8001958 <startSerialPrintTask+0x6c>)
 8001930:	4808      	ldr	r0, [pc, #32]	; (8001954 <startSerialPrintTask+0x68>)
 8001932:	f00d fc61 	bl	800f1f8 <HAL_UART_Transmit>
		//		snprintf(str_prx,100, "Proximity = %d \n\r", sensors.proximity);
		//		HAL_UART_Transmit(&huart1,( uint8_t * )str_prx,sizeof(str_prx),1000);

		//	printf("\n\r");

		osMutexRelease(sensorsMutexHandle);
 8001936:	4b04      	ldr	r3, [pc, #16]	; (8001948 <startSerialPrintTask+0x5c>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f00e f9d8 	bl	800fcf0 <osMutexRelease>

		osDelay(OS_DELAY);
 8001940:	20fa      	movs	r0, #250	; 0xfa
 8001942:	f00e f95b 	bl	800fbfc <osDelay>
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001946:	e7d5      	b.n	80018f4 <startSerialPrintTask+0x8>
 8001948:	20010ccc 	.word	0x20010ccc
 800194c:	080158ec 	.word	0x080158ec
 8001950:	20000acc 	.word	0x20000acc
 8001954:	20010c44 	.word	0x20010c44
 8001958:	20000a68 	.word	0x20000a68

0800195c <startUserButtonTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startUserButtonTask */
void startUserButtonTask(void const * argument)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startUserButtonTask */
	/* Infinite loop */
	for(;;)
	{
		if (isReadingActivated == 0) {
 8001964:	4b18      	ldr	r3, [pc, #96]	; (80019c8 <startUserButtonTask+0x6c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d11b      	bne.n	80019a4 <startUserButtonTask+0x48>

			printf("Press the USER button to start the Grand Prix \n\r");
 800196c:	4817      	ldr	r0, [pc, #92]	; (80019cc <startUserButtonTask+0x70>)
 800196e:	f011 fac3 	bl	8012ef8 <iprintf>
			while(BSP_PB_GetState(BUTTON_USER) == GPIO_PIN_RESET);
 8001972:	bf00      	nop
 8001974:	2000      	movs	r0, #0
 8001976:	f000 fc67 	bl	8002248 <BSP_PB_GetState>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d0f9      	beq.n	8001974 <startUserButtonTask+0x18>
			while(BSP_PB_GetState(BUTTON_USER) == GPIO_PIN_SET);
 8001980:	bf00      	nop
 8001982:	2000      	movs	r0, #0
 8001984:	f000 fc60 	bl	8002248 <BSP_PB_GetState>
 8001988:	4603      	mov	r3, r0
 800198a:	2b01      	cmp	r3, #1
 800198c:	d0f9      	beq.n	8001982 <startUserButtonTask+0x26>
			printf("Button pressed, starting the race! \n\r");
 800198e:	4810      	ldr	r0, [pc, #64]	; (80019d0 <startUserButtonTask+0x74>)
 8001990:	f011 fab2 	bl	8012ef8 <iprintf>
			isReadingActivated = 1;
 8001994:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <startUserButtonTask+0x6c>)
 8001996:	2201      	movs	r2, #1
 8001998:	601a      	str	r2, [r3, #0]
			//osThreadSetPriority(userButtonTaskHandle, osPriorityIdle);
			osDelay(500);
 800199a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800199e:	f00e f92d 	bl	800fbfc <osDelay>
 80019a2:	e7df      	b.n	8001964 <startUserButtonTask+0x8>

		} else {

			if (BSP_PB_GetState(BUTTON_USER) == GPIO_PIN_RESET) { //For detecting a long press
 80019a4:	2000      	movs	r0, #0
 80019a6:	f000 fc4f 	bl	8002248 <BSP_PB_GetState>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d105      	bne.n	80019bc <startUserButtonTask+0x60>

				printf("The race has been paused. \n\r");
 80019b0:	4808      	ldr	r0, [pc, #32]	; (80019d4 <startUserButtonTask+0x78>)
 80019b2:	f011 faa1 	bl	8012ef8 <iprintf>
				isReadingActivated = 0;
 80019b6:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <startUserButtonTask+0x6c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
			}
			osDelay(500);
 80019bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019c0:	f00e f91c 	bl	800fbfc <osDelay>
		if (isReadingActivated == 0) {
 80019c4:	e7ce      	b.n	8001964 <startUserButtonTask+0x8>
 80019c6:	bf00      	nop
 80019c8:	20000eb4 	.word	0x20000eb4
 80019cc:	080158f4 	.word	0x080158f4
 80019d0:	08015928 	.word	0x08015928
 80019d4:	08015950 	.word	0x08015950

080019d8 <startEnvironmentalSensorsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startEnvironmentalSensorsTask */
void startEnvironmentalSensorsTask(void const * argument)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startEnvironmentalSensorsTask */
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <startEnvironmentalSensorsTask+0x54>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f04f 31ff 	mov.w	r1, #4294967295
 80019e8:	4618      	mov	r0, r3
 80019ea:	f00e f933 	bl	800fc54 <osMutexWait>

		//TODO: Access sensors data struct mutual exclusion
		sensors.temperature_value = BSP_TSENSOR_ReadTemp();
 80019ee:	f001 fceb 	bl	80033c8 <BSP_TSENSOR_ReadTemp>
 80019f2:	eef0 7a40 	vmov.f32	s15, s0
 80019f6:	4b0e      	ldr	r3, [pc, #56]	; (8001a30 <startEnvironmentalSensorsTask+0x58>)
 80019f8:	edc3 7a00 	vstr	s15, [r3]

		//TODO: Access sensors data struct in mutual exclusion
		sensors.humidity_value = BSP_HSENSOR_ReadHumidity();
 80019fc:	f001 fa96 	bl	8002f2c <BSP_HSENSOR_ReadHumidity>
 8001a00:	eef0 7a40 	vmov.f32	s15, s0
 8001a04:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <startEnvironmentalSensorsTask+0x58>)
 8001a06:	edc3 7a01 	vstr	s15, [r3, #4]

		//TODO: Access sensors data struct in mutual exclusion
		sensors.pressure_value = BSP_PSENSOR_ReadPressure();
 8001a0a:	f001 fcb3 	bl	8003374 <BSP_PSENSOR_ReadPressure>
 8001a0e:	eef0 7a40 	vmov.f32	s15, s0
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <startEnvironmentalSensorsTask+0x58>)
 8001a14:	edc3 7a02 	vstr	s15, [r3, #8]

		osMutexRelease(sensorsMutexHandle);
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <startEnvironmentalSensorsTask+0x54>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f00e f967 	bl	800fcf0 <osMutexRelease>

		osDelay(OS_DELAY);
 8001a22:	20fa      	movs	r0, #250	; 0xfa
 8001a24:	f00e f8ea 	bl	800fbfc <osDelay>
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001a28:	e7da      	b.n	80019e0 <startEnvironmentalSensorsTask+0x8>
 8001a2a:	bf00      	nop
 8001a2c:	20010ccc 	.word	0x20010ccc
 8001a30:	20010cd4 	.word	0x20010cd4

08001a34 <startGyroscopeTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startGyroscopeTask */
void startGyroscopeTask(void const * argument)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startGyroscopeTask */
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001a3c:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <startGyroscopeTask+0x50>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f04f 31ff 	mov.w	r1, #4294967295
 8001a44:	4618      	mov	r0, r3
 8001a46:	f00e f905 	bl	800fc54 <osMutexWait>

		BSP_MOTION_SENSOR_Axes_t  acc_value = {0, 0, 0};
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]

		BSP_MOTION_SENSOR_GetAxes(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO, &acc_value);
 8001a56:	f107 030c 	add.w	r3, r7, #12
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	2102      	movs	r1, #2
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f001 fb22 	bl	80030a8 <BSP_MOTION_SENSOR_GetAxes>

		sensors.accelerometer_value = acc_value;
 8001a64:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <startGyroscopeTask+0x54>)
 8001a66:	330c      	adds	r3, #12
 8001a68:	f107 020c 	add.w	r2, r7, #12
 8001a6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		osMutexRelease(sensorsMutexHandle);
 8001a72:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <startGyroscopeTask+0x50>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f00e f93a 	bl	800fcf0 <osMutexRelease>

		osDelay(OS_DELAY);
 8001a7c:	20fa      	movs	r0, #250	; 0xfa
 8001a7e:	f00e f8bd 	bl	800fbfc <osDelay>
	{
 8001a82:	e7db      	b.n	8001a3c <startGyroscopeTask+0x8>
 8001a84:	20010ccc 	.word	0x20010ccc
 8001a88:	20010cd4 	.word	0x20010cd4

08001a8c <startProximitySensorTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startProximitySensorTask */
void startProximitySensorTask(void const * argument)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startProximitySensorTask */

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <startProximitySensorTask+0x3c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f04f 31ff 	mov.w	r1, #4294967295
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f00e f8d9 	bl	800fc54 <osMutexWait>

		uint16_t proximity_value = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	81fb      	strh	r3, [r7, #14]

		proximity_value = VL53L0X_PROXIMITY_GetDistance();
 8001aa6:	f009 f8d3 	bl	800ac50 <VL53L0X_PROXIMITY_GetDistance>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	81fb      	strh	r3, [r7, #14]

		sensors.proximity = proximity_value;
 8001aae:	4a07      	ldr	r2, [pc, #28]	; (8001acc <startProximitySensorTask+0x40>)
 8001ab0:	89fb      	ldrh	r3, [r7, #14]
 8001ab2:	8313      	strh	r3, [r2, #24]

		osMutexRelease(sensorsMutexHandle);
 8001ab4:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <startProximitySensorTask+0x3c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f00e f919 	bl	800fcf0 <osMutexRelease>

		osDelay(OS_DELAY);
 8001abe:	20fa      	movs	r0, #250	; 0xfa
 8001ac0:	f00e f89c 	bl	800fbfc <osDelay>
	{
 8001ac4:	e7e6      	b.n	8001a94 <startProximitySensorTask+0x8>
 8001ac6:	bf00      	nop
 8001ac8:	20010ccc 	.word	0x20010ccc
 8001acc:	20010cd4 	.word	0x20010cd4

08001ad0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d101      	bne.n	8001ae6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001ae2:	f009 f9cd 	bl	800ae80 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40001000 	.word	0x40001000

08001af4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af8:	b672      	cpsid	i
}
 8001afa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001afc:	e7fe      	b.n	8001afc <Error_Handler+0x8>
	...

08001b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <HAL_MspInit+0x4c>)
 8001b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0a:	4a10      	ldr	r2, [pc, #64]	; (8001b4c <HAL_MspInit+0x4c>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6613      	str	r3, [r2, #96]	; 0x60
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <HAL_MspInit+0x4c>)
 8001b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_MspInit+0x4c>)
 8001b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b22:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <HAL_MspInit+0x4c>)
 8001b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b28:	6593      	str	r3, [r2, #88]	; 0x58
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <HAL_MspInit+0x4c>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	210f      	movs	r1, #15
 8001b3a:	f06f 0001 	mvn.w	r0, #1
 8001b3e:	f009 fa9b 	bl	800b078 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000

08001b50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b0ac      	sub	sp, #176	; 0xb0
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	2288      	movs	r2, #136	; 0x88
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	f010 fcf4 	bl	801255e <memset>
  if(hi2c->Instance==I2C2)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a21      	ldr	r2, [pc, #132]	; (8001c00 <HAL_I2C_MspInit+0xb0>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d13b      	bne.n	8001bf8 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001b80:	2380      	movs	r3, #128	; 0x80
 8001b82:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f00b fc4b 	bl	800d428 <HAL_RCCEx_PeriphCLKConfig>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b98:	f7ff ffac 	bl	8001af4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9c:	4b19      	ldr	r3, [pc, #100]	; (8001c04 <HAL_I2C_MspInit+0xb4>)
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba0:	4a18      	ldr	r2, [pc, #96]	; (8001c04 <HAL_I2C_MspInit+0xb4>)
 8001ba2:	f043 0302 	orr.w	r3, r3, #2
 8001ba6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ba8:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <HAL_I2C_MspInit+0xb4>)
 8001baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	613b      	str	r3, [r7, #16]
 8001bb2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001bb4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bbc:	2312      	movs	r3, #18
 8001bbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bce:	2304      	movs	r3, #4
 8001bd0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480b      	ldr	r0, [pc, #44]	; (8001c08 <HAL_I2C_MspInit+0xb8>)
 8001bdc:	f009 fa76 	bl	800b0cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001be0:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <HAL_I2C_MspInit+0xb4>)
 8001be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be4:	4a07      	ldr	r2, [pc, #28]	; (8001c04 <HAL_I2C_MspInit+0xb4>)
 8001be6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bea:	6593      	str	r3, [r2, #88]	; 0x58
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <HAL_I2C_MspInit+0xb4>)
 8001bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001bf8:	bf00      	nop
 8001bfa:	37b0      	adds	r7, #176	; 0xb0
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40005800 	.word	0x40005800
 8001c04:	40021000 	.word	0x40021000
 8001c08:	48000400 	.word	0x48000400

08001c0c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a0b      	ldr	r2, [pc, #44]	; (8001c48 <HAL_I2C_MspDeInit+0x3c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d10f      	bne.n	8001c3e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <HAL_I2C_MspDeInit+0x40>)
 8001c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c22:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <HAL_I2C_MspDeInit+0x40>)
 8001c24:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001c28:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001c2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c2e:	4808      	ldr	r0, [pc, #32]	; (8001c50 <HAL_I2C_MspDeInit+0x44>)
 8001c30:	f009 fbf6 	bl	800b420 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001c34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c38:	4805      	ldr	r0, [pc, #20]	; (8001c50 <HAL_I2C_MspDeInit+0x44>)
 8001c3a:	f009 fbf1 	bl	800b420 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40005800 	.word	0x40005800
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	48000400 	.word	0x48000400

08001c54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	; 0x28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <HAL_SPI_MspInit+0x7c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d128      	bne.n	8001cc8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c76:	4b17      	ldr	r3, [pc, #92]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7a:	4a16      	ldr	r2, [pc, #88]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c80:	6593      	str	r3, [r2, #88]	; 0x58
 8001c82:	4b14      	ldr	r3, [pc, #80]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c92:	4a10      	ldr	r2, [pc, #64]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c94:	f043 0304 	orr.w	r3, r3, #4
 8001c98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001ca6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	2302      	movs	r3, #2
 8001cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cb8:	2306      	movs	r3, #6
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <HAL_SPI_MspInit+0x84>)
 8001cc4:	f009 fa02 	bl	800b0cc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001cc8:	bf00      	nop
 8001cca:	3728      	adds	r7, #40	; 0x28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40003c00 	.word	0x40003c00
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	48000800 	.word	0x48000800

08001cdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b0ae      	sub	sp, #184	; 0xb8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
 8001cf2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cf4:	f107 031c 	add.w	r3, r7, #28
 8001cf8:	2288      	movs	r2, #136	; 0x88
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f010 fc2e 	bl	801255e <memset>
  if(huart->Instance==USART1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a42      	ldr	r2, [pc, #264]	; (8001e10 <HAL_UART_MspInit+0x134>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d13b      	bne.n	8001d84 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d10:	2300      	movs	r3, #0
 8001d12:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f00b fb85 	bl	800d428 <HAL_RCCEx_PeriphCLKConfig>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d24:	f7ff fee6 	bl	8001af4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d28:	4b3a      	ldr	r3, [pc, #232]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d2c:	4a39      	ldr	r2, [pc, #228]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d32:	6613      	str	r3, [r2, #96]	; 0x60
 8001d34:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d3c:	61bb      	str	r3, [r7, #24]
 8001d3e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d40:	4b34      	ldr	r3, [pc, #208]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d44:	4a33      	ldr	r2, [pc, #204]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d46:	f043 0302 	orr.w	r3, r3, #2
 8001d4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d4c:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001d58:	23c0      	movs	r3, #192	; 0xc0
 8001d5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d70:	2307      	movs	r3, #7
 8001d72:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d76:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4826      	ldr	r0, [pc, #152]	; (8001e18 <HAL_UART_MspInit+0x13c>)
 8001d7e:	f009 f9a5 	bl	800b0cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d82:	e040      	b.n	8001e06 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a24      	ldr	r2, [pc, #144]	; (8001e1c <HAL_UART_MspInit+0x140>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d13b      	bne.n	8001e06 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d8e:	2304      	movs	r3, #4
 8001d90:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d92:	2300      	movs	r3, #0
 8001d94:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d96:	f107 031c 	add.w	r3, r7, #28
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f00b fb44 	bl	800d428 <HAL_RCCEx_PeriphCLKConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001da6:	f7ff fea5 	bl	8001af4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001daa:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dae:	4a19      	ldr	r2, [pc, #100]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001db0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db4:	6593      	str	r3, [r2, #88]	; 0x58
 8001db6:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc6:	4a13      	ldr	r2, [pc, #76]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dc8:	f043 0308 	orr.w	r3, r3, #8
 8001dcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001dda:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dde:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dee:	2303      	movs	r3, #3
 8001df0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001df4:	2307      	movs	r3, #7
 8001df6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dfa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4807      	ldr	r0, [pc, #28]	; (8001e20 <HAL_UART_MspInit+0x144>)
 8001e02:	f009 f963 	bl	800b0cc <HAL_GPIO_Init>
}
 8001e06:	bf00      	nop
 8001e08:	37b8      	adds	r7, #184	; 0xb8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40013800 	.word	0x40013800
 8001e14:	40021000 	.word	0x40021000
 8001e18:	48000400 	.word	0x48000400
 8001e1c:	40004800 	.word	0x40004800
 8001e20:	48000c00 	.word	0x48000c00

08001e24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08c      	sub	sp, #48	; 0x30
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001e34:	2200      	movs	r2, #0
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	2036      	movs	r0, #54	; 0x36
 8001e3a:	f009 f91d 	bl	800b078 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e3e:	2036      	movs	r0, #54	; 0x36
 8001e40:	f009 f936 	bl	800b0b0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e44:	4b1e      	ldr	r3, [pc, #120]	; (8001ec0 <HAL_InitTick+0x9c>)
 8001e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e48:	4a1d      	ldr	r2, [pc, #116]	; (8001ec0 <HAL_InitTick+0x9c>)
 8001e4a:	f043 0310 	orr.w	r3, r3, #16
 8001e4e:	6593      	str	r3, [r2, #88]	; 0x58
 8001e50:	4b1b      	ldr	r3, [pc, #108]	; (8001ec0 <HAL_InitTick+0x9c>)
 8001e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e54:	f003 0310 	and.w	r3, r3, #16
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e5c:	f107 0210 	add.w	r2, r7, #16
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	4611      	mov	r1, r2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f00b fa4c 	bl	800d304 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e6c:	f00b fa1e 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 8001e70:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e74:	4a13      	ldr	r2, [pc, #76]	; (8001ec4 <HAL_InitTick+0xa0>)
 8001e76:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7a:	0c9b      	lsrs	r3, r3, #18
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e80:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_InitTick+0xa4>)
 8001e82:	4a12      	ldr	r2, [pc, #72]	; (8001ecc <HAL_InitTick+0xa8>)
 8001e84:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e86:	4b10      	ldr	r3, [pc, #64]	; (8001ec8 <HAL_InitTick+0xa4>)
 8001e88:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e8c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e8e:	4a0e      	ldr	r2, [pc, #56]	; (8001ec8 <HAL_InitTick+0xa4>)
 8001e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e92:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e94:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <HAL_InitTick+0xa4>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <HAL_InitTick+0xa4>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001ea0:	4809      	ldr	r0, [pc, #36]	; (8001ec8 <HAL_InitTick+0xa4>)
 8001ea2:	f00c fe8a 	bl	800ebba <HAL_TIM_Base_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d104      	bne.n	8001eb6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001eac:	4806      	ldr	r0, [pc, #24]	; (8001ec8 <HAL_InitTick+0xa4>)
 8001eae:	f00c fee5 	bl	800ec7c <HAL_TIM_Base_Start_IT>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	e000      	b.n	8001eb8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3730      	adds	r7, #48	; 0x30
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	431bde83 	.word	0x431bde83
 8001ec8:	20010cf0 	.word	0x20010cf0
 8001ecc:	40001000 	.word	0x40001000

08001ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <NMI_Handler+0x4>

08001ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eda:	e7fe      	b.n	8001eda <HardFault_Handler+0x4>

08001edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee0:	e7fe      	b.n	8001ee0 <MemManage_Handler+0x4>

08001ee2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee6:	e7fe      	b.n	8001ee6 <BusFault_Handler+0x4>

08001ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <UsageFault_Handler+0x4>

08001eee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001f00:	2020      	movs	r0, #32
 8001f02:	f009 fbcb 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001f06:	2040      	movs	r0, #64	; 0x40
 8001f08:	f009 fbc8 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D11_Pin);
 8001f0c:	2080      	movs	r0, #128	; 0x80
 8001f0e:	f009 fbc5 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ISM43362_RST_Pin);
 8001f12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f16:	f009 fbc1 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(QUADSPI_CLK_Pin);
 8001f22:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001f26:	f009 fbb9 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUADSPI_NCS_Pin);
 8001f2a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f2e:	f009 fbb5 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001f32:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f36:	f009 fbb1 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUAD_SPI_BK1_IO2_Pin);
 8001f3a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001f3e:	f009 fbad 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUAD_SPI_BK1_IO3_Pin);
 8001f42:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f46:	f009 fba9 	bl	800b69c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f54:	4802      	ldr	r0, [pc, #8]	; (8001f60 <TIM6_DAC_IRQHandler+0x10>)
 8001f56:	f00c ff01 	bl	800ed5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20010cf0 	.word	0x20010cf0

08001f64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
	return 1;
 8001f68:	2301      	movs	r3, #1
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <_kill>:

int _kill(int pid, int sig)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f7e:	f010 f9bd 	bl	80122fc <__errno>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2216      	movs	r2, #22
 8001f86:	601a      	str	r2, [r3, #0]
	return -1;
 8001f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <_exit>:

void _exit (int status)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff ffe7 	bl	8001f74 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fa6:	e7fe      	b.n	8001fa6 <_exit+0x12>

08001fa8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	e00a      	b.n	8001fd0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fba:	f3af 8000 	nop.w
 8001fbe:	4601      	mov	r1, r0
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	60ba      	str	r2, [r7, #8]
 8001fc6:	b2ca      	uxtb	r2, r1
 8001fc8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	697a      	ldr	r2, [r7, #20]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	dbf0      	blt.n	8001fba <_read+0x12>
	}

return len;
 8001fd8:	687b      	ldr	r3, [r7, #4]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
	return -1;
 8001fea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800200a:	605a      	str	r2, [r3, #4]
	return 0;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <_isatty>:

int _isatty(int file)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
	return 1;
 8002022:	2301      	movs	r3, #1
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
	return 0;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
	...

0800204c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002054:	4a14      	ldr	r2, [pc, #80]	; (80020a8 <_sbrk+0x5c>)
 8002056:	4b15      	ldr	r3, [pc, #84]	; (80020ac <_sbrk+0x60>)
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002060:	4b13      	ldr	r3, [pc, #76]	; (80020b0 <_sbrk+0x64>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d102      	bne.n	800206e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002068:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <_sbrk+0x64>)
 800206a:	4a12      	ldr	r2, [pc, #72]	; (80020b4 <_sbrk+0x68>)
 800206c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800206e:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <_sbrk+0x64>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4413      	add	r3, r2
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	429a      	cmp	r2, r3
 800207a:	d207      	bcs.n	800208c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800207c:	f010 f93e 	bl	80122fc <__errno>
 8002080:	4603      	mov	r3, r0
 8002082:	220c      	movs	r2, #12
 8002084:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
 800208a:	e009      	b.n	80020a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800208c:	4b08      	ldr	r3, [pc, #32]	; (80020b0 <_sbrk+0x64>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002092:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <_sbrk+0x64>)
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4413      	add	r3, r2
 800209a:	4a05      	ldr	r2, [pc, #20]	; (80020b0 <_sbrk+0x64>)
 800209c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800209e:	68fb      	ldr	r3, [r7, #12]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20018000 	.word	0x20018000
 80020ac:	00000400 	.word	0x00000400
 80020b0:	20000eb8 	.word	0x20000eb8
 80020b4:	20010e60 	.word	0x20010e60

080020b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020bc:	4b15      	ldr	r3, [pc, #84]	; (8002114 <SystemInit+0x5c>)
 80020be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020c2:	4a14      	ldr	r2, [pc, #80]	; (8002114 <SystemInit+0x5c>)
 80020c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <SystemInit+0x60>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a11      	ldr	r2, [pc, #68]	; (8002118 <SystemInit+0x60>)
 80020d2:	f043 0301 	orr.w	r3, r3, #1
 80020d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80020d8:	4b0f      	ldr	r3, [pc, #60]	; (8002118 <SystemInit+0x60>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80020de:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <SystemInit+0x60>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <SystemInit+0x60>)
 80020e4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80020e8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80020ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <SystemInit+0x60>)
 80020f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020f4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80020f6:	4b08      	ldr	r3, [pc, #32]	; (8002118 <SystemInit+0x60>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a07      	ldr	r2, [pc, #28]	; (8002118 <SystemInit+0x60>)
 80020fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002100:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002102:	4b05      	ldr	r3, [pc, #20]	; (8002118 <SystemInit+0x60>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000ed00 	.word	0xe000ed00
 8002118:	40021000 	.word	0x40021000

0800211c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800211c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002154 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002120:	f7ff ffca 	bl	80020b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002124:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002126:	e003      	b.n	8002130 <LoopCopyDataInit>

08002128 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800212a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800212c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800212e:	3104      	adds	r1, #4

08002130 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002130:	480a      	ldr	r0, [pc, #40]	; (800215c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002134:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002136:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002138:	d3f6      	bcc.n	8002128 <CopyDataInit>
	ldr	r2, =_sbss
 800213a:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <LoopForever+0x12>)
	b	LoopFillZerobss
 800213c:	e002      	b.n	8002144 <LoopFillZerobss>

0800213e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800213e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002140:	f842 3b04 	str.w	r3, [r2], #4

08002144 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <LoopForever+0x16>)
	cmp	r2, r3
 8002146:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002148:	d3f9      	bcc.n	800213e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800214a:	f010 f9d3 	bl	80124f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800214e:	f7fe ffad 	bl	80010ac <main>

08002152 <LoopForever>:

LoopForever:
    b LoopForever
 8002152:	e7fe      	b.n	8002152 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002154:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002158:	0801648c 	.word	0x0801648c
	ldr	r0, =_sdata
 800215c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002160:	20000788 	.word	0x20000788
	ldr	r2, =_sbss
 8002164:	20000788 	.word	0x20000788
	ldr	r3, = _ebss
 8002168:	20010e60 	.word	0x20010e60

0800216c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800216c:	e7fe      	b.n	800216c <ADC1_2_IRQHandler>
	...

08002170 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	4a06      	ldr	r2, [pc, #24]	; (8002198 <BSP_LED_Toggle+0x28>)
 800217e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002182:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002186:	b292      	uxth	r2, r2
 8002188:	4611      	mov	r1, r2
 800218a:	4618      	mov	r0, r3
 800218c:	f009 fa6c 	bl	800b668 <HAL_GPIO_TogglePin>
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	200000ac 	.word	0x200000ac

0800219c <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line 
  *                                              with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	460a      	mov	r2, r1
 80021a6:	71fb      	strb	r3, [r7, #7]
 80021a8:	4613      	mov	r3, r2
 80021aa:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80021ac:	4b23      	ldr	r3, [pc, #140]	; (800223c <BSP_PB_Init+0xa0>)
 80021ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b0:	4a22      	ldr	r2, [pc, #136]	; (800223c <BSP_PB_Init+0xa0>)
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021b8:	4b20      	ldr	r3, [pc, #128]	; (800223c <BSP_PB_Init+0xa0>)
 80021ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80021c4:	79bb      	ldrb	r3, [r7, #6]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d112      	bne.n	80021f0 <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80021ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021ce:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80021d0:	2300      	movs	r3, #0
 80021d2:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 80021d4:	2301      	movs	r3, #1
 80021d6:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80021d8:	2302      	movs	r3, #2
 80021da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80021dc:	79fb      	ldrb	r3, [r7, #7]
 80021de:	4a18      	ldr	r2, [pc, #96]	; (8002240 <BSP_PB_Init+0xa4>)
 80021e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e4:	f107 020c 	add.w	r2, r7, #12
 80021e8:	4611      	mov	r1, r2
 80021ea:	4618      	mov	r0, r3
 80021ec:	f008 ff6e 	bl	800b0cc <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80021f0:	79bb      	ldrb	r3, [r7, #6]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d11e      	bne.n	8002234 <BSP_PB_Init+0x98>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80021f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021fa:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 80021fc:	2301      	movs	r3, #1
 80021fe:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002204:	4b0f      	ldr	r3, [pc, #60]	; (8002244 <BSP_PB_Init+0xa8>)
 8002206:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	4a0d      	ldr	r2, [pc, #52]	; (8002240 <BSP_PB_Init+0xa4>)
 800220c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002210:	f107 020c 	add.w	r2, r7, #12
 8002214:	4611      	mov	r1, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f008 ff58 	bl	800b0cc <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800221c:	2328      	movs	r3, #40	; 0x28
 800221e:	b25b      	sxtb	r3, r3
 8002220:	2200      	movs	r2, #0
 8002222:	210f      	movs	r1, #15
 8002224:	4618      	mov	r0, r3
 8002226:	f008 ff27 	bl	800b078 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800222a:	2328      	movs	r3, #40	; 0x28
 800222c:	b25b      	sxtb	r3, r3
 800222e:	4618      	mov	r0, r3
 8002230:	f008 ff3e 	bl	800b0b0 <HAL_NVIC_EnableIRQ>
  }
}
 8002234:	bf00      	nop
 8002236:	3720      	adds	r7, #32
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40021000 	.word	0x40021000
 8002240:	200000b0 	.word	0x200000b0
 8002244:	10110000 	.word	0x10110000

08002248 <BSP_PB_GetState>:
  *                 This parameter can be one of the following values:
  *                   @arg  BUTTON_USER  User Push Button 
  * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	4a06      	ldr	r2, [pc, #24]	; (8002270 <BSP_PB_GetState+0x28>)
 8002256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800225a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800225e:	4611      	mov	r1, r2
 8002260:	4618      	mov	r0, r3
 8002262:	f009 f9d1 	bl	800b608 <HAL_GPIO_ReadPin>
 8002266:	4603      	mov	r3, r0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200000b0 	.word	0x200000b0

08002274 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08a      	sub	sp, #40	; 0x28
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800227c:	4b27      	ldr	r3, [pc, #156]	; (800231c <I2Cx_MspInit+0xa8>)
 800227e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002280:	4a26      	ldr	r2, [pc, #152]	; (800231c <I2Cx_MspInit+0xa8>)
 8002282:	f043 0302 	orr.w	r3, r3, #2
 8002286:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002288:	4b24      	ldr	r3, [pc, #144]	; (800231c <I2Cx_MspInit+0xa8>)
 800228a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	613b      	str	r3, [r7, #16]
 8002292:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002294:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002298:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800229a:	2312      	movs	r3, #18
 800229c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800229e:	2301      	movs	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a2:	2303      	movs	r3, #3
 80022a4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80022a6:	2304      	movs	r3, #4
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80022aa:	f107 0314 	add.w	r3, r7, #20
 80022ae:	4619      	mov	r1, r3
 80022b0:	481b      	ldr	r0, [pc, #108]	; (8002320 <I2Cx_MspInit+0xac>)
 80022b2:	f008 ff0b 	bl	800b0cc <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	4818      	ldr	r0, [pc, #96]	; (8002320 <I2Cx_MspInit+0xac>)
 80022be:	f008 ff05 	bl	800b0cc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80022c2:	4b16      	ldr	r3, [pc, #88]	; (800231c <I2Cx_MspInit+0xa8>)
 80022c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c6:	4a15      	ldr	r2, [pc, #84]	; (800231c <I2Cx_MspInit+0xa8>)
 80022c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022cc:	6593      	str	r3, [r2, #88]	; 0x58
 80022ce:	4b13      	ldr	r3, [pc, #76]	; (800231c <I2Cx_MspInit+0xa8>)
 80022d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80022da:	4b10      	ldr	r3, [pc, #64]	; (800231c <I2Cx_MspInit+0xa8>)
 80022dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022de:	4a0f      	ldr	r2, [pc, #60]	; (800231c <I2Cx_MspInit+0xa8>)
 80022e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022e4:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80022e6:	4b0d      	ldr	r3, [pc, #52]	; (800231c <I2Cx_MspInit+0xa8>)
 80022e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ea:	4a0c      	ldr	r2, [pc, #48]	; (800231c <I2Cx_MspInit+0xa8>)
 80022ec:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80022f0:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	210f      	movs	r1, #15
 80022f6:	2021      	movs	r0, #33	; 0x21
 80022f8:	f008 febe 	bl	800b078 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80022fc:	2021      	movs	r0, #33	; 0x21
 80022fe:	f008 fed7 	bl	800b0b0 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	210f      	movs	r1, #15
 8002306:	2022      	movs	r0, #34	; 0x22
 8002308:	f008 feb6 	bl	800b078 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800230c:	2022      	movs	r0, #34	; 0x22
 800230e:	f008 fecf 	bl	800b0b0 <HAL_NVIC_EnableIRQ>
}
 8002312:	bf00      	nop
 8002314:	3728      	adds	r7, #40	; 0x28
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40021000 	.word	0x40021000
 8002320:	48000400 	.word	0x48000400

08002324 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a12      	ldr	r2, [pc, #72]	; (8002378 <I2Cx_Init+0x54>)
 8002330:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a11      	ldr	r2, [pc, #68]	; (800237c <I2Cx_Init+0x58>)
 8002336:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ff89 	bl	8002274 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f009 f9bd 	bl	800b6e2 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002368:	2100      	movs	r1, #0
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f00a f932 	bl	800c5d4 <HAL_I2CEx_ConfigAnalogFilter>
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40005800 	.word	0x40005800
 800237c:	00702681 	.word	0x00702681

08002380 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	; 0x28
 8002384:	af04      	add	r7, sp, #16
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	4608      	mov	r0, r1
 800238a:	4611      	mov	r1, r2
 800238c:	461a      	mov	r2, r3
 800238e:	4603      	mov	r3, r0
 8002390:	72fb      	strb	r3, [r7, #11]
 8002392:	460b      	mov	r3, r1
 8002394:	813b      	strh	r3, [r7, #8]
 8002396:	4613      	mov	r3, r2
 8002398:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800239e:	7afb      	ldrb	r3, [r7, #11]
 80023a0:	b299      	uxth	r1, r3
 80023a2:	88f8      	ldrh	r0, [r7, #6]
 80023a4:	893a      	ldrh	r2, [r7, #8]
 80023a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023aa:	9302      	str	r3, [sp, #8]
 80023ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80023ae:	9301      	str	r3, [sp, #4]
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	4603      	mov	r3, r0
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f009 fd50 	bl	800be5c <HAL_I2C_Mem_Read>
 80023bc:	4603      	mov	r3, r0
 80023be:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d004      	beq.n	80023d0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80023c6:	7afb      	ldrb	r3, [r7, #11]
 80023c8:	4619      	mov	r1, r3
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f000 f832 	bl	8002434 <I2Cx_Error>
  }
  return status;
 80023d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3718      	adds	r7, #24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b08a      	sub	sp, #40	; 0x28
 80023de:	af04      	add	r7, sp, #16
 80023e0:	60f8      	str	r0, [r7, #12]
 80023e2:	4608      	mov	r0, r1
 80023e4:	4611      	mov	r1, r2
 80023e6:	461a      	mov	r2, r3
 80023e8:	4603      	mov	r3, r0
 80023ea:	72fb      	strb	r3, [r7, #11]
 80023ec:	460b      	mov	r3, r1
 80023ee:	813b      	strh	r3, [r7, #8]
 80023f0:	4613      	mov	r3, r2
 80023f2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80023f4:	2300      	movs	r3, #0
 80023f6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80023f8:	7afb      	ldrb	r3, [r7, #11]
 80023fa:	b299      	uxth	r1, r3
 80023fc:	88f8      	ldrh	r0, [r7, #6]
 80023fe:	893a      	ldrh	r2, [r7, #8]
 8002400:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002404:	9302      	str	r3, [sp, #8]
 8002406:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002408:	9301      	str	r3, [sp, #4]
 800240a:	6a3b      	ldr	r3, [r7, #32]
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	4603      	mov	r3, r0
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f009 fc0f 	bl	800bc34 <HAL_I2C_Mem_Write>
 8002416:	4603      	mov	r3, r0
 8002418:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800241a:	7dfb      	ldrb	r3, [r7, #23]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d004      	beq.n	800242a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002420:	7afb      	ldrb	r3, [r7, #11]
 8002422:	4619      	mov	r1, r3
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 f805 	bl	8002434 <I2Cx_Error>
  }
  return status;
 800242a:	7dfb      	ldrb	r3, [r7, #23]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f009 f9dd 	bl	800b800 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff ff6c 	bl	8002324 <I2Cx_Init>
}
 800244c:	bf00      	nop
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002458:	4802      	ldr	r0, [pc, #8]	; (8002464 <SENSOR_IO_Init+0x10>)
 800245a:	f7ff ff63 	bl	8002324 <I2Cx_Init>
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20010dc0 	.word	0x20010dc0

08002468 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af02      	add	r7, sp, #8
 800246e:	4603      	mov	r3, r0
 8002470:	71fb      	strb	r3, [r7, #7]
 8002472:	460b      	mov	r3, r1
 8002474:	71bb      	strb	r3, [r7, #6]
 8002476:	4613      	mov	r3, r2
 8002478:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800247a:	79bb      	ldrb	r3, [r7, #6]
 800247c:	b29a      	uxth	r2, r3
 800247e:	79f9      	ldrb	r1, [r7, #7]
 8002480:	2301      	movs	r3, #1
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	1d7b      	adds	r3, r7, #5
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	2301      	movs	r3, #1
 800248a:	4803      	ldr	r0, [pc, #12]	; (8002498 <SENSOR_IO_Write+0x30>)
 800248c:	f7ff ffa5 	bl	80023da <I2Cx_WriteMultiple>
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20010dc0 	.word	0x20010dc0

0800249c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af02      	add	r7, sp, #8
 80024a2:	4603      	mov	r3, r0
 80024a4:	460a      	mov	r2, r1
 80024a6:	71fb      	strb	r3, [r7, #7]
 80024a8:	4613      	mov	r3, r2
 80024aa:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80024b0:	79bb      	ldrb	r3, [r7, #6]
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	79f9      	ldrb	r1, [r7, #7]
 80024b6:	2301      	movs	r3, #1
 80024b8:	9301      	str	r3, [sp, #4]
 80024ba:	f107 030f 	add.w	r3, r7, #15
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	2301      	movs	r3, #1
 80024c2:	4804      	ldr	r0, [pc, #16]	; (80024d4 <SENSOR_IO_Read+0x38>)
 80024c4:	f7ff ff5c 	bl	8002380 <I2Cx_ReadMultiple>

  return read_value;
 80024c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20010dc0 	.word	0x20010dc0

080024d8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af02      	add	r7, sp, #8
 80024de:	603a      	str	r2, [r7, #0]
 80024e0:	461a      	mov	r2, r3
 80024e2:	4603      	mov	r3, r0
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	460b      	mov	r3, r1
 80024e8:	71bb      	strb	r3, [r7, #6]
 80024ea:	4613      	mov	r3, r2
 80024ec:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80024ee:	79bb      	ldrb	r3, [r7, #6]
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	79f9      	ldrb	r1, [r7, #7]
 80024f4:	88bb      	ldrh	r3, [r7, #4]
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	2301      	movs	r3, #1
 80024fe:	4804      	ldr	r0, [pc, #16]	; (8002510 <SENSOR_IO_ReadMultiple+0x38>)
 8002500:	f7ff ff3e 	bl	8002380 <I2Cx_ReadMultiple>
 8002504:	4603      	mov	r3, r0
 8002506:	b29b      	uxth	r3, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20010dc0 	.word	0x20010dc0

08002514 <BSP_I2C2_Init>:
/**
  * @brief  Initialize BSP I2C2.
  * @retval BSP status.
  */
int32_t BSP_I2C2_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 800251a:	2300      	movs	r3, #0
 800251c:	607b      	str	r3, [r7, #4]

  hbus_i2c2.Instance = BUS_I2C2;
 800251e:	4b19      	ldr	r3, [pc, #100]	; (8002584 <BSP_I2C2_Init+0x70>)
 8002520:	4a19      	ldr	r2, [pc, #100]	; (8002588 <BSP_I2C2_Init+0x74>)
 8002522:	601a      	str	r2, [r3, #0]

  if (I2c2InitCounter == 0U)
 8002524:	4b19      	ldr	r3, [pc, #100]	; (800258c <BSP_I2C2_Init+0x78>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d11b      	bne.n	8002564 <BSP_I2C2_Init+0x50>
  {
    if (HAL_I2C_GetState(&hbus_i2c2) == HAL_I2C_STATE_RESET)
 800252c:	4815      	ldr	r0, [pc, #84]	; (8002584 <BSP_I2C2_Init+0x70>)
 800252e:	f009 fdaf 	bl	800c090 <HAL_I2C_GetState>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d115      	bne.n	8002564 <BSP_I2C2_Init+0x50>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C1 Msp */
      I2C2_MspInit(&hbus_i2c2);
 8002538:	4812      	ldr	r0, [pc, #72]	; (8002584 <BSP_I2C2_Init+0x70>)
 800253a:	f000 f8b3 	bl	80026a4 <I2C2_MspInit>

      if (MX_I2C2_Init(&hbus_i2c2, I2C_GetTiming(HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2C2), BUS_I2C2_FREQUENCY)) != HAL_OK)
 800253e:	2080      	movs	r0, #128	; 0x80
 8002540:	f00b fa5c 	bl	800d9fc <HAL_RCCEx_GetPeriphCLKFreq>
 8002544:	4603      	mov	r3, r0
 8002546:	4912      	ldr	r1, [pc, #72]	; (8002590 <BSP_I2C2_Init+0x7c>)
 8002548:	4618      	mov	r0, r3
 800254a:	f000 f9c7 	bl	80028dc <I2C_GetTiming>
 800254e:	4603      	mov	r3, r0
 8002550:	4619      	mov	r1, r3
 8002552:	480c      	ldr	r0, [pc, #48]	; (8002584 <BSP_I2C2_Init+0x70>)
 8002554:	f000 f876 	bl	8002644 <MX_I2C2_Init>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d002      	beq.n	8002564 <BSP_I2C2_Init+0x50>
      {
        status = BSP_ERROR_BUS_FAILURE;
 800255e:	f06f 0307 	mvn.w	r3, #7
 8002562:	607b      	str	r3, [r7, #4]
        }
      }
#endif
    }
  }
  if (I2c2InitCounter < 0xFFFFFFFFU)
 8002564:	4b09      	ldr	r3, [pc, #36]	; (800258c <BSP_I2C2_Init+0x78>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256c:	d004      	beq.n	8002578 <BSP_I2C2_Init+0x64>
  {
    I2c2InitCounter++;
 800256e:	4b07      	ldr	r3, [pc, #28]	; (800258c <BSP_I2C2_Init+0x78>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	3301      	adds	r3, #1
 8002574:	4a05      	ldr	r2, [pc, #20]	; (800258c <BSP_I2C2_Init+0x78>)
 8002576:	6013      	str	r3, [r2, #0]
  }
  return status;
 8002578:	687b      	ldr	r3, [r7, #4]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20000ec0 	.word	0x20000ec0
 8002588:	40005800 	.word	0x40005800
 800258c:	20000ebc 	.word	0x20000ebc
 8002590:	000186a0 	.word	0x000186a0

08002594 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize BSP I2C2.
  * @retval BSP status.
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 800259a:	2300      	movs	r3, #0
 800259c:	607b      	str	r3, [r7, #4]

  if (I2c2InitCounter > 0U)
 800259e:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <BSP_I2C2_DeInit+0x48>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d014      	beq.n	80025d0 <BSP_I2C2_DeInit+0x3c>
  {
    I2c2InitCounter--;
 80025a6:	4b0d      	ldr	r3, [pc, #52]	; (80025dc <BSP_I2C2_DeInit+0x48>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	4a0b      	ldr	r2, [pc, #44]	; (80025dc <BSP_I2C2_DeInit+0x48>)
 80025ae:	6013      	str	r3, [r2, #0]
    if (I2c2InitCounter == 0U)
 80025b0:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <BSP_I2C2_DeInit+0x48>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10b      	bne.n	80025d0 <BSP_I2C2_DeInit+0x3c>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      I2C2_MspDeInit(&hbus_i2c2);
 80025b8:	4809      	ldr	r0, [pc, #36]	; (80025e0 <BSP_I2C2_DeInit+0x4c>)
 80025ba:	f000 f8cb 	bl	8002754 <I2C2_MspDeInit>
#endif

      /* De-Init the I2C */
      if (HAL_I2C_DeInit(&hbus_i2c2) != HAL_OK)
 80025be:	4808      	ldr	r0, [pc, #32]	; (80025e0 <BSP_I2C2_DeInit+0x4c>)
 80025c0:	f009 f91e 	bl	800b800 <HAL_I2C_DeInit>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <BSP_I2C2_DeInit+0x3c>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 80025ca:	f06f 0303 	mvn.w	r3, #3
 80025ce:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return status;
 80025d0:	687b      	ldr	r3, [r7, #4]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000ebc 	.word	0x20000ebc
 80025e0:	20000ec0 	.word	0x20000ec0

080025e4 <BSP_I2C2_WriteReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	60ba      	str	r2, [r7, #8]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4603      	mov	r3, r0
 80025f0:	81fb      	strh	r3, [r7, #14]
 80025f2:	460b      	mov	r3, r1
 80025f4:	81bb      	strh	r3, [r7, #12]
 80025f6:	4613      	mov	r3, r2
 80025f8:	80fb      	strh	r3, [r7, #6]
  return I2C2_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 80025fa:	89b9      	ldrh	r1, [r7, #12]
 80025fc:	89f8      	ldrh	r0, [r7, #14]
 80025fe:	88fb      	ldrh	r3, [r7, #6]
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	2201      	movs	r2, #1
 8002606:	f000 f8c1 	bl	800278c <I2C2_WriteReg>
 800260a:	4603      	mov	r3, r0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <BSP_I2C2_ReadReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status
  */
int32_t BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af02      	add	r7, sp, #8
 800261a:	60ba      	str	r2, [r7, #8]
 800261c:	461a      	mov	r2, r3
 800261e:	4603      	mov	r3, r0
 8002620:	81fb      	strh	r3, [r7, #14]
 8002622:	460b      	mov	r3, r1
 8002624:	81bb      	strh	r3, [r7, #12]
 8002626:	4613      	mov	r3, r2
 8002628:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 800262a:	89b9      	ldrh	r1, [r7, #12]
 800262c:	89f8      	ldrh	r0, [r7, #14]
 800262e:	88fb      	ldrh	r3, [r7, #6]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	2201      	movs	r2, #1
 8002636:	f000 f8fd 	bl	8002834 <I2C2_ReadReg>
 800263a:	4603      	mov	r3, r0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3710      	adds	r7, #16
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <MX_I2C2_Init>:
  * @param  hI2c I2C handle.
  * @param  timing I2C timing.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  hI2c->Init.Timing           = timing;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2201      	movs	r2, #1
 800265e:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	621a      	str	r2, [r3, #32]

  return HAL_I2C_Init(hI2c);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f009 f82f 	bl	800b6e2 <HAL_I2C_Init>
 8002684:	4603      	mov	r3, r0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <BSP_GetTick>:
/**
  * @brief  Provide a tick value in millisecond.
  * @retval Tick value.
  */
int32_t BSP_GetTick(void)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
  uint32_t ret;
  ret = HAL_GetTick();
 8002694:	f008 fc08 	bl	800aea8 <HAL_GetTick>
 8002698:	6078      	str	r0, [r7, #4]
  return (int32_t)ret;
 800269a:	687b      	ldr	r3, [r7, #4]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <I2C2_MspInit>:
  * @brief  Initialize I2C2 MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hI2c)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08a      	sub	sp, #40	; 0x28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  BUS_I2C2_SDA_GPIO_CLK_ENABLE();
 80026ac:	4b27      	ldr	r3, [pc, #156]	; (800274c <I2C2_MspInit+0xa8>)
 80026ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b0:	4a26      	ldr	r2, [pc, #152]	; (800274c <I2C2_MspInit+0xa8>)
 80026b2:	f043 0302 	orr.w	r3, r3, #2
 80026b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026b8:	4b24      	ldr	r3, [pc, #144]	; (800274c <I2C2_MspInit+0xa8>)
 80026ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	613b      	str	r3, [r7, #16]
 80026c2:	693b      	ldr	r3, [r7, #16]
  BUS_I2C2_SCL_GPIO_CLK_ENABLE();
 80026c4:	4b21      	ldr	r3, [pc, #132]	; (800274c <I2C2_MspInit+0xa8>)
 80026c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c8:	4a20      	ldr	r2, [pc, #128]	; (800274c <I2C2_MspInit+0xa8>)
 80026ca:	f043 0302 	orr.w	r3, r3, #2
 80026ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026d0:	4b1e      	ldr	r3, [pc, #120]	; (800274c <I2C2_MspInit+0xa8>)
 80026d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	60fb      	str	r3, [r7, #12]
 80026da:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C SCL as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SCL_GPIO_PIN;
 80026dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026e0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80026e2:	2312      	movs	r3, #18
 80026e4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80026ea:	2302      	movs	r3, #2
 80026ec:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C2_SCL_GPIO_AF;
 80026ee:	2304      	movs	r3, #4
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &gpio_init_structure);
 80026f2:	f107 0314 	add.w	r3, r7, #20
 80026f6:	4619      	mov	r1, r3
 80026f8:	4815      	ldr	r0, [pc, #84]	; (8002750 <I2C2_MspInit+0xac>)
 80026fa:	f008 fce7 	bl	800b0cc <HAL_GPIO_Init>

  /* Configure I2C SDA as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SDA_GPIO_PIN;
 80026fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002702:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002704:	2304      	movs	r3, #4
 8002706:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &gpio_init_structure);
 8002708:	f107 0314 	add.w	r3, r7, #20
 800270c:	4619      	mov	r1, r3
 800270e:	4810      	ldr	r0, [pc, #64]	; (8002750 <I2C2_MspInit+0xac>)
 8002710:	f008 fcdc 	bl	800b0cc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C2_CLK_ENABLE();
 8002714:	4b0d      	ldr	r3, [pc, #52]	; (800274c <I2C2_MspInit+0xa8>)
 8002716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002718:	4a0c      	ldr	r2, [pc, #48]	; (800274c <I2C2_MspInit+0xa8>)
 800271a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800271e:	6593      	str	r3, [r2, #88]	; 0x58
 8002720:	4b0a      	ldr	r3, [pc, #40]	; (800274c <I2C2_MspInit+0xa8>)
 8002722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002728:	60bb      	str	r3, [r7, #8]
 800272a:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C2_FORCE_RESET();
 800272c:	4b07      	ldr	r3, [pc, #28]	; (800274c <I2C2_MspInit+0xa8>)
 800272e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002730:	4a06      	ldr	r2, [pc, #24]	; (800274c <I2C2_MspInit+0xa8>)
 8002732:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002736:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  BUS_I2C2_RELEASE_RESET();
 8002738:	4b04      	ldr	r3, [pc, #16]	; (800274c <I2C2_MspInit+0xa8>)
 800273a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273c:	4a03      	ldr	r2, [pc, #12]	; (800274c <I2C2_MspInit+0xa8>)
 800273e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002742:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002744:	bf00      	nop
 8002746:	3728      	adds	r7, #40	; 0x28
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000
 8002750:	48000400 	.word	0x48000400

08002754 <I2C2_MspDeInit>:
  * @brief  DeInitialize I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* De-initialiaze I2C SCL and SDA */
  HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 800275c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002760:	4808      	ldr	r0, [pc, #32]	; (8002784 <I2C2_MspDeInit+0x30>)
 8002762:	f008 fe5d 	bl	800b420 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002766:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800276a:	4806      	ldr	r0, [pc, #24]	; (8002784 <I2C2_MspDeInit+0x30>)
 800276c:	f008 fe58 	bl	800b420 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C2_CLK_DISABLE();
 8002770:	4b05      	ldr	r3, [pc, #20]	; (8002788 <I2C2_MspDeInit+0x34>)
 8002772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002774:	4a04      	ldr	r2, [pc, #16]	; (8002788 <I2C2_MspDeInit+0x34>)
 8002776:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800277a:	6593      	str	r3, [r2, #88]	; 0x58
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	48000400 	.word	0x48000400
 8002788:	40021000 	.word	0x40021000

0800278c <I2C2_WriteReg>:
  * @param  pData      The target register values to be written.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08a      	sub	sp, #40	; 0x28
 8002790:	af04      	add	r7, sp, #16
 8002792:	607b      	str	r3, [r7, #4]
 8002794:	4603      	mov	r3, r0
 8002796:	81fb      	strh	r3, [r7, #14]
 8002798:	460b      	mov	r3, r1
 800279a:	81bb      	strh	r3, [r7, #12]
 800279c:	4613      	mov	r3, r2
 800279e:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Write(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C2_TIMEOUT) != HAL_OK)
 80027a4:	8978      	ldrh	r0, [r7, #10]
 80027a6:	89ba      	ldrh	r2, [r7, #12]
 80027a8:	89f9      	ldrh	r1, [r7, #14]
 80027aa:	f242 7310 	movw	r3, #10000	; 0x2710
 80027ae:	9302      	str	r3, [sp, #8]
 80027b0:	8c3b      	ldrh	r3, [r7, #32]
 80027b2:	9301      	str	r3, [sp, #4]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	4603      	mov	r3, r0
 80027ba:	481d      	ldr	r0, [pc, #116]	; (8002830 <I2C2_WriteReg+0xa4>)
 80027bc:	f009 fa3a 	bl	800bc34 <HAL_I2C_Mem_Write>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d02f      	beq.n	8002826 <I2C2_WriteReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c2);
 80027c6:	481a      	ldr	r0, [pc, #104]	; (8002830 <I2C2_WriteReg+0xa4>)
 80027c8:	f009 fc70 	bl	800c0ac <HAL_I2C_GetError>
 80027cc:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <I2C2_WriteReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 80027d8:	f06f 0366 	mvn.w	r3, #102	; 0x66
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	e022      	b.n	8002826 <I2C2_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <I2C2_WriteReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 80027ea:	f06f 0364 	mvn.w	r3, #100	; 0x64
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	e019      	b.n	8002826 <I2C2_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	f003 0304 	and.w	r3, r3, #4
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d003      	beq.n	8002804 <I2C2_WriteReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80027fc:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002800:	617b      	str	r3, [r7, #20]
 8002802:	e010      	b.n	8002826 <I2C2_WriteReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	f003 0320 	and.w	r3, r3, #32
 800280a:	2b00      	cmp	r3, #0
 800280c:	d104      	bne.n	8002818 <I2C2_WriteReg+0x8c>
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <I2C2_WriteReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 8002818:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	e002      	b.n	8002826 <I2C2_WriteReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 8002820:	f06f 0303 	mvn.w	r3, #3
 8002824:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 8002826:	697b      	ldr	r3, [r7, #20]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000ec0 	.word	0x20000ec0

08002834 <I2C2_ReadReg>:
  * @param  pData      The target register values to be read.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08a      	sub	sp, #40	; 0x28
 8002838:	af04      	add	r7, sp, #16
 800283a:	607b      	str	r3, [r7, #4]
 800283c:	4603      	mov	r3, r0
 800283e:	81fb      	strh	r3, [r7, #14]
 8002840:	460b      	mov	r3, r1
 8002842:	81bb      	strh	r3, [r7, #12]
 8002844:	4613      	mov	r3, r2
 8002846:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Read(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C2_TIMEOUT) != HAL_OK)
 800284c:	8978      	ldrh	r0, [r7, #10]
 800284e:	89ba      	ldrh	r2, [r7, #12]
 8002850:	89f9      	ldrh	r1, [r7, #14]
 8002852:	f242 7310 	movw	r3, #10000	; 0x2710
 8002856:	9302      	str	r3, [sp, #8]
 8002858:	8c3b      	ldrh	r3, [r7, #32]
 800285a:	9301      	str	r3, [sp, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	4603      	mov	r3, r0
 8002862:	481d      	ldr	r0, [pc, #116]	; (80028d8 <I2C2_ReadReg+0xa4>)
 8002864:	f009 fafa 	bl	800be5c <HAL_I2C_Mem_Read>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d02f      	beq.n	80028ce <I2C2_ReadReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c2);
 800286e:	481a      	ldr	r0, [pc, #104]	; (80028d8 <I2C2_ReadReg+0xa4>)
 8002870:	f009 fc1c 	bl	800c0ac <HAL_I2C_GetError>
 8002874:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <I2C2_ReadReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 8002880:	f06f 0366 	mvn.w	r3, #102	; 0x66
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	e022      	b.n	80028ce <I2C2_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <I2C2_ReadReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 8002892:	f06f 0364 	mvn.w	r3, #100	; 0x64
 8002896:	617b      	str	r3, [r7, #20]
 8002898:	e019      	b.n	80028ce <I2C2_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <I2C2_ReadReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80028a4:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80028a8:	617b      	str	r3, [r7, #20]
 80028aa:	e010      	b.n	80028ce <I2C2_ReadReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	f003 0320 	and.w	r3, r3, #32
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d104      	bne.n	80028c0 <I2C2_ReadReg+0x8c>
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d003      	beq.n	80028c8 <I2C2_ReadReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 80028c0:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	e002      	b.n	80028ce <I2C2_ReadReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 80028c8:	f06f 0303 	mvn.w	r3, #3
 80028cc:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 80028ce:	697b      	ldr	r3, [r7, #20]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000ec0 	.word	0x20000ec0

080028dc <I2C_GetTiming>:
  * @param  clock_src_hz I2C clock source in Hz.
  * @param  i2cfreq_hz Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_hz, uint32_t i2cfreq_hz)
{
 80028dc:	b5b0      	push	{r4, r5, r7, lr}
 80028de:	f5ad 7d46 	sub.w	sp, sp, #792	; 0x318
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	6018      	str	r0, [r3, #0]
 80028e8:	463b      	mov	r3, r7
 80028ea:	6019      	str	r1, [r3, #0]
  uint32_t ret = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
  uint32_t speed;
  uint32_t is_valid_speed = 0;
 80028f2:	2300      	movs	r3, #0
 80028f4:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
  uint32_t p_prev = PRESC_MAX;
 80028f8:	2310      	movs	r3, #16
 80028fa:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
  int32_t  sdadel_min, sdadel_max;
  int32_t  scldel_min;
  struct   i2c_timings_s *s;
  struct   i2c_timings_s valid_timing[VALID_PRESC_NBR];
  uint16_t p, l, a, h;
  uint32_t valid_timing_nbr = 0;
 80028fe:	2300      	movs	r3, #0
 8002900:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec

  const struct i2c_specs_s i2c_specs[3] =
 8002904:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002908:	4ad1      	ldr	r2, [pc, #836]	; (8002c50 <I2C_GetTiming+0x374>)
 800290a:	4618      	mov	r0, r3
 800290c:	4611      	mov	r1, r2
 800290e:	2378      	movs	r3, #120	; 0x78
 8002910:	461a      	mov	r2, r3
 8002912:	f00f fe16 	bl	8012542 <memcpy>
      .sudat_min = 50,
      .l_min = 500,
      .h_min = 260,
    }
  };
  const struct i2c_setup_s i2c_user_setup[3] =
 8002916:	f107 030c 	add.w	r3, r7, #12
 800291a:	4ace      	ldr	r2, [pc, #824]	; (8002c54 <I2C_GetTiming+0x378>)
 800291c:	461c      	mov	r4, r3
 800291e:	4615      	mov	r5, r2
 8002920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002928:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800292c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      .dnf = 0,
      .analog_filter = 1
    }
  };

  for (speed = 0; speed <= (uint32_t) I2C_SPEED_FAST_PLUS; speed++)
 8002930:	2300      	movs	r3, #0
 8002932:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8002936:	e026      	b.n	8002986 <I2C_GetTiming+0xaa>
  {
    if ((i2cfreq_hz >= i2c_specs[speed].rate_min) && (i2cfreq_hz <= i2c_specs[speed].rate_max))
 8002938:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800293c:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002940:	4613      	mov	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4413      	add	r3, r2
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	440b      	add	r3, r1
 800294a:	3304      	adds	r3, #4
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	463a      	mov	r2, r7
 8002950:	6812      	ldr	r2, [r2, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d312      	bcc.n	800297c <I2C_GetTiming+0xa0>
 8002956:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800295a:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 800295e:	4613      	mov	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	440b      	add	r3, r1
 8002968:	3308      	adds	r3, #8
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	463a      	mov	r2, r7
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d803      	bhi.n	800297c <I2C_GetTiming+0xa0>
    {
      is_valid_speed = 1;
 8002974:	2301      	movs	r3, #1
 8002976:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
      break;
 800297a:	e008      	b.n	800298e <I2C_GetTiming+0xb2>
  for (speed = 0; speed <= (uint32_t) I2C_SPEED_FAST_PLUS; speed++)
 800297c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002980:	3301      	adds	r3, #1
 8002982:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8002986:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800298a:	2b02      	cmp	r3, #2
 800298c:	d9d4      	bls.n	8002938 <I2C_GetTiming+0x5c>
    }
  }

  if ((is_valid_speed != 0U) && (speed  <= (uint32_t) I2C_SPEED_FAST_PLUS))
 800298e:	f8d7 330c 	ldr.w	r3, [r7, #780]	; 0x30c
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 82a1 	beq.w	8002eda <I2C_GetTiming+0x5fe>
 8002998:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800299c:	2b02      	cmp	r3, #2
 800299e:	f200 829c 	bhi.w	8002eda <I2C_GetTiming+0x5fe>
  {
    i2cclk = DIV_ROUND_CLOSEST(NSEC_PER_SEC, clock_src_hz);
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	085a      	lsrs	r2, r3, #1
 80029a8:	4bab      	ldr	r3, [pc, #684]	; (8002c58 <I2C_GetTiming+0x37c>)
 80029aa:	4413      	add	r3, r2
 80029ac:	1d3a      	adds	r2, r7, #4
 80029ae:	6812      	ldr	r2, [r2, #0]
 80029b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80029b4:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    i2cspeed = DIV_ROUND_CLOSEST(NSEC_PER_SEC, i2cfreq_hz);
 80029b8:	463b      	mov	r3, r7
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	085a      	lsrs	r2, r3, #1
 80029be:	4ba6      	ldr	r3, [pc, #664]	; (8002c58 <I2C_GetTiming+0x37c>)
 80029c0:	4413      	add	r3, r2
 80029c2:	463a      	mov	r2, r7
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80029ca:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
    clk_error_prev = i2cspeed;
 80029ce:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 80029d2:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304

    /* Analog and Digital Filters */
    af_delay_min = (i2c_user_setup[speed].analog_filter == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 80029d6:	f107 020c 	add.w	r2, r7, #12
 80029da:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	4413      	add	r3, r2
 80029e2:	330c      	adds	r3, #12
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d101      	bne.n	80029ee <I2C_GetTiming+0x112>
 80029ea:	2332      	movs	r3, #50	; 0x32
 80029ec:	e000      	b.n	80029f0 <I2C_GetTiming+0x114>
 80029ee:	2300      	movs	r3, #0
 80029f0:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
    af_delay_max = (i2c_user_setup[speed].analog_filter == 1U) ? I2C_ANALOG_FILTER_DELAY_MAX : 0U;
 80029f4:	f107 020c 	add.w	r2, r7, #12
 80029f8:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	4413      	add	r3, r2
 8002a00:	330c      	adds	r3, #12
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d102      	bne.n	8002a0e <I2C_GetTiming+0x132>
 8002a08:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002a0c:	e000      	b.n	8002a10 <I2C_GetTiming+0x134>
 8002a0e:	2300      	movs	r3, #0
 8002a10:	f8c7 32d4 	str.w	r3, [r7, #724]	; 0x2d4
    dnf_delay    = i2c_user_setup[speed].dnf * i2cclk;
 8002a14:	f107 020c 	add.w	r2, r7, #12
 8002a18:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	4413      	add	r3, r2
 8002a20:	3308      	adds	r3, #8
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8002a28:	fb02 f303 	mul.w	r3, r2, r3
 8002a2c:	f8c7 32d0 	str.w	r3, [r7, #720]	; 0x2d0
    sdadel_min   = (int32_t) i2c_user_setup[speed].fall_time - (int32_t) i2c_specs[speed].hddat_min - (int32_t) af_delay_min - (((int32_t) i2c_user_setup[speed].dnf + 3) * (int32_t) i2cclk);
 8002a30:	f107 020c 	add.w	r2, r7, #12
 8002a34:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3304      	adds	r3, #4
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002a46:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	440b      	add	r3, r1
 8002a54:	3314      	adds	r3, #20
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	1ac2      	subs	r2, r0, r3
 8002a5a:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 8002a5e:	1ad2      	subs	r2, r2, r3
 8002a60:	f107 010c 	add.w	r1, r7, #12
 8002a64:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	440b      	add	r3, r1
 8002a6c:	3308      	adds	r3, #8
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	3303      	adds	r3, #3
 8002a72:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8002a76:	fb01 f303 	mul.w	r3, r1, r3
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    sdadel_max   = (int32_t) i2c_specs[speed].vddat_max - (int32_t) i2c_user_setup[speed].rise_time - (int32_t) af_delay_max - (((int32_t) i2c_user_setup[speed].dnf + 4) * (int32_t) i2cclk);
 8002a80:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002a84:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	440b      	add	r3, r1
 8002a92:	3318      	adds	r3, #24
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4619      	mov	r1, r3
 8002a98:	f107 020c 	add.w	r2, r7, #12
 8002a9c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	4413      	add	r3, r2
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	1aca      	subs	r2, r1, r3
 8002aa8:	f8d7 32d4 	ldr.w	r3, [r7, #724]	; 0x2d4
 8002aac:	1ad2      	subs	r2, r2, r3
 8002aae:	f107 010c 	add.w	r1, r7, #12
 8002ab2:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	440b      	add	r3, r1
 8002aba:	3308      	adds	r3, #8
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	3304      	adds	r3, #4
 8002ac0:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8002ac4:	fb01 f303 	mul.w	r3, r1, r3
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
    scldel_min   = (int32_t) i2c_user_setup[speed].rise_time + (int32_t) i2c_specs[speed].sudat_min;
 8002ace:	f107 020c 	add.w	r2, r7, #12
 8002ad2:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	4413      	add	r3, r2
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002ae2:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	440b      	add	r3, r1
 8002af0:	331c      	adds	r3, #28
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4403      	add	r3, r0
 8002af6:	f8c7 32cc 	str.w	r3, [r7, #716]	; 0x2cc
    if (sdadel_min < 0)
 8002afa:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	da02      	bge.n	8002b08 <I2C_GetTiming+0x22c>
    {
      sdadel_min = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    }
    if (sdadel_max < 0)
 8002b08:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	da02      	bge.n	8002b16 <I2C_GetTiming+0x23a>
    {
      sdadel_max = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
    }

    /* Compute possible values for PRESC, SCLDEL and SDADEL */
    for (p = 0; p < PRESC_MAX; p++)
 8002b16:	2300      	movs	r3, #0
 8002b18:	f8a7 32f6 	strh.w	r3, [r7, #758]	; 0x2f6
 8002b1c:	e08b      	b.n	8002c36 <I2C_GetTiming+0x35a>
    {
      for (l = 0; l < SCLDEL_MAX; l++)
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002b24:	e07d      	b.n	8002c22 <I2C_GetTiming+0x346>
      {
        int32_t scldel = ((int32_t) l + 1) * ((int32_t) p + 1) * (int32_t) i2cclk;
 8002b26:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	f8b7 22f6 	ldrh.w	r2, [r7, #758]	; 0x2f6
 8002b30:	3201      	adds	r2, #1
 8002b32:	fb02 f303 	mul.w	r3, r2, r3
 8002b36:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002b3a:	fb02 f303 	mul.w	r3, r2, r3
 8002b3e:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
        if (scldel < scldel_min)
 8002b42:	f8d7 22c8 	ldr.w	r2, [r7, #712]	; 0x2c8
 8002b46:	f8d7 32cc 	ldr.w	r3, [r7, #716]	; 0x2cc
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	db63      	blt.n	8002c16 <I2C_GetTiming+0x33a>
        {
          continue;
        }
        for (a = 0; a < SDADEL_MAX; a++)
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f8a7 32f2 	strh.w	r3, [r7, #754]	; 0x2f2
 8002b54:	e05a      	b.n	8002c0c <I2C_GetTiming+0x330>
        {
          int32_t sdadel = (((int32_t) a * ((int32_t) p + 1)) + 1) * (int32_t) i2cclk;
 8002b56:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002b5a:	f8b7 22f6 	ldrh.w	r2, [r7, #758]	; 0x2f6
 8002b5e:	3201      	adds	r2, #1
 8002b60:	fb02 f303 	mul.w	r3, r2, r3
 8002b64:	3301      	adds	r3, #1
 8002b66:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
          if (((sdadel >= sdadel_min) && (sdadel <= sdadel_max))&& (p != p_prev))
 8002b72:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 8002b76:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	db41      	blt.n	8002c02 <I2C_GetTiming+0x326>
 8002b7e:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 8002b82:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8002b86:	429a      	cmp	r2, r3
 8002b88:	dc3b      	bgt.n	8002c02 <I2C_GetTiming+0x326>
 8002b8a:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002b8e:	f8d7 2308 	ldr.w	r2, [r7, #776]	; 0x308
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d035      	beq.n	8002c02 <I2C_GetTiming+0x326>
          {
            valid_timing[valid_timing_nbr].presc = (uint8_t) p;
 8002b96:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002b9a:	b2d8      	uxtb	r0, r3
 8002b9c:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002ba0:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	440b      	add	r3, r1
 8002bac:	4602      	mov	r2, r0
 8002bae:	701a      	strb	r2, [r3, #0]
            valid_timing[valid_timing_nbr].scldel = (uint8_t) l;
 8002bb0:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002bb4:	b2d8      	uxtb	r0, r3
 8002bb6:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002bba:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4413      	add	r3, r2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	4602      	mov	r2, r0
 8002bca:	701a      	strb	r2, [r3, #0]
            valid_timing[valid_timing_nbr].sdadel = (uint8_t) a;
 8002bcc:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002bd0:	b2d8      	uxtb	r0, r3
 8002bd2:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002bd6:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8002bda:	4613      	mov	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	4413      	add	r3, r2
 8002be0:	440b      	add	r3, r1
 8002be2:	3302      	adds	r3, #2
 8002be4:	4602      	mov	r2, r0
 8002be6:	701a      	strb	r2, [r3, #0]
            p_prev = p;
 8002be8:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002bec:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
            valid_timing_nbr ++;
 8002bf0:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
            if(valid_timing_nbr >= VALID_PRESC_NBR)
 8002bfa:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002bfe:	2b63      	cmp	r3, #99	; 0x63
 8002c00:	d824      	bhi.n	8002c4c <I2C_GetTiming+0x370>
        for (a = 0; a < SDADEL_MAX; a++)
 8002c02:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002c06:	3301      	adds	r3, #1
 8002c08:	f8a7 32f2 	strh.w	r3, [r7, #754]	; 0x2f2
 8002c0c:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002c10:	2b0f      	cmp	r3, #15
 8002c12:	d9a0      	bls.n	8002b56 <I2C_GetTiming+0x27a>
 8002c14:	e000      	b.n	8002c18 <I2C_GetTiming+0x33c>
          continue;
 8002c16:	bf00      	nop
      for (l = 0; l < SCLDEL_MAX; l++)
 8002c18:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002c22:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002c26:	2b0f      	cmp	r3, #15
 8002c28:	f67f af7d 	bls.w	8002b26 <I2C_GetTiming+0x24a>
    for (p = 0; p < PRESC_MAX; p++)
 8002c2c:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002c30:	3301      	adds	r3, #1
 8002c32:	f8a7 32f6 	strh.w	r3, [r7, #758]	; 0x2f6
 8002c36:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002c3a:	2b0f      	cmp	r3, #15
 8002c3c:	f67f af6f 	bls.w	8002b1e <I2C_GetTiming+0x242>
          }
        }
      }
    }

    if (valid_timing_nbr == 0U)
 8002c40:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d109      	bne.n	8002c5c <I2C_GetTiming+0x380>
    {
      return 0;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	e148      	b.n	8002ede <I2C_GetTiming+0x602>
              goto Compute_scll_sclh;
 8002c4c:	bf00      	nop
 8002c4e:	e006      	b.n	8002c5e <I2C_GetTiming+0x382>
 8002c50:	08015970 	.word	0x08015970
 8002c54:	080159e8 	.word	0x080159e8
 8002c58:	3b9aca00 	.word	0x3b9aca00
    }

Compute_scll_sclh:
 8002c5c:	bf00      	nop
    tsync = af_delay_min + dnf_delay + (2U * i2cclk);
 8002c5e:	f8d7 22d8 	ldr.w	r2, [r7, #728]	; 0x2d8
 8002c62:	f8d7 32d0 	ldr.w	r3, [r7, #720]	; 0x2d0
 8002c66:	441a      	add	r2, r3
 8002c68:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4413      	add	r3, r2
 8002c70:	f8c7 32c0 	str.w	r3, [r7, #704]	; 0x2c0
    s = NULL;
 8002c74:	2300      	movs	r3, #0
 8002c76:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
    clk_max = NSEC_PER_SEC / i2c_specs[speed].rate_min;
 8002c7a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002c7e:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002c82:	4613      	mov	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	440b      	add	r3, r1
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a95      	ldr	r2, [pc, #596]	; (8002ee8 <I2C_GetTiming+0x60c>)
 8002c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c96:	f8c7 32bc 	str.w	r3, [r7, #700]	; 0x2bc
    clk_min = NSEC_PER_SEC / i2c_specs[speed].rate_max;
 8002c9a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002c9e:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	440b      	add	r3, r1
 8002cac:	3308      	adds	r3, #8
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a8d      	ldr	r2, [pc, #564]	; (8002ee8 <I2C_GetTiming+0x60c>)
 8002cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb6:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
    *   (SCL Low Period - Analog/Digital filters) / 4.
    * - SCL High Period has to be lower than High Period of the SCL Clock
    *   defined by I2C Specification
    * - I2C Clock has to be lower than SCL High Period
    */
    for (uint32_t count = 0; count < valid_timing_nbr; count++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 8002cc0:	e0e1      	b.n	8002e86 <I2C_GetTiming+0x5aa>
    {
      uint32_t prescaler = ((uint32_t) valid_timing[count].presc + 1U) * i2cclk;
 8002cc2:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002cc6:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002cca:	4613      	mov	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	1c5a      	adds	r2, r3, #1
 8002cd6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8002cda:	fb02 f303 	mul.w	r3, r2, r3
 8002cde:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
      for (l = 0; l < SCLL_MAX; l++)
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002ce8:	e0c3      	b.n	8002e72 <I2C_GetTiming+0x596>
      {
        uint32_t tscl_l = (((uint32_t) l + 1U) * prescaler) + tsync;
 8002cea:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002cee:	3301      	adds	r3, #1
 8002cf0:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8002cf4:	fb02 f303 	mul.w	r3, r2, r3
 8002cf8:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
        if ((tscl_l < i2c_specs[speed].l_min) || (i2cclk >= ((tscl_l - af_delay_min - dnf_delay) / 4U)))
 8002d02:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002d06:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	440b      	add	r3, r1
 8002d14:	3320      	adds	r3, #32
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	f0c0 80a2 	bcc.w	8002e66 <I2C_GetTiming+0x58a>
 8002d22:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8002d26:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 8002d2a:	1ad2      	subs	r2, r2, r3
 8002d2c:	f8d7 32d0 	ldr.w	r3, [r7, #720]	; 0x2d0
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	089b      	lsrs	r3, r3, #2
 8002d34:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	f080 8094 	bcs.w	8002e66 <I2C_GetTiming+0x58a>
        {
          continue;
        }
        for (h = 0; h < SCLH_MAX; h++)
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f8a7 32f0 	strh.w	r3, [r7, #752]	; 0x2f0
 8002d44:	e089      	b.n	8002e5a <I2C_GetTiming+0x57e>
        {
          uint32_t tscl_h = (((uint32_t) h + 1U) * prescaler) + tsync;
 8002d46:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8002d50:	fb02 f303 	mul.w	r3, r2, r3
 8002d54:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 8002d58:	4413      	add	r3, r2
 8002d5a:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
          uint32_t tscl = tscl_l + tscl_h + i2c_user_setup[speed].rise_time + i2c_user_setup[speed].fall_time;
 8002d5e:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8002d62:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8002d66:	441a      	add	r2, r3
 8002d68:	f107 010c 	add.w	r1, r7, #12
 8002d6c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	440b      	add	r3, r1
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	441a      	add	r2, r3
 8002d78:	f107 010c 	add.w	r1, r7, #12
 8002d7c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	440b      	add	r3, r1
 8002d84:	3304      	adds	r3, #4
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4413      	add	r3, r2
 8002d8a:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= i2c_specs[speed].h_min) && (i2cclk < tscl_h))
 8002d8e:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8002d92:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d35a      	bcc.n	8002e50 <I2C_GetTiming+0x574>
 8002d9a:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8002d9e:	f8d7 32bc 	ldr.w	r3, [r7, #700]	; 0x2bc
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d854      	bhi.n	8002e50 <I2C_GetTiming+0x574>
 8002da6:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002daa:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002dae:	4613      	mov	r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	4413      	add	r3, r2
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	440b      	add	r3, r1
 8002db8:	3324      	adds	r3, #36	; 0x24
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d345      	bcc.n	8002e50 <I2C_GetTiming+0x574>
 8002dc4:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002dc8:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d23f      	bcs.n	8002e50 <I2C_GetTiming+0x574>
          {
            int32_t clk_error = (int32_t) tscl - (int32_t) i2cspeed;
 8002dd0:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8002dd4:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
            if (clk_error < 0)
 8002dde:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	da04      	bge.n	8002df0 <I2C_GetTiming+0x514>
            {
              clk_error = -clk_error;
 8002de6:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8002dea:	425b      	negs	r3, r3
 8002dec:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
            }
            /* save the solution with the lowest clock error */
            if (clk_error < (int32_t) clk_error_prev)
 8002df0:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
 8002df4:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	da29      	bge.n	8002e50 <I2C_GetTiming+0x574>
            {
              clk_error_prev = (uint32_t) clk_error;
 8002dfc:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8002e00:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
              valid_timing[count].scll = (uint8_t) l;
 8002e04:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002e08:	b2d8      	uxtb	r0, r3
 8002e0a:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002e0e:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	440b      	add	r3, r1
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	701a      	strb	r2, [r3, #0]
              valid_timing[count].sclh = (uint8_t) h;
 8002e20:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002e24:	b2d8      	uxtb	r0, r3
 8002e26:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002e2a:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002e2e:	4613      	mov	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	440b      	add	r3, r1
 8002e36:	3303      	adds	r3, #3
 8002e38:	4602      	mov	r2, r0
 8002e3a:	701a      	strb	r2, [r3, #0]
              s = &valid_timing[count];
 8002e3c:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002e40:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
        for (h = 0; h < SCLH_MAX; h++)
 8002e50:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002e54:	3301      	adds	r3, #1
 8002e56:	f8a7 32f0 	strh.w	r3, [r7, #752]	; 0x2f0
 8002e5a:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002e5e:	2bff      	cmp	r3, #255	; 0xff
 8002e60:	f67f af71 	bls.w	8002d46 <I2C_GetTiming+0x46a>
 8002e64:	e000      	b.n	8002e68 <I2C_GetTiming+0x58c>
          continue;
 8002e66:	bf00      	nop
      for (l = 0; l < SCLL_MAX; l++)
 8002e68:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002e72:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002e76:	2bff      	cmp	r3, #255	; 0xff
 8002e78:	f67f af37 	bls.w	8002cea <I2C_GetTiming+0x40e>
    for (uint32_t count = 0; count < valid_timing_nbr; count++)
 8002e7c:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002e80:	3301      	adds	r3, #1
 8002e82:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 8002e86:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002e8a:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	f4ff af17 	bcc.w	8002cc2 <I2C_GetTiming+0x3e6>
            }
          }
        }
      }
    }
    if (s == NULL)
 8002e94:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <I2C_GetTiming+0x5c4>
    {
      return 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	e01e      	b.n	8002ede <I2C_GetTiming+0x602>
    }
    ret = (((uint32_t) s->presc & 0xFU) << 28) | (((uint32_t) s->scldel & 0xFU) << 20) | (((uint32_t) s->sdadel & 0xFU) << 16) | (((uint32_t) s->sclh & 0xFFU) << 8) | (((uint32_t) s->scll & 0xFFU) << 0);
 8002ea0:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	071a      	lsls	r2, r3, #28
 8002ea8:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002eac:	785b      	ldrb	r3, [r3, #1]
 8002eae:	051b      	lsls	r3, r3, #20
 8002eb0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002eba:	789b      	ldrb	r3, [r3, #2]
 8002ebc:	041b      	lsls	r3, r3, #16
 8002ebe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002ec8:	78db      	ldrb	r3, [r3, #3]
 8002eca:	021b      	lsls	r3, r3, #8
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	f8d7 22f8 	ldr.w	r2, [r7, #760]	; 0x2f8
 8002ed2:	7912      	ldrb	r2, [r2, #4]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
  }
  
  return ret;
 8002eda:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f507 7746 	add.w	r7, r7, #792	; 0x318
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8002ee8:	3b9aca00 	.word	0x3b9aca00

08002eec <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8002ef2:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <BSP_HSENSOR_Init+0x38>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	20be      	movs	r0, #190	; 0xbe
 8002ef8:	4798      	blx	r3
 8002efa:	4603      	mov	r3, r0
 8002efc:	2bbc      	cmp	r3, #188	; 0xbc
 8002efe:	d002      	beq.n	8002f06 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	607b      	str	r3, [r7, #4]
 8002f04:	e009      	b.n	8002f1a <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8002f06:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <BSP_HSENSOR_Init+0x3c>)
 8002f08:	4a06      	ldr	r2, [pc, #24]	; (8002f24 <BSP_HSENSOR_Init+0x38>)
 8002f0a:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8002f0c:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <BSP_HSENSOR_Init+0x3c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	20be      	movs	r0, #190	; 0xbe
 8002f14:	4798      	blx	r3
    ret = HSENSOR_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8002f1a:	687b      	ldr	r3, [r7, #4]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	200000b4 	.word	0x200000b4
 8002f28:	20000f0c 	.word	0x20000f0c

08002f2c <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8002f30:	4b04      	ldr	r3, [pc, #16]	; (8002f44 <BSP_HSENSOR_ReadHumidity+0x18>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	20be      	movs	r0, #190	; 0xbe
 8002f38:	4798      	blx	r3
 8002f3a:	eef0 7a40 	vmov.f32	s15, s0
}
 8002f3e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20000f0c 	.word	0x20000f0c

08002f48 <BSP_MOTION_SENSOR_Init>:
  *         - MOTION_GYRO and/or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d903      	bls.n	8002f64 <BSP_MOTION_SENSOR_Init+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8002f5c:	f06f 0301 	mvn.w	r3, #1
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	e03a      	b.n	8002fda <BSP_MOTION_SENSOR_Init+0x92>
  }
  else if ((Instance == 0U) && ((Functions & MOTION_MAGNETO) != 0U))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d108      	bne.n	8002f7c <BSP_MOTION_SENSOR_Init+0x34>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d003      	beq.n	8002f7c <BSP_MOTION_SENSOR_Init+0x34>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002f74:	f06f 030a 	mvn.w	r3, #10
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	e02e      	b.n	8002fda <BSP_MOTION_SENSOR_Init+0x92>
  }
  else if ((Instance == 1U) && ((Functions & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d108      	bne.n	8002f94 <BSP_MOTION_SENSOR_Init+0x4c>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	f003 0303 	and.w	r3, r3, #3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <BSP_MOTION_SENSOR_Init+0x4c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002f8c:	f06f 030a 	mvn.w	r3, #10
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	e022      	b.n	8002fda <BSP_MOTION_SENSOR_Init+0x92>
  }
  else
  {
    /* Probe the motion sensor */
    if (Instance == 0U)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d109      	bne.n	8002fae <BSP_MOTION_SENSOR_Init+0x66>
    {
      if (LSM6DSL_Probe(Functions) != BSP_ERROR_NONE)
 8002f9a:	6838      	ldr	r0, [r7, #0]
 8002f9c:	f000 f8e8 	bl	8003170 <LSM6DSL_Probe>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00c      	beq.n	8002fc0 <BSP_MOTION_SENSOR_Init+0x78>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 8002fa6:	f06f 0304 	mvn.w	r3, #4
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	e008      	b.n	8002fc0 <BSP_MOTION_SENSOR_Init+0x78>
      }
    }
    else /* Instance = 1 */
    {
      if (LIS3MDL_Probe(Functions) != BSP_ERROR_NONE)
 8002fae:	6838      	ldr	r0, [r7, #0]
 8002fb0:	f000 f954 	bl	800325c <LIS3MDL_Probe>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <BSP_MOTION_SENSOR_Init+0x78>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 8002fba:	f06f 0304 	mvn.w	r3, #4
 8002fbe:	60fb      	str	r3, [r7, #12]
      }
    }
    
    if (status == BSP_ERROR_NONE)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d109      	bne.n	8002fda <BSP_MOTION_SENSOR_Init+0x92>
    {
      /* Store current initialized functions */
      Motion_Sensor_Ctx[Instance].Functions |= Functions;
 8002fc6:	4a07      	ldr	r2, [pc, #28]	; (8002fe4 <BSP_MOTION_SENSOR_Init+0x9c>)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	4904      	ldr	r1, [pc, #16]	; (8002fe4 <BSP_MOTION_SENSOR_Init+0x9c>)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }
  return status;
 8002fda:	68fb      	ldr	r3, [r7, #12]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	20000f10 	.word	0x20000f10

08002fe8 <BSP_MOTION_SENSOR_Enable>:
  *         - MOTION_GYRO or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
  uint8_t index;

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d903      	bls.n	8003004 <BSP_MOTION_SENSOR_Enable+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8002ffc:	f06f 0301 	mvn.w	r3, #1
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	e045      	b.n	8003090 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d108      	bne.n	800301c <BSP_MOTION_SENSOR_Enable+0x34>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <BSP_MOTION_SENSOR_Enable+0x34>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8003014:	f06f 030a 	mvn.w	r3, #10
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	e039      	b.n	8003090 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d108      	bne.n	8003034 <BSP_MOTION_SENSOR_Enable+0x4c>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	2b00      	cmp	r3, #0
 800302a:	d003      	beq.n	8003034 <BSP_MOTION_SENSOR_Enable+0x4c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800302c:	f06f 030a 	mvn.w	r3, #10
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	e02d      	b.n	8003090 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 8003034:	4a19      	ldr	r2, [pc, #100]	; (800309c <BSP_MOTION_SENSOR_Enable+0xb4>)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d103      	bne.n	800304c <BSP_MOTION_SENSOR_Enable+0x64>
  {
    status = BSP_ERROR_NO_INIT;
 8003044:	f04f 33ff 	mov.w	r3, #4294967295
 8003048:	60fb      	str	r3, [r7, #12]
 800304a:	e021      	b.n	8003090 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else
  {
    /* Enable the motion sensor function */
    index = (Function == MOTION_GYRO) ? GyroIdx : ((Function == MOTION_ACCELERO) ? AcceleroIdx : MagnetoIdx);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d006      	beq.n	8003060 <BSP_MOTION_SENSOR_Enable+0x78>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b02      	cmp	r3, #2
 8003056:	d101      	bne.n	800305c <BSP_MOTION_SENSOR_Enable+0x74>
 8003058:	2301      	movs	r3, #1
 800305a:	e002      	b.n	8003062 <BSP_MOTION_SENSOR_Enable+0x7a>
 800305c:	2302      	movs	r3, #2
 800305e:	e000      	b.n	8003062 <BSP_MOTION_SENSOR_Enable+0x7a>
 8003060:	2300      	movs	r3, #0
 8003062:	72fb      	strb	r3, [r7, #11]
    if(Motion_Sensor_FuncDrv[Instance][index]->Enable(Motion_Sensor_CompObj[Instance]) < 0)
 8003064:	7af9      	ldrb	r1, [r7, #11]
 8003066:	480e      	ldr	r0, [pc, #56]	; (80030a0 <BSP_MOTION_SENSOR_Enable+0xb8>)
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	4413      	add	r3, r2
 8003070:	440b      	add	r3, r1
 8003072:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	490a      	ldr	r1, [pc, #40]	; (80030a4 <BSP_MOTION_SENSOR_Enable+0xbc>)
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003080:	4610      	mov	r0, r2
 8003082:	4798      	blx	r3
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	da02      	bge.n	8003090 <BSP_MOTION_SENSOR_Enable+0xa8>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 800308a:	f06f 0304 	mvn.w	r3, #4
 800308e:	60fb      	str	r3, [r7, #12]
    }
  }

  return status;
 8003090:	68fb      	ldr	r3, [r7, #12]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3710      	adds	r7, #16
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000f10 	.word	0x20000f10
 80030a0:	20000f28 	.word	0x20000f28
 80030a4:	20000f18 	.word	0x20000f18

080030a8 <BSP_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 1
  * @param  Axes Pointer to motion sensor axes.
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, BSP_MOTION_SENSOR_Axes_t *Axes)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  int32_t status = BSP_ERROR_NONE;
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]
  uint8_t index;

  if ((Instance >= MOTION_SENSOR_INSTANCES_NBR) || (Axes == NULL))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d802      	bhi.n	80030c4 <BSP_MOTION_SENSOR_GetAxes+0x1c>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d103      	bne.n	80030cc <BSP_MOTION_SENSOR_GetAxes+0x24>
  {
    status = BSP_ERROR_WRONG_PARAM;
 80030c4:	f06f 0301 	mvn.w	r3, #1
 80030c8:	617b      	str	r3, [r7, #20]
 80030ca:	e046      	b.n	800315a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d108      	bne.n	80030e4 <BSP_MOTION_SENSOR_GetAxes+0x3c>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <BSP_MOTION_SENSOR_GetAxes+0x3c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80030dc:	f06f 030a 	mvn.w	r3, #10
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	e03a      	b.n	800315a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d108      	bne.n	80030fc <BSP_MOTION_SENSOR_GetAxes+0x54>
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <BSP_MOTION_SENSOR_GetAxes+0x54>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80030f4:	f06f 030a 	mvn.w	r3, #10
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	e02e      	b.n	800315a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 80030fc:	4a19      	ldr	r2, [pc, #100]	; (8003164 <BSP_MOTION_SENSOR_GetAxes+0xbc>)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	4013      	ands	r3, r2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d103      	bne.n	8003114 <BSP_MOTION_SENSOR_GetAxes+0x6c>
  {
    status = BSP_ERROR_NO_INIT;
 800310c:	f04f 33ff 	mov.w	r3, #4294967295
 8003110:	617b      	str	r3, [r7, #20]
 8003112:	e022      	b.n	800315a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else
  {
    /* Get the motion sensor axes */
    index = (Function == MOTION_GYRO) ? GyroIdx : ((Function == MOTION_ACCELERO) ? AcceleroIdx : MagnetoIdx);
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d006      	beq.n	8003128 <BSP_MOTION_SENSOR_GetAxes+0x80>
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b02      	cmp	r3, #2
 800311e:	d101      	bne.n	8003124 <BSP_MOTION_SENSOR_GetAxes+0x7c>
 8003120:	2301      	movs	r3, #1
 8003122:	e002      	b.n	800312a <BSP_MOTION_SENSOR_GetAxes+0x82>
 8003124:	2302      	movs	r3, #2
 8003126:	e000      	b.n	800312a <BSP_MOTION_SENSOR_GetAxes+0x82>
 8003128:	2300      	movs	r3, #0
 800312a:	74fb      	strb	r3, [r7, #19]
    if (Motion_Sensor_FuncDrv[Instance][index]->GetAxes(Motion_Sensor_CompObj[Instance], Axes) < 0)
 800312c:	7cf9      	ldrb	r1, [r7, #19]
 800312e:	480e      	ldr	r0, [pc, #56]	; (8003168 <BSP_MOTION_SENSOR_GetAxes+0xc0>)
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	4613      	mov	r3, r2
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	4413      	add	r3, r2
 8003138:	440b      	add	r3, r1
 800313a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800313e:	69db      	ldr	r3, [r3, #28]
 8003140:	490a      	ldr	r1, [pc, #40]	; (800316c <BSP_MOTION_SENSOR_GetAxes+0xc4>)
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4610      	mov	r0, r2
 800314c:	4798      	blx	r3
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	da02      	bge.n	800315a <BSP_MOTION_SENSOR_GetAxes+0xb2>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8003154:	f06f 0304 	mvn.w	r3, #4
 8003158:	617b      	str	r3, [r7, #20]
    }
  }

  return status;
 800315a:	697b      	ldr	r3, [r7, #20]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20000f10 	.word	0x20000f10
 8003168:	20000f28 	.word	0x20000f28
 800316c:	20000f18 	.word	0x20000f18

08003170 <LSM6DSL_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_GYRO and/or MOTION_ACCELERO
  * @retval BSP status.
  */
static int32_t LSM6DSL_Probe(uint32_t Functions)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b08c      	sub	sp, #48	; 0x30
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 8003178:	2300      	movs	r3, #0
 800317a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LSM6DSL_IO_t            IOCtx;
  uint8_t                 lsm6dsl_id;
  static LSM6DSL_Object_t LSM6DSL_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = LSM6DSL_I2C_BUS;
 800317c:	2300      	movs	r3, #0
 800317e:	61bb      	str	r3, [r7, #24]
  IOCtx.Address     = LSM6DSL_I2C_ADD_L;
 8003180:	23d5      	movs	r3, #213	; 0xd5
 8003182:	773b      	strb	r3, [r7, #28]
  IOCtx.Init        = BSP_I2C2_Init;
 8003184:	4b29      	ldr	r3, [pc, #164]	; (800322c <LSM6DSL_Probe+0xbc>)
 8003186:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 8003188:	4b29      	ldr	r3, [pc, #164]	; (8003230 <LSM6DSL_Probe+0xc0>)
 800318a:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 800318c:	4b29      	ldr	r3, [pc, #164]	; (8003234 <LSM6DSL_Probe+0xc4>)
 800318e:	627b      	str	r3, [r7, #36]	; 0x24
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 8003190:	4b29      	ldr	r3, [pc, #164]	; (8003238 <LSM6DSL_Probe+0xc8>)
 8003192:	623b      	str	r3, [r7, #32]
  IOCtx.GetTick     = BSP_GetTick;
 8003194:	4b29      	ldr	r3, [pc, #164]	; (800323c <LSM6DSL_Probe+0xcc>)
 8003196:	62bb      	str	r3, [r7, #40]	; 0x28

  if (LSM6DSL_RegisterBusIO(&LSM6DSL_Obj, &IOCtx) != LSM6DSL_OK)
 8003198:	f107 0310 	add.w	r3, r7, #16
 800319c:	4619      	mov	r1, r3
 800319e:	4828      	ldr	r0, [pc, #160]	; (8003240 <LSM6DSL_Probe+0xd0>)
 80031a0:	f001 fa3a 	bl	8004618 <LSM6DSL_RegisterBusIO>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <LSM6DSL_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 80031aa:	f06f 0307 	mvn.w	r3, #7
 80031ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031b0:	e037      	b.n	8003222 <LSM6DSL_Probe+0xb2>
  }
  else if (LSM6DSL_ReadID(&LSM6DSL_Obj, &lsm6dsl_id) != LSM6DSL_OK)
 80031b2:	f107 030f 	add.w	r3, r7, #15
 80031b6:	4619      	mov	r1, r3
 80031b8:	4821      	ldr	r0, [pc, #132]	; (8003240 <LSM6DSL_Probe+0xd0>)
 80031ba:	f001 fb23 	bl	8004804 <LSM6DSL_ReadID>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <LSM6DSL_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 80031c4:	f06f 0304 	mvn.w	r3, #4
 80031c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ca:	e02a      	b.n	8003222 <LSM6DSL_Probe+0xb2>
  }
  else if (lsm6dsl_id != LSM6DSL_ID)
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	2b6a      	cmp	r3, #106	; 0x6a
 80031d0:	d003      	beq.n	80031da <LSM6DSL_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 80031d2:	f06f 0306 	mvn.w	r3, #6
 80031d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031d8:	e023      	b.n	8003222 <LSM6DSL_Probe+0xb2>
  }
  else
  {
    Motion_Sensor_CompObj[0] = &LSM6DSL_Obj;
 80031da:	4b1a      	ldr	r3, [pc, #104]	; (8003244 <LSM6DSL_Probe+0xd4>)
 80031dc:	4a18      	ldr	r2, [pc, #96]	; (8003240 <LSM6DSL_Probe+0xd0>)
 80031de:	601a      	str	r2, [r3, #0]
    Motion_Sensor_Drv[0]     = (MOTION_SENSOR_CommonDrv_t *) &LSM6DSL_COMMON_Driver;
 80031e0:	4b19      	ldr	r3, [pc, #100]	; (8003248 <LSM6DSL_Probe+0xd8>)
 80031e2:	4a1a      	ldr	r2, [pc, #104]	; (800324c <LSM6DSL_Probe+0xdc>)
 80031e4:	601a      	str	r2, [r3, #0]
    if (Motion_Sensor_Drv[0]->Init(Motion_Sensor_CompObj[0]) < 0)
 80031e6:	4b18      	ldr	r3, [pc, #96]	; (8003248 <LSM6DSL_Probe+0xd8>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a15      	ldr	r2, [pc, #84]	; (8003244 <LSM6DSL_Probe+0xd4>)
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	4610      	mov	r0, r2
 80031f2:	4798      	blx	r3
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	da03      	bge.n	8003202 <LSM6DSL_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 80031fa:	f06f 0304 	mvn.w	r3, #4
 80031fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003200:	e00f      	b.n	8003222 <LSM6DSL_Probe+0xb2>
    }
    else
    {
      if ((Functions & MOTION_GYRO) != 0U)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <LSM6DSL_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[0][GyroIdx] = (MOTION_SENSOR_FuncDrv_t *) &LSM6DSL_GYRO_Driver;
 800320c:	4b10      	ldr	r3, [pc, #64]	; (8003250 <LSM6DSL_Probe+0xe0>)
 800320e:	4a11      	ldr	r2, [pc, #68]	; (8003254 <LSM6DSL_Probe+0xe4>)
 8003210:	601a      	str	r2, [r3, #0]
      }
      if ((Functions & MOTION_ACCELERO) != 0U)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d002      	beq.n	8003222 <LSM6DSL_Probe+0xb2>
      {
        Motion_Sensor_FuncDrv[0][AcceleroIdx] = (MOTION_SENSOR_FuncDrv_t *) &LSM6DSL_ACC_Driver;
 800321c:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <LSM6DSL_Probe+0xe0>)
 800321e:	4a0e      	ldr	r2, [pc, #56]	; (8003258 <LSM6DSL_Probe+0xe8>)
 8003220:	605a      	str	r2, [r3, #4]
      }
    }
  }

  return status;
 8003222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003224:	4618      	mov	r0, r3
 8003226:	3730      	adds	r7, #48	; 0x30
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	08002515 	.word	0x08002515
 8003230:	08002595 	.word	0x08002595
 8003234:	08002615 	.word	0x08002615
 8003238:	080025e5 	.word	0x080025e5
 800323c:	0800268f 	.word	0x0800268f
 8003240:	20000f40 	.word	0x20000f40
 8003244:	20000f18 	.word	0x20000f18
 8003248:	20000f20 	.word	0x20000f20
 800324c:	20000110 	.word	0x20000110
 8003250:	20000f28 	.word	0x20000f28
 8003254:	20000144 	.word	0x20000144
 8003258:	20000120 	.word	0x20000120

0800325c <LIS3MDL_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_MAGNETO
  * @retval BSP status.
  */
static int32_t LIS3MDL_Probe(uint32_t Functions)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08c      	sub	sp, #48	; 0x30
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 8003264:	2300      	movs	r3, #0
 8003266:	62fb      	str	r3, [r7, #44]	; 0x2c
  LIS3MDL_IO_t            IOCtx;
  uint8_t                 lis3mdl_id;
  static LIS3MDL_Object_t LIS3MDL_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = LIS3MDL_I2C_BUS;
 8003268:	2300      	movs	r3, #0
 800326a:	61bb      	str	r3, [r7, #24]
  IOCtx.Address     = LIS3MDL_I2C_ADD_H;
 800326c:	233d      	movs	r3, #61	; 0x3d
 800326e:	773b      	strb	r3, [r7, #28]
  IOCtx.Init        = BSP_I2C2_Init;
 8003270:	4b25      	ldr	r3, [pc, #148]	; (8003308 <LIS3MDL_Probe+0xac>)
 8003272:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 8003274:	4b25      	ldr	r3, [pc, #148]	; (800330c <LIS3MDL_Probe+0xb0>)
 8003276:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 8003278:	4b25      	ldr	r3, [pc, #148]	; (8003310 <LIS3MDL_Probe+0xb4>)
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 800327c:	4b25      	ldr	r3, [pc, #148]	; (8003314 <LIS3MDL_Probe+0xb8>)
 800327e:	623b      	str	r3, [r7, #32]
  IOCtx.GetTick     = BSP_GetTick;
 8003280:	4b25      	ldr	r3, [pc, #148]	; (8003318 <LIS3MDL_Probe+0xbc>)
 8003282:	62bb      	str	r3, [r7, #40]	; 0x28

  if (LIS3MDL_RegisterBusIO(&LIS3MDL_Obj, &IOCtx) != LIS3MDL_OK)
 8003284:	f107 0310 	add.w	r3, r7, #16
 8003288:	4619      	mov	r1, r3
 800328a:	4824      	ldr	r0, [pc, #144]	; (800331c <LIS3MDL_Probe+0xc0>)
 800328c:	f000 fa3c 	bl	8003708 <LIS3MDL_RegisterBusIO>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <LIS3MDL_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 8003296:	f06f 0307 	mvn.w	r3, #7
 800329a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800329c:	e02f      	b.n	80032fe <LIS3MDL_Probe+0xa2>
  }
  else if (LIS3MDL_ReadID(&LIS3MDL_Obj, &lis3mdl_id) != LIS3MDL_OK)
 800329e:	f107 030f 	add.w	r3, r7, #15
 80032a2:	4619      	mov	r1, r3
 80032a4:	481d      	ldr	r0, [pc, #116]	; (800331c <LIS3MDL_Probe+0xc0>)
 80032a6:	f000 fae7 	bl	8003878 <LIS3MDL_ReadID>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d003      	beq.n	80032b8 <LIS3MDL_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 80032b0:	f06f 0304 	mvn.w	r3, #4
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032b6:	e022      	b.n	80032fe <LIS3MDL_Probe+0xa2>
  }
  else if (lis3mdl_id != LIS3MDL_ID)
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
 80032ba:	2b3d      	cmp	r3, #61	; 0x3d
 80032bc:	d003      	beq.n	80032c6 <LIS3MDL_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 80032be:	f06f 0306 	mvn.w	r3, #6
 80032c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032c4:	e01b      	b.n	80032fe <LIS3MDL_Probe+0xa2>
  }
  else
  {
    Motion_Sensor_CompObj[1] = &LIS3MDL_Obj;
 80032c6:	4b16      	ldr	r3, [pc, #88]	; (8003320 <LIS3MDL_Probe+0xc4>)
 80032c8:	4a14      	ldr	r2, [pc, #80]	; (800331c <LIS3MDL_Probe+0xc0>)
 80032ca:	605a      	str	r2, [r3, #4]
    Motion_Sensor_Drv[1]     = (MOTION_SENSOR_CommonDrv_t *) &LIS3MDL_COMMON_Driver;
 80032cc:	4b15      	ldr	r3, [pc, #84]	; (8003324 <LIS3MDL_Probe+0xc8>)
 80032ce:	4a16      	ldr	r2, [pc, #88]	; (8003328 <LIS3MDL_Probe+0xcc>)
 80032d0:	605a      	str	r2, [r3, #4]
    if (Motion_Sensor_Drv[1]->Init(Motion_Sensor_CompObj[1]) < 0)
 80032d2:	4b14      	ldr	r3, [pc, #80]	; (8003324 <LIS3MDL_Probe+0xc8>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a11      	ldr	r2, [pc, #68]	; (8003320 <LIS3MDL_Probe+0xc4>)
 80032da:	6852      	ldr	r2, [r2, #4]
 80032dc:	4610      	mov	r0, r2
 80032de:	4798      	blx	r3
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	da03      	bge.n	80032ee <LIS3MDL_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 80032e6:	f06f 0304 	mvn.w	r3, #4
 80032ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032ec:	e007      	b.n	80032fe <LIS3MDL_Probe+0xa2>
    }
    else
    {
      if ((Functions & MOTION_MAGNETO) != 0U)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f003 0304 	and.w	r3, r3, #4
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d002      	beq.n	80032fe <LIS3MDL_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[1][MagnetoIdx] = (MOTION_SENSOR_FuncDrv_t *) &LIS3MDL_MAG_Driver;
 80032f8:	4b0c      	ldr	r3, [pc, #48]	; (800332c <LIS3MDL_Probe+0xd0>)
 80032fa:	4a0d      	ldr	r2, [pc, #52]	; (8003330 <LIS3MDL_Probe+0xd4>)
 80032fc:	615a      	str	r2, [r3, #20]
      }
    }
  }

  return status;
 80032fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003300:	4618      	mov	r0, r3
 8003302:	3730      	adds	r7, #48	; 0x30
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	08002515 	.word	0x08002515
 800330c:	08002595 	.word	0x08002595
 8003310:	08002615 	.word	0x08002615
 8003314:	080025e5 	.word	0x080025e5
 8003318:	0800268f 	.word	0x0800268f
 800331c:	20000f70 	.word	0x20000f70
 8003320:	20000f18 	.word	0x20000f18
 8003324:	20000f20 	.word	0x20000f20
 8003328:	200000d0 	.word	0x200000d0
 800332c:	20000f28 	.word	0x20000f28
 8003330:	200000e0 	.word	0x200000e0

08003334 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 800333a:	4b0c      	ldr	r3, [pc, #48]	; (800336c <BSP_PSENSOR_Init+0x38>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	20ba      	movs	r0, #186	; 0xba
 8003340:	4798      	blx	r3
 8003342:	4603      	mov	r3, r0
 8003344:	2bb1      	cmp	r3, #177	; 0xb1
 8003346:	d002      	beq.n	800334e <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	607b      	str	r3, [r7, #4]
 800334c:	e009      	b.n	8003362 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 800334e:	4b08      	ldr	r3, [pc, #32]	; (8003370 <BSP_PSENSOR_Init+0x3c>)
 8003350:	4a06      	ldr	r2, [pc, #24]	; (800336c <BSP_PSENSOR_Init+0x38>)
 8003352:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8003354:	4b06      	ldr	r3, [pc, #24]	; (8003370 <BSP_PSENSOR_Init+0x3c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	20ba      	movs	r0, #186	; 0xba
 800335c:	4798      	blx	r3
    ret = PSENSOR_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8003362:	687b      	ldr	r3, [r7, #4]
}
 8003364:	4618      	mov	r0, r3
 8003366:	3708      	adds	r7, #8
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	20000104 	.word	0x20000104
 8003370:	20000f9c 	.word	0x20000f9c

08003374 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8003378:	4b04      	ldr	r3, [pc, #16]	; (800338c <BSP_PSENSOR_ReadPressure+0x18>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	20ba      	movs	r0, #186	; 0xba
 8003380:	4798      	blx	r3
 8003382:	eef0 7a40 	vmov.f32	s15, s0
}
 8003386:	eeb0 0a67 	vmov.f32	s0, s15
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000f9c 	.word	0x20000f9c

08003390 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800339a:	4b09      	ldr	r3, [pc, #36]	; (80033c0 <BSP_TSENSOR_Init+0x30>)
 800339c:	4a09      	ldr	r2, [pc, #36]	; (80033c4 <BSP_TSENSOR_Init+0x34>)
 800339e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 80033a0:	f7ff f858 	bl	8002454 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 80033a4:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <BSP_TSENSOR_Init+0x30>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2100      	movs	r1, #0
 80033ac:	20be      	movs	r0, #190	; 0xbe
 80033ae:	4798      	blx	r3

  ret = TSENSOR_OK;
 80033b0:	2300      	movs	r3, #0
 80033b2:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80033b4:	79fb      	ldrb	r3, [r7, #7]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20000fa0 	.word	0x20000fa0
 80033c4:	200000c0 	.word	0x200000c0

080033c8 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80033cc:	4b04      	ldr	r3, [pc, #16]	; (80033e0 <BSP_TSENSOR_ReadTemp+0x18>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	20be      	movs	r0, #190	; 0xbe
 80033d4:	4798      	blx	r3
 80033d6:	eef0 7a40 	vmov.f32	s15, s0
}
 80033da:	eeb0 0a67 	vmov.f32	s0, s15
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	20000fa0 	.word	0x20000fa0

080033e4 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	4603      	mov	r3, r0
 80033ec:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80033ee:	88fb      	ldrh	r3, [r7, #6]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2120      	movs	r1, #32
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff f851 	bl	800249c <SENSOR_IO_Read>
 80033fa:	4603      	mov	r3, r0
 80033fc:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	f023 0304 	bic.w	r3, r3, #4
 8003404:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003406:	7bfb      	ldrb	r3, [r7, #15]
 8003408:	f043 0304 	orr.w	r3, r3, #4
 800340c:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	f023 0303 	bic.w	r3, r3, #3
 8003414:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003416:	7bfb      	ldrb	r3, [r7, #15]
 8003418:	f043 0301 	orr.w	r3, r3, #1
 800341c:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003424:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003426:	88fb      	ldrh	r3, [r7, #6]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	7bfa      	ldrb	r2, [r7, #15]
 800342c:	2120      	movs	r1, #32
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff f81a 	bl	8002468 <SENSOR_IO_Write>
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003446:	2300      	movs	r3, #0
 8003448:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 800344a:	f7ff f803 	bl	8002454 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800344e:	88fb      	ldrh	r3, [r7, #6]
 8003450:	b2db      	uxtb	r3, r3
 8003452:	210f      	movs	r1, #15
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff f821 	bl	800249c <SENSOR_IO_Read>
 800345a:	4603      	mov	r3, r0
 800345c:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800345e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8003472:	88fb      	ldrh	r3, [r7, #6]
 8003474:	b2d8      	uxtb	r0, r3
 8003476:	f107 020c 	add.w	r2, r7, #12
 800347a:	2302      	movs	r3, #2
 800347c:	21b0      	movs	r1, #176	; 0xb0
 800347e:	f7ff f82b 	bl	80024d8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8003482:	7b3b      	ldrb	r3, [r7, #12]
 8003484:	085b      	lsrs	r3, r3, #1
 8003486:	b2db      	uxtb	r3, r3
 8003488:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 800348a:	7b7b      	ldrb	r3, [r7, #13]
 800348c:	085b      	lsrs	r3, r3, #1
 800348e:	b2db      	uxtb	r3, r3
 8003490:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8003492:	88fb      	ldrh	r3, [r7, #6]
 8003494:	b2d8      	uxtb	r0, r3
 8003496:	f107 020c 	add.w	r2, r7, #12
 800349a:	2302      	movs	r3, #2
 800349c:	21b6      	movs	r1, #182	; 0xb6
 800349e:	f7ff f81b 	bl	80024d8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80034a2:	7b7b      	ldrb	r3, [r7, #13]
 80034a4:	021b      	lsls	r3, r3, #8
 80034a6:	b21a      	sxth	r2, r3
 80034a8:	7b3b      	ldrb	r3, [r7, #12]
 80034aa:	b21b      	sxth	r3, r3
 80034ac:	4313      	orrs	r3, r2
 80034ae:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80034b0:	88fb      	ldrh	r3, [r7, #6]
 80034b2:	b2d8      	uxtb	r0, r3
 80034b4:	f107 020c 	add.w	r2, r7, #12
 80034b8:	2302      	movs	r3, #2
 80034ba:	21ba      	movs	r1, #186	; 0xba
 80034bc:	f7ff f80c 	bl	80024d8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80034c0:	7b7b      	ldrb	r3, [r7, #13]
 80034c2:	021b      	lsls	r3, r3, #8
 80034c4:	b21a      	sxth	r2, r3
 80034c6:	7b3b      	ldrb	r3, [r7, #12]
 80034c8:	b21b      	sxth	r3, r3
 80034ca:	4313      	orrs	r3, r2
 80034cc:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80034ce:	88fb      	ldrh	r3, [r7, #6]
 80034d0:	b2d8      	uxtb	r0, r3
 80034d2:	f107 020c 	add.w	r2, r7, #12
 80034d6:	2302      	movs	r3, #2
 80034d8:	21a8      	movs	r1, #168	; 0xa8
 80034da:	f7fe fffd 	bl	80024d8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80034de:	7b7b      	ldrb	r3, [r7, #13]
 80034e0:	021b      	lsls	r3, r3, #8
 80034e2:	b21a      	sxth	r2, r3
 80034e4:	7b3b      	ldrb	r3, [r7, #12]
 80034e6:	b21b      	sxth	r3, r3
 80034e8:	4313      	orrs	r3, r2
 80034ea:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80034ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80034f0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	ee07 3a90 	vmov	s15, r3
 80034fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034fe:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003502:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	ee07 3a90 	vmov	s15, r3
 800350c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003510:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003514:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003518:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	ee07 3a90 	vmov	s15, r3
 8003522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800352a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800352e:	ee07 3a90 	vmov	s15, r3
 8003532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800353a:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800353e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003542:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003546:	ee67 7a87 	vmul.f32	s15, s15, s14
 800354a:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800354e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003552:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003598 <HTS221_H_ReadHumidity+0x130>
 8003556:	eef4 7ac7 	vcmpe.f32	s15, s14
 800355a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355e:	dd01      	ble.n	8003564 <HTS221_H_ReadHumidity+0xfc>
 8003560:	4b0e      	ldr	r3, [pc, #56]	; (800359c <HTS221_H_ReadHumidity+0x134>)
 8003562:	e00a      	b.n	800357a <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8003564:	edd7 7a04 	vldr	s15, [r7, #16]
 8003568:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800356c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003570:	d502      	bpl.n	8003578 <HTS221_H_ReadHumidity+0x110>
 8003572:	f04f 0300 	mov.w	r3, #0
 8003576:	e000      	b.n	800357a <HTS221_H_ReadHumidity+0x112>
 8003578:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 800357a:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800357c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003580:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003584:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003588:	eef0 7a66 	vmov.f32	s15, s13
}
 800358c:	eeb0 0a67 	vmov.f32	s0, s15
 8003590:	3720      	adds	r7, #32
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	447a0000 	.word	0x447a0000
 800359c:	447a0000 	.word	0x447a0000

080035a0 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	6039      	str	r1, [r7, #0]
 80035aa:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80035ac:	88fb      	ldrh	r3, [r7, #6]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2120      	movs	r1, #32
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fe ff72 	bl	800249c <SENSOR_IO_Read>
 80035b8:	4603      	mov	r3, r0
 80035ba:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
 80035be:	f023 0304 	bic.w	r3, r3, #4
 80035c2:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80035c4:	7bfb      	ldrb	r3, [r7, #15]
 80035c6:	f043 0304 	orr.w	r3, r3, #4
 80035ca:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	f023 0303 	bic.w	r3, r3, #3
 80035d2:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	f043 0301 	orr.w	r3, r3, #1
 80035da:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80035dc:	7bfb      	ldrb	r3, [r7, #15]
 80035de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80035e2:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80035e4:	88fb      	ldrh	r3, [r7, #6]
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	7bfa      	ldrb	r2, [r7, #15]
 80035ea:	2120      	movs	r1, #32
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7fe ff3b 	bl	8002468 <SENSOR_IO_Write>
}
 80035f2:	bf00      	nop
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b088      	sub	sp, #32
 80035fe:	af00      	add	r7, sp, #0
 8003600:	4603      	mov	r3, r0
 8003602:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8003604:	88fb      	ldrh	r3, [r7, #6]
 8003606:	b2d8      	uxtb	r0, r3
 8003608:	f107 0208 	add.w	r2, r7, #8
 800360c:	2302      	movs	r3, #2
 800360e:	21b2      	movs	r1, #178	; 0xb2
 8003610:	f7fe ff62 	bl	80024d8 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8003614:	88fb      	ldrh	r3, [r7, #6]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2135      	movs	r1, #53	; 0x35
 800361a:	4618      	mov	r0, r3
 800361c:	f7fe ff3e 	bl	800249c <SENSOR_IO_Read>
 8003620:	4603      	mov	r3, r0
 8003622:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8003624:	7ffb      	ldrb	r3, [r7, #31]
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	b21b      	sxth	r3, r3
 800362a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800362e:	b21a      	sxth	r2, r3
 8003630:	7a3b      	ldrb	r3, [r7, #8]
 8003632:	b21b      	sxth	r3, r3
 8003634:	4313      	orrs	r3, r2
 8003636:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8003638:	7ffb      	ldrb	r3, [r7, #31]
 800363a:	019b      	lsls	r3, r3, #6
 800363c:	b21b      	sxth	r3, r3
 800363e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003642:	b21a      	sxth	r2, r3
 8003644:	7a7b      	ldrb	r3, [r7, #9]
 8003646:	b21b      	sxth	r3, r3
 8003648:	4313      	orrs	r3, r2
 800364a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800364c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003650:	10db      	asrs	r3, r3, #3
 8003652:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8003654:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003658:	10db      	asrs	r3, r3, #3
 800365a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800365c:	88fb      	ldrh	r3, [r7, #6]
 800365e:	b2d8      	uxtb	r0, r3
 8003660:	f107 0208 	add.w	r2, r7, #8
 8003664:	2304      	movs	r3, #4
 8003666:	21bc      	movs	r1, #188	; 0xbc
 8003668:	f7fe ff36 	bl	80024d8 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800366c:	7a7b      	ldrb	r3, [r7, #9]
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	b21a      	sxth	r2, r3
 8003672:	7a3b      	ldrb	r3, [r7, #8]
 8003674:	b21b      	sxth	r3, r3
 8003676:	4313      	orrs	r3, r2
 8003678:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800367a:	7afb      	ldrb	r3, [r7, #11]
 800367c:	021b      	lsls	r3, r3, #8
 800367e:	b21a      	sxth	r2, r3
 8003680:	7abb      	ldrb	r3, [r7, #10]
 8003682:	b21b      	sxth	r3, r3
 8003684:	4313      	orrs	r3, r2
 8003686:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8003688:	88fb      	ldrh	r3, [r7, #6]
 800368a:	b2d8      	uxtb	r0, r3
 800368c:	f107 0208 	add.w	r2, r7, #8
 8003690:	2302      	movs	r3, #2
 8003692:	21aa      	movs	r1, #170	; 0xaa
 8003694:	f7fe ff20 	bl	80024d8 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003698:	7a7b      	ldrb	r3, [r7, #9]
 800369a:	021b      	lsls	r3, r3, #8
 800369c:	b21a      	sxth	r2, r3
 800369e:	7a3b      	ldrb	r3, [r7, #8]
 80036a0:	b21b      	sxth	r3, r3
 80036a2:	4313      	orrs	r3, r2
 80036a4:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80036a6:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80036aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	ee07 3a90 	vmov	s15, r3
 80036b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036b8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80036bc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	ee07 3a90 	vmov	s15, r3
 80036c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036ca:	ee67 6a27 	vmul.f32	s13, s14, s15
 80036ce:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80036d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	ee07 3a90 	vmov	s15, r3
 80036dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036e4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80036e8:	ee07 3a90 	vmov	s15, r3
 80036ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036f4:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	ee07 3a90 	vmov	s15, r3
}
 80036fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003702:	3720      	adds	r7, #32
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <LIS3MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_RegisterBusIO(LIS3MDL_Object_t *pObj, LIS3MDL_IO_t *pIO)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS3MDL_OK;
 8003712:	2300      	movs	r3, #0
 8003714:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d103      	bne.n	8003724 <LIS3MDL_RegisterBusIO+0x1c>
  {
    ret = LIS3MDL_ERROR;
 800371c:	f04f 33ff 	mov.w	r3, #4294967295
 8003720:	60fb      	str	r3, [r7, #12]
 8003722:	e04d      	b.n	80037c0 <LIS3MDL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	7b1a      	ldrb	r2, [r3, #12]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	691a      	ldr	r2, [r3, #16]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	695a      	ldr	r2, [r3, #20]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	699a      	ldr	r2, [r3, #24]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a1b      	ldr	r2, [pc, #108]	; (80037cc <LIS3MDL_RegisterBusIO+0xc4>)
 8003760:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a1a      	ldr	r2, [pc, #104]	; (80037d0 <LIS3MDL_RegisterBusIO+0xc8>)
 8003766:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d103      	bne.n	800377e <LIS3MDL_RegisterBusIO+0x76>
    {
      ret = LIS3MDL_ERROR;
 8003776:	f04f 33ff 	mov.w	r3, #4294967295
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	e020      	b.n	80037c0 <LIS3MDL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LIS3MDL_OK)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4798      	blx	r3
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <LIS3MDL_RegisterBusIO+0x8a>
    {
      ret = LIS3MDL_ERROR;
 800378a:	f04f 33ff 	mov.w	r3, #4294967295
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	e016      	b.n	80037c0 <LIS3MDL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LIS3MDL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	2b02      	cmp	r3, #2
 8003798:	d112      	bne.n	80037c0 <LIS3MDL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10d      	bne.n	80037c0 <LIS3MDL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x07;
 80037a4:	2307      	movs	r3, #7
 80037a6:	72fb      	strb	r3, [r7, #11]

          if (LIS3MDL_Write_Reg(pObj, LIS3MDL_CTRL_REG3, data) != LIS3MDL_OK)
 80037a8:	7afb      	ldrb	r3, [r7, #11]
 80037aa:	461a      	mov	r2, r3
 80037ac:	2122      	movs	r1, #34	; 0x22
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 fb51 	bl	8003e56 <LIS3MDL_Write_Reg>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <LIS3MDL_RegisterBusIO+0xb8>
          {
            ret = LIS3MDL_ERROR;
 80037ba:	f04f 33ff 	mov.w	r3, #4294967295
 80037be:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  }
  return ret;
 80037c0:	68fb      	ldr	r3, [r7, #12]
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	08003e8d 	.word	0x08003e8d
 80037d0:	08003eef 	.word	0x08003eef

080037d4 <LIS3MDL_Init>:
  * @brief  Component initialization
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_Init(LIS3MDL_Object_t *pObj)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Operating mode selection - power down */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_POWER_DOWN) != LIS3MDL_OK)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	331c      	adds	r3, #28
 80037e0:	2102      	movs	r1, #2
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 fdac 	bl	8004340 <lis3mdl_operating_mode_set>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d002      	beq.n	80037f4 <LIS3MDL_Init+0x20>
  {
    return LIS3MDL_ERROR;
 80037ee:	f04f 33ff 	mov.w	r3, #4294967295
 80037f2:	e025      	b.n	8003840 <LIS3MDL_Init+0x6c>
  }

  /* Enable BDU */
  if (lis3mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS3MDL_OK)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	331c      	adds	r3, #28
 80037f8:	2101      	movs	r1, #1
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 fdc6 	bl	800438c <lis3mdl_block_data_update_set>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d002      	beq.n	800380c <LIS3MDL_Init+0x38>
  {
    return LIS3MDL_ERROR;
 8003806:	f04f 33ff 	mov.w	r3, #4294967295
 800380a:	e019      	b.n	8003840 <LIS3MDL_Init+0x6c>
  }

  /* Set Output data rate. */
  if (LIS3MDL_MAG_SetOutputDataRate(pObj, 80.0f) != LIS3MDL_OK)
 800380c:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8003848 <LIS3MDL_Init+0x74>
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 f9db 	bl	8003bcc <LIS3MDL_MAG_SetOutputDataRate>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d002      	beq.n	8003822 <LIS3MDL_Init+0x4e>
  {
    return LIS3MDL_ERROR;
 800381c:	f04f 33ff 	mov.w	r3, #4294967295
 8003820:	e00e      	b.n	8003840 <LIS3MDL_Init+0x6c>
  }

  /* Full scale selection. */
  if (LIS3MDL_MAG_SetFullScale(pObj, 4) != LIS3MDL_OK)
 8003822:	2104      	movs	r1, #4
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 fa73 	bl	8003d10 <LIS3MDL_MAG_SetFullScale>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d002      	beq.n	8003836 <LIS3MDL_Init+0x62>
  {
    return LIS3MDL_ERROR;
 8003830:	f04f 33ff 	mov.w	r3, #4294967295
 8003834:	e004      	b.n	8003840 <LIS3MDL_Init+0x6c>
  }

  pObj->is_initialized = 1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LIS3MDL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	42a00000 	.word	0x42a00000

0800384c <LIS3MDL_DeInit>:
 * @brief Deinitialize the LIS3MDL sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_DeInit(LIS3MDL_Object_t *pObj)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS3MDL_MAG_Disable(pObj) != LIS3MDL_OK)
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f873 	bl	8003940 <LIS3MDL_MAG_Disable>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <LIS3MDL_DeInit+0x1a>
  {
    return LIS3MDL_ERROR;
 8003860:	f04f 33ff 	mov.w	r3, #4294967295
 8003864:	e004      	b.n	8003870 <LIS3MDL_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LIS3MDL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3708      	adds	r7, #8
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <LIS3MDL_ReadID>:
  * @param  pObj pointer to Component object
  * @param  Id pointer to Component ID
  * @retval Component status
  */
int32_t LIS3MDL_ReadID(LIS3MDL_Object_t *pObj, uint8_t *Id)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  if (lis3mdl_device_id_get(&(pObj->Ctx), Id) != LIS3MDL_OK)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	331c      	adds	r3, #28
 8003886:	6839      	ldr	r1, [r7, #0]
 8003888:	4618      	mov	r0, r3
 800388a:	f000 fdf0 	bl	800446e <lis3mdl_device_id_get>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d002      	beq.n	800389a <LIS3MDL_ReadID+0x22>
  {
    return LIS3MDL_ERROR;
 8003894:	f04f 33ff 	mov.w	r3, #4294967295
 8003898:	e000      	b.n	800389c <LIS3MDL_ReadID+0x24>
  }

  return LIS3MDL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3708      	adds	r7, #8
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <LIS3MDL_GetCapabilities>:
  * @param  pObj pointer to Component object
  * @param  Capabilities pointer to LIS3MDL sensor capabilities
  * @retval Component status
  */
int32_t LIS3MDL_GetCapabilities(LIS3MDL_Object_t *pObj, LIS3MDL_Capabilities_t *Capabilities)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	2200      	movs	r2, #0
 80038b2:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	2200      	movs	r2, #0
 80038b8:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2201      	movs	r2, #1
 80038be:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	2200      	movs	r2, #0
 80038c4:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2200      	movs	r2, #0
 80038ca:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	2200      	movs	r2, #0
 80038d0:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 16;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2210      	movs	r2, #16
 80038d6:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 80.0f;
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	4a04      	ldr	r2, [pc, #16]	; (80038fc <LIS3MDL_GetCapabilities+0x58>)
 80038ec:	619a      	str	r2, [r3, #24]
  return LIS3MDL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr
 80038fc:	42a00000 	.word	0x42a00000

08003900 <LIS3MDL_MAG_Enable>:
 * @brief Enable the LIS3MDL accelerometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_Enable(LIS3MDL_Object_t *pObj)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800390e:	2b01      	cmp	r3, #1
 8003910:	d101      	bne.n	8003916 <LIS3MDL_MAG_Enable+0x16>
  {
    return LIS3MDL_OK;
 8003912:	2300      	movs	r3, #0
 8003914:	e010      	b.n	8003938 <LIS3MDL_MAG_Enable+0x38>
  }

  /* Operating mode selection - continuous */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_CONTINUOUS_MODE) != LIS3MDL_OK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	331c      	adds	r3, #28
 800391a:	2100      	movs	r1, #0
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fd0f 	bl	8004340 <lis3mdl_operating_mode_set>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <LIS3MDL_MAG_Enable+0x2e>
  {
    return LIS3MDL_ERROR;
 8003928:	f04f 33ff 	mov.w	r3, #4294967295
 800392c:	e004      	b.n	8003938 <LIS3MDL_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LIS3MDL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <LIS3MDL_MAG_Disable>:
 * @brief Disable the LIS3MDL accelerometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_Disable(LIS3MDL_Object_t *pObj)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <LIS3MDL_MAG_Disable+0x16>
  {
    return LIS3MDL_OK;
 8003952:	2300      	movs	r3, #0
 8003954:	e010      	b.n	8003978 <LIS3MDL_MAG_Disable+0x38>
  }

  /* Operating mode selection - power down */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_POWER_DOWN) != LIS3MDL_OK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	331c      	adds	r3, #28
 800395a:	2102      	movs	r1, #2
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fcef 	bl	8004340 <lis3mdl_operating_mode_set>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <LIS3MDL_MAG_Disable+0x2e>
  {
    return LIS3MDL_ERROR;
 8003968:	f04f 33ff 	mov.w	r3, #4294967295
 800396c:	e004      	b.n	8003978 <LIS3MDL_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LIS3MDL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <LIS3MDL_MAG_GetSensitivity>:
 * @param pObj the device pObj
 * @param Sensitivity pointer to Sensitivity value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetSensitivity(LIS3MDL_Object_t *pObj, float *Sensitivity)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lis3mdl_full_scale_get(&(pObj->Ctx), &full_scale) != LIS3MDL_OK)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	331c      	adds	r3, #28
 800398e:	f107 020f 	add.w	r2, r7, #15
 8003992:	4611      	mov	r1, r2
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fc9b 	bl	80042d0 <lis3mdl_full_scale_get>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <LIS3MDL_MAG_GetSensitivity+0x26>
  {
    return LIS3MDL_ERROR;
 80039a0:	f04f 33ff 	mov.w	r3, #4294967295
 80039a4:	e020      	b.n	80039e8 <LIS3MDL_MAG_GetSensitivity+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d81b      	bhi.n	80039e4 <LIS3MDL_MAG_GetSensitivity+0x64>
 80039ac:	a201      	add	r2, pc, #4	; (adr r2, 80039b4 <LIS3MDL_MAG_GetSensitivity+0x34>)
 80039ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b2:	bf00      	nop
 80039b4:	080039c5 	.word	0x080039c5
 80039b8:	080039cd 	.word	0x080039cd
 80039bc:	080039d5 	.word	0x080039d5
 80039c0:	080039dd 	.word	0x080039dd
  {
    case LIS3MDL_4_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_4GAUSS;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	4a0a      	ldr	r2, [pc, #40]	; (80039f0 <LIS3MDL_MAG_GetSensitivity+0x70>)
 80039c8:	601a      	str	r2, [r3, #0]
      break;
 80039ca:	e00c      	b.n	80039e6 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_8_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_8GAUSS;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	4a09      	ldr	r2, [pc, #36]	; (80039f4 <LIS3MDL_MAG_GetSensitivity+0x74>)
 80039d0:	601a      	str	r2, [r3, #0]
      break;
 80039d2:	e008      	b.n	80039e6 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_12_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_12GAUSS;
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	4a08      	ldr	r2, [pc, #32]	; (80039f8 <LIS3MDL_MAG_GetSensitivity+0x78>)
 80039d8:	601a      	str	r2, [r3, #0]
      break;
 80039da:	e004      	b.n	80039e6 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_16_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_16GAUSS;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	4a07      	ldr	r2, [pc, #28]	; (80039fc <LIS3MDL_MAG_GetSensitivity+0x7c>)
 80039e0:	601a      	str	r2, [r3, #0]
      break;
 80039e2:	e000      	b.n	80039e6 <LIS3MDL_MAG_GetSensitivity+0x66>
    default:
      break;
 80039e4:	bf00      	nop
  }

  return LIS3MDL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	3e158106 	.word	0x3e158106
 80039f4:	3e958106 	.word	0x3e958106
 80039f8:	3ee04189 	.word	0x3ee04189
 80039fc:	3f158106 	.word	0x3f158106

08003a00 <LIS3MDL_MAG_GetOutputDataRate>:
 * @param pObj the device pObj
 * @param Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetOutputDataRate(LIS3MDL_Object_t *pObj, float *Odr)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  lis3mdl_om_t odr_low_level;

  /* Get current output data rate. */
  if (lis3mdl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS3MDL_OK)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	331c      	adds	r3, #28
 8003a0e:	f107 020f 	add.w	r2, r7, #15
 8003a12:	4611      	mov	r1, r2
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 fb11 	bl	800403c <lis3mdl_data_rate_get>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d002      	beq.n	8003a26 <LIS3MDL_MAG_GetOutputDataRate+0x26>
  {
    return LIS3MDL_ERROR;
 8003a20:	f04f 33ff 	mov.w	r3, #4294967295
 8003a24:	e0b6      	b.n	8003b94 <LIS3MDL_MAG_GetOutputDataRate+0x194>
  }

  switch (odr_low_level)
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
 8003a28:	2b3e      	cmp	r3, #62	; 0x3e
 8003a2a:	f200 80b1 	bhi.w	8003b90 <LIS3MDL_MAG_GetOutputDataRate+0x190>
 8003a2e:	a201      	add	r2, pc, #4	; (adr r2, 8003a34 <LIS3MDL_MAG_GetOutputDataRate+0x34>)
 8003a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a34:	08003b31 	.word	0x08003b31
 8003a38:	08003b89 	.word	0x08003b89
 8003a3c:	08003b39 	.word	0x08003b39
 8003a40:	08003b91 	.word	0x08003b91
 8003a44:	08003b41 	.word	0x08003b41
 8003a48:	08003b91 	.word	0x08003b91
 8003a4c:	08003b49 	.word	0x08003b49
 8003a50:	08003b91 	.word	0x08003b91
 8003a54:	08003b51 	.word	0x08003b51
 8003a58:	08003b91 	.word	0x08003b91
 8003a5c:	08003b59 	.word	0x08003b59
 8003a60:	08003b91 	.word	0x08003b91
 8003a64:	08003b61 	.word	0x08003b61
 8003a68:	08003b91 	.word	0x08003b91
 8003a6c:	08003b69 	.word	0x08003b69
 8003a70:	08003b91 	.word	0x08003b91
 8003a74:	08003b91 	.word	0x08003b91
 8003a78:	08003b81 	.word	0x08003b81
 8003a7c:	08003b39 	.word	0x08003b39
 8003a80:	08003b91 	.word	0x08003b91
 8003a84:	08003b41 	.word	0x08003b41
 8003a88:	08003b91 	.word	0x08003b91
 8003a8c:	08003b49 	.word	0x08003b49
 8003a90:	08003b91 	.word	0x08003b91
 8003a94:	08003b51 	.word	0x08003b51
 8003a98:	08003b91 	.word	0x08003b91
 8003a9c:	08003b59 	.word	0x08003b59
 8003aa0:	08003b91 	.word	0x08003b91
 8003aa4:	08003b61 	.word	0x08003b61
 8003aa8:	08003b91 	.word	0x08003b91
 8003aac:	08003b69 	.word	0x08003b69
 8003ab0:	08003b91 	.word	0x08003b91
 8003ab4:	08003b91 	.word	0x08003b91
 8003ab8:	08003b79 	.word	0x08003b79
 8003abc:	08003b39 	.word	0x08003b39
 8003ac0:	08003b91 	.word	0x08003b91
 8003ac4:	08003b41 	.word	0x08003b41
 8003ac8:	08003b91 	.word	0x08003b91
 8003acc:	08003b49 	.word	0x08003b49
 8003ad0:	08003b91 	.word	0x08003b91
 8003ad4:	08003b51 	.word	0x08003b51
 8003ad8:	08003b91 	.word	0x08003b91
 8003adc:	08003b59 	.word	0x08003b59
 8003ae0:	08003b91 	.word	0x08003b91
 8003ae4:	08003b61 	.word	0x08003b61
 8003ae8:	08003b91 	.word	0x08003b91
 8003aec:	08003b69 	.word	0x08003b69
 8003af0:	08003b91 	.word	0x08003b91
 8003af4:	08003b91 	.word	0x08003b91
 8003af8:	08003b71 	.word	0x08003b71
 8003afc:	08003b39 	.word	0x08003b39
 8003b00:	08003b91 	.word	0x08003b91
 8003b04:	08003b41 	.word	0x08003b41
 8003b08:	08003b91 	.word	0x08003b91
 8003b0c:	08003b49 	.word	0x08003b49
 8003b10:	08003b91 	.word	0x08003b91
 8003b14:	08003b51 	.word	0x08003b51
 8003b18:	08003b91 	.word	0x08003b91
 8003b1c:	08003b59 	.word	0x08003b59
 8003b20:	08003b91 	.word	0x08003b91
 8003b24:	08003b61 	.word	0x08003b61
 8003b28:	08003b91 	.word	0x08003b91
 8003b2c:	08003b69 	.word	0x08003b69
  {
    case LIS3MDL_LP_Hz625:
      *Odr = 0.625f;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	4a1a      	ldr	r2, [pc, #104]	; (8003b9c <LIS3MDL_MAG_GetOutputDataRate+0x19c>)
 8003b34:	601a      	str	r2, [r3, #0]
      break;
 8003b36:	e02c      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_1Hz25:
    case LIS3MDL_MP_1Hz25:
    case LIS3MDL_HP_1Hz25:
    case LIS3MDL_UHP_1Hz25:
      *Odr = 1.250f;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	4a19      	ldr	r2, [pc, #100]	; (8003ba0 <LIS3MDL_MAG_GetOutputDataRate+0x1a0>)
 8003b3c:	601a      	str	r2, [r3, #0]
      break;
 8003b3e:	e028      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_2Hz5:
    case LIS3MDL_MP_2Hz5:
    case LIS3MDL_HP_2Hz5:
    case LIS3MDL_UHP_2Hz5:
      *Odr = 2.500f;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	4a18      	ldr	r2, [pc, #96]	; (8003ba4 <LIS3MDL_MAG_GetOutputDataRate+0x1a4>)
 8003b44:	601a      	str	r2, [r3, #0]
      break;
 8003b46:	e024      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_5Hz:
    case LIS3MDL_MP_5Hz:
    case LIS3MDL_HP_5Hz:
    case LIS3MDL_UHP_5Hz:
      *Odr = 5.000f;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	4a17      	ldr	r2, [pc, #92]	; (8003ba8 <LIS3MDL_MAG_GetOutputDataRate+0x1a8>)
 8003b4c:	601a      	str	r2, [r3, #0]
      break;
 8003b4e:	e020      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_10Hz:
    case LIS3MDL_MP_10Hz:
    case LIS3MDL_HP_10Hz:
    case LIS3MDL_UHP_10Hz:
      *Odr = 10.000f;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	4a16      	ldr	r2, [pc, #88]	; (8003bac <LIS3MDL_MAG_GetOutputDataRate+0x1ac>)
 8003b54:	601a      	str	r2, [r3, #0]
      break;
 8003b56:	e01c      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_20Hz:
    case LIS3MDL_MP_20Hz:
    case LIS3MDL_HP_20Hz:
    case LIS3MDL_UHP_20Hz:
      *Odr = 20.000f;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	4a15      	ldr	r2, [pc, #84]	; (8003bb0 <LIS3MDL_MAG_GetOutputDataRate+0x1b0>)
 8003b5c:	601a      	str	r2, [r3, #0]
      break;
 8003b5e:	e018      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_40Hz:
    case LIS3MDL_MP_40Hz:
    case LIS3MDL_HP_40Hz:
    case LIS3MDL_UHP_40Hz:
      *Odr = 40.000f;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	4a14      	ldr	r2, [pc, #80]	; (8003bb4 <LIS3MDL_MAG_GetOutputDataRate+0x1b4>)
 8003b64:	601a      	str	r2, [r3, #0]
      break;
 8003b66:	e014      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_80Hz:
    case LIS3MDL_MP_80Hz:
    case LIS3MDL_HP_80Hz:
    case LIS3MDL_UHP_80Hz:
      *Odr = 80.000f;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	4a13      	ldr	r2, [pc, #76]	; (8003bb8 <LIS3MDL_MAG_GetOutputDataRate+0x1b8>)
 8003b6c:	601a      	str	r2, [r3, #0]
      break;
 8003b6e:	e010      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_UHP_155Hz:
      *Odr = 155.000f;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	4a12      	ldr	r2, [pc, #72]	; (8003bbc <LIS3MDL_MAG_GetOutputDataRate+0x1bc>)
 8003b74:	601a      	str	r2, [r3, #0]
      break;
 8003b76:	e00c      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_HP_300Hz:
      *Odr = 300.000f;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	4a11      	ldr	r2, [pc, #68]	; (8003bc0 <LIS3MDL_MAG_GetOutputDataRate+0x1c0>)
 8003b7c:	601a      	str	r2, [r3, #0]
      break;
 8003b7e:	e008      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_MP_560Hz:
      *Odr = 560.000f;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	4a10      	ldr	r2, [pc, #64]	; (8003bc4 <LIS3MDL_MAG_GetOutputDataRate+0x1c4>)
 8003b84:	601a      	str	r2, [r3, #0]
      break;
 8003b86:	e004      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_1kHz:
      *Odr = 1000.000f;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	4a0f      	ldr	r2, [pc, #60]	; (8003bc8 <LIS3MDL_MAG_GetOutputDataRate+0x1c8>)
 8003b8c:	601a      	str	r2, [r3, #0]
      break;
 8003b8e:	e000      	b.n	8003b92 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    default:
      break;
 8003b90:	bf00      	nop
  }

  return LIS3MDL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	3f200000 	.word	0x3f200000
 8003ba0:	3fa00000 	.word	0x3fa00000
 8003ba4:	40200000 	.word	0x40200000
 8003ba8:	40a00000 	.word	0x40a00000
 8003bac:	41200000 	.word	0x41200000
 8003bb0:	41a00000 	.word	0x41a00000
 8003bb4:	42200000 	.word	0x42200000
 8003bb8:	42a00000 	.word	0x42a00000
 8003bbc:	431b0000 	.word	0x431b0000
 8003bc0:	43960000 	.word	0x43960000
 8003bc4:	440c0000 	.word	0x440c0000
 8003bc8:	447a0000 	.word	0x447a0000

08003bcc <LIS3MDL_MAG_SetOutputDataRate>:
 * @param pObj the device pObj
 * @param Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_SetOutputDataRate(LIS3MDL_Object_t *pObj, float Odr)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	ed87 0a00 	vstr	s0, [r7]
  lis3mdl_om_t new_odr;

  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
            : (Odr <=  1.250f) ? LIS3MDL_LP_1Hz25
 8003bd8:	edd7 7a00 	vldr	s15, [r7]
 8003bdc:	eeb6 7a04 	vmov.f32	s14, #100	; 0x3f200000  0.625
 8003be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be8:	d801      	bhi.n	8003bee <LIS3MDL_MAG_SetOutputDataRate+0x22>
 8003bea:	2300      	movs	r3, #0
 8003bec:	e042      	b.n	8003c74 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003bee:	edd7 7a00 	vldr	s15, [r7]
 8003bf2:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 8003bf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfe:	d801      	bhi.n	8003c04 <LIS3MDL_MAG_SetOutputDataRate+0x38>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e037      	b.n	8003c74 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003c04:	edd7 7a00 	vldr	s15, [r7]
 8003c08:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8003c0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c14:	d801      	bhi.n	8003c1a <LIS3MDL_MAG_SetOutputDataRate+0x4e>
 8003c16:	2304      	movs	r3, #4
 8003c18:	e02c      	b.n	8003c74 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003c1a:	edd7 7a00 	vldr	s15, [r7]
 8003c1e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003c22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c2a:	d801      	bhi.n	8003c30 <LIS3MDL_MAG_SetOutputDataRate+0x64>
 8003c2c:	2306      	movs	r3, #6
 8003c2e:	e021      	b.n	8003c74 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003c30:	edd7 7a00 	vldr	s15, [r7]
 8003c34:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c40:	d801      	bhi.n	8003c46 <LIS3MDL_MAG_SetOutputDataRate+0x7a>
 8003c42:	2308      	movs	r3, #8
 8003c44:	e016      	b.n	8003c74 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003c46:	edd7 7a00 	vldr	s15, [r7]
 8003c4a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003c4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c56:	d801      	bhi.n	8003c5c <LIS3MDL_MAG_SetOutputDataRate+0x90>
 8003c58:	230a      	movs	r3, #10
 8003c5a:	e00b      	b.n	8003c74 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003c5c:	edd7 7a00 	vldr	s15, [r7]
 8003c60:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8003c9c <LIS3MDL_MAG_SetOutputDataRate+0xd0>
 8003c64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c6c:	d801      	bhi.n	8003c72 <LIS3MDL_MAG_SetOutputDataRate+0xa6>
 8003c6e:	230c      	movs	r3, #12
 8003c70:	e000      	b.n	8003c74 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003c72:	230e      	movs	r3, #14
  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
 8003c74:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 10.000f) ? LIS3MDL_LP_10Hz
            : (Odr <= 20.000f) ? LIS3MDL_LP_20Hz
            : (Odr <= 40.000f) ? LIS3MDL_LP_40Hz
            :                      LIS3MDL_LP_80Hz;

  if (lis3mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS3MDL_OK)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	331c      	adds	r3, #28
 8003c7a:	7bfa      	ldrb	r2, [r7, #15]
 8003c7c:	4611      	mov	r1, r2
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 f996 	bl	8003fb0 <lis3mdl_data_rate_set>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d002      	beq.n	8003c90 <LIS3MDL_MAG_SetOutputDataRate+0xc4>
  {
    return LIS3MDL_ERROR;
 8003c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8e:	e000      	b.n	8003c92 <LIS3MDL_MAG_SetOutputDataRate+0xc6>
  }

  return LIS3MDL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	42200000 	.word	0x42200000

08003ca0 <LIS3MDL_MAG_GetFullScale>:
 * @param pObj the device pObj
 * @param FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetFullScale(LIS3MDL_Object_t *pObj, int32_t  *FullScale)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lis3mdl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LIS3MDL_OK)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	331c      	adds	r3, #28
 8003cae:	f107 020f 	add.w	r2, r7, #15
 8003cb2:	4611      	mov	r1, r2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 fb0b 	bl	80042d0 <lis3mdl_full_scale_get>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <LIS3MDL_MAG_GetFullScale+0x26>
  {
    return LIS3MDL_ERROR;
 8003cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc4:	e020      	b.n	8003d08 <LIS3MDL_MAG_GetFullScale+0x68>
  }

  switch (fs_low_level)
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d81b      	bhi.n	8003d04 <LIS3MDL_MAG_GetFullScale+0x64>
 8003ccc:	a201      	add	r2, pc, #4	; (adr r2, 8003cd4 <LIS3MDL_MAG_GetFullScale+0x34>)
 8003cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd2:	bf00      	nop
 8003cd4:	08003ce5 	.word	0x08003ce5
 8003cd8:	08003ced 	.word	0x08003ced
 8003cdc:	08003cf5 	.word	0x08003cf5
 8003ce0:	08003cfd 	.word	0x08003cfd
  {
    case LIS3MDL_4_GAUSS:
      *FullScale = 4;
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	601a      	str	r2, [r3, #0]
      break;
 8003cea:	e00c      	b.n	8003d06 <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_8_GAUSS:
      *FullScale = 8;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2208      	movs	r2, #8
 8003cf0:	601a      	str	r2, [r3, #0]
      break;
 8003cf2:	e008      	b.n	8003d06 <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_12_GAUSS:
      *FullScale = 12;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	220c      	movs	r2, #12
 8003cf8:	601a      	str	r2, [r3, #0]
      break;
 8003cfa:	e004      	b.n	8003d06 <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_16_GAUSS:
      *FullScale = 16;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	2210      	movs	r2, #16
 8003d00:	601a      	str	r2, [r3, #0]
      break;
 8003d02:	e000      	b.n	8003d06 <LIS3MDL_MAG_GetFullScale+0x66>
    default:
      break;
 8003d04:	bf00      	nop
  }

  return LIS3MDL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <LIS3MDL_MAG_SetFullScale>:
 * @param pObj the device pObj
 * @param FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_SetFullScale(LIS3MDL_Object_t *pObj, int32_t FullScale)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t new_fs;

  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
           : (FullScale <= 8) ? LIS3MDL_8_GAUSS
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	dd0b      	ble.n	8003d38 <LIS3MDL_MAG_SetFullScale+0x28>
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	2b08      	cmp	r3, #8
 8003d24:	dd06      	ble.n	8003d34 <LIS3MDL_MAG_SetFullScale+0x24>
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2b0c      	cmp	r3, #12
 8003d2a:	dc01      	bgt.n	8003d30 <LIS3MDL_MAG_SetFullScale+0x20>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e004      	b.n	8003d3a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003d30:	2303      	movs	r3, #3
 8003d32:	e002      	b.n	8003d3a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003d38:	2300      	movs	r3, #0
  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
 8003d3a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 12) ? LIS3MDL_12_GAUSS
           :                       LIS3MDL_16_GAUSS;

  if (lis3mdl_full_scale_set(&(pObj->Ctx), new_fs) != LIS3MDL_OK)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	331c      	adds	r3, #28
 8003d40:	7bfa      	ldrb	r2, [r7, #15]
 8003d42:	4611      	mov	r1, r2
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 fa9d 	bl	8004284 <lis3mdl_full_scale_set>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <LIS3MDL_MAG_SetFullScale+0x46>
  {
    return LIS3MDL_ERROR;
 8003d50:	f04f 33ff 	mov.w	r3, #4294967295
 8003d54:	e000      	b.n	8003d58 <LIS3MDL_MAG_SetFullScale+0x48>
  }

  return LIS3MDL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <LIS3MDL_MAG_GetAxesRaw>:
 * @param pObj the device pObj
 * @param Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetAxesRaw(LIS3MDL_Object_t *pObj, LIS3MDL_AxesRaw_t *Value)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	331c      	adds	r3, #28
 8003d6e:	f107 0208 	add.w	r2, r7, #8
 8003d72:	4611      	mov	r1, r2
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fb2f 	bl	80043d8 <lis3mdl_magnetic_raw_get>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d002      	beq.n	8003d86 <LIS3MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS3MDL_ERROR;
 8003d80:	f04f 33ff 	mov.w	r3, #4294967295
 8003d84:	e00c      	b.n	8003da0 <LIS3MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003d86:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8003d8e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003d96:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	809a      	strh	r2, [r3, #4]

  return LIS3MDL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <LIS3MDL_MAG_GetAxes>:
 * @param pObj the device pObj
 * @param MagneticField pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetAxes(LIS3MDL_Object_t *pObj, LIS3MDL_Axes_t *MagneticField)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8003db2:	f04f 0300 	mov.w	r3, #0
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	331c      	adds	r3, #28
 8003dbc:	f107 0210 	add.w	r2, r7, #16
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 fb08 	bl	80043d8 <lis3mdl_magnetic_raw_get>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d002      	beq.n	8003dd4 <LIS3MDL_MAG_GetAxes+0x2c>
  {
    return LIS3MDL_ERROR;
 8003dce:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd2:	e03c      	b.n	8003e4e <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Get LIS3MDL actual sensitivity. */
  if (LIS3MDL_MAG_GetSensitivity(pObj, &sensitivity) != LIS3MDL_OK)
 8003dd4:	f107 030c 	add.w	r3, r7, #12
 8003dd8:	4619      	mov	r1, r3
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7ff fdd0 	bl	8003980 <LIS3MDL_MAG_GetSensitivity>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <LIS3MDL_MAG_GetAxes+0x44>
  {
    return LIS3MDL_ERROR;
 8003de6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dea:	e030      	b.n	8003e4e <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003dec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003df0:	ee07 3a90 	vmov	s15, r3
 8003df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003df8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e04:	ee17 2a90 	vmov	r2, s15
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003e0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003e10:	ee07 3a90 	vmov	s15, r3
 8003e14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e18:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e24:	ee17 2a90 	vmov	r2, s15
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003e2c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003e30:	ee07 3a90 	vmov	s15, r3
 8003e34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e38:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e44:	ee17 2a90 	vmov	r2, s15
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	609a      	str	r2, [r3, #8]

  return LIS3MDL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3718      	adds	r7, #24
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <LIS3MDL_Write_Reg>:
 * @param Reg address to be written
 * @param Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_Write_Reg(LIS3MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b082      	sub	sp, #8
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
 8003e5e:	460b      	mov	r3, r1
 8003e60:	70fb      	strb	r3, [r7, #3]
 8003e62:	4613      	mov	r3, r2
 8003e64:	70bb      	strb	r3, [r7, #2]
  if (lis3mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS3MDL_OK)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f103 001c 	add.w	r0, r3, #28
 8003e6c:	1cba      	adds	r2, r7, #2
 8003e6e:	78f9      	ldrb	r1, [r7, #3]
 8003e70:	2301      	movs	r3, #1
 8003e72:	f000 f885 	bl	8003f80 <lis3mdl_write_reg>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d002      	beq.n	8003e82 <LIS3MDL_Write_Reg+0x2c>
  {
    return LIS3MDL_ERROR;
 8003e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e80:	e000      	b.n	8003e84 <LIS3MDL_Write_Reg+0x2e>
  }

  return LIS3MDL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <ReadRegWrap>:
  * @brief  Wrap Read register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003e8c:	b590      	push	{r4, r7, lr}
 8003e8e:	b087      	sub	sp, #28
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	607a      	str	r2, [r7, #4]
 8003e96:	461a      	mov	r2, r3
 8003e98:	460b      	mov	r3, r1
 8003e9a:	72fb      	strb	r3, [r7, #11]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10e      	bne.n	8003eca <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	695c      	ldr	r4, [r3, #20]
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	7b1b      	ldrb	r3, [r3, #12]
 8003eb4:	b298      	uxth	r0, r3
 8003eb6:	7afb      	ldrb	r3, [r7, #11]
 8003eb8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	b299      	uxth	r1, r3
 8003ec0:	893b      	ldrh	r3, [r7, #8]
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	47a0      	blx	r4
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	e00d      	b.n	8003ee6 <ReadRegWrap+0x5a>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	695c      	ldr	r4, [r3, #20]
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	7b1b      	ldrb	r3, [r3, #12]
 8003ed2:	b298      	uxth	r0, r3
 8003ed4:	7afb      	ldrb	r3, [r7, #11]
 8003ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	b299      	uxth	r1, r3
 8003ede:	893b      	ldrh	r3, [r7, #8]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	47a0      	blx	r4
 8003ee4:	4603      	mov	r3, r0
  }
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	371c      	adds	r7, #28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd90      	pop	{r4, r7, pc}

08003eee <WriteRegWrap>:
  * @brief  Wrap Write register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003eee:	b590      	push	{r4, r7, lr}
 8003ef0:	b087      	sub	sp, #28
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	60f8      	str	r0, [r7, #12]
 8003ef6:	607a      	str	r2, [r7, #4]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	460b      	mov	r3, r1
 8003efc:	72fb      	strb	r3, [r7, #11]
 8003efe:	4613      	mov	r3, r2
 8003f00:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10e      	bne.n	8003f2c <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	691c      	ldr	r4, [r3, #16]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	7b1b      	ldrb	r3, [r3, #12]
 8003f16:	b298      	uxth	r0, r3
 8003f18:	7afb      	ldrb	r3, [r7, #11]
 8003f1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	b299      	uxth	r1, r3
 8003f22:	893b      	ldrh	r3, [r7, #8]
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	47a0      	blx	r4
 8003f28:	4603      	mov	r3, r0
 8003f2a:	e00d      	b.n	8003f48 <WriteRegWrap+0x5a>
  }
  else   /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	691c      	ldr	r4, [r3, #16]
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	7b1b      	ldrb	r3, [r3, #12]
 8003f34:	b298      	uxth	r0, r3
 8003f36:	7afb      	ldrb	r3, [r7, #11]
 8003f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	b299      	uxth	r1, r3
 8003f40:	893b      	ldrh	r3, [r7, #8]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	47a0      	blx	r4
 8003f46:	4603      	mov	r3, r0
  }
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	371c      	adds	r7, #28
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd90      	pop	{r4, r7, pc}

08003f50 <lis3mdl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8003f50:	b590      	push	{r4, r7, lr}
 8003f52:	b087      	sub	sp, #28
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	607a      	str	r2, [r7, #4]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	72fb      	strb	r3, [r7, #11]
 8003f60:	4613      	mov	r3, r2
 8003f62:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	685c      	ldr	r4, [r3, #4]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6898      	ldr	r0, [r3, #8]
 8003f6c:	893b      	ldrh	r3, [r7, #8]
 8003f6e:	7af9      	ldrb	r1, [r7, #11]
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	47a0      	blx	r4
 8003f74:	6178      	str	r0, [r7, #20]
  return ret;
 8003f76:	697b      	ldr	r3, [r7, #20]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	371c      	adds	r7, #28
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd90      	pop	{r4, r7, pc}

08003f80 <lis3mdl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8003f80:	b590      	push	{r4, r7, lr}
 8003f82:	b087      	sub	sp, #28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	607a      	str	r2, [r7, #4]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	72fb      	strb	r3, [r7, #11]
 8003f90:	4613      	mov	r3, r2
 8003f92:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681c      	ldr	r4, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6898      	ldr	r0, [r3, #8]
 8003f9c:	893b      	ldrh	r3, [r7, #8]
 8003f9e:	7af9      	ldrb	r1, [r7, #11]
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	47a0      	blx	r4
 8003fa4:	6178      	str	r0, [r7, #20]
  return ret;
 8003fa6:	697b      	ldr	r3, [r7, #20]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	371c      	adds	r7, #28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd90      	pop	{r4, r7, pc}

08003fb0 <lis3mdl_data_rate_set>:
  * @param  val         change the values of om in reg CTRL_REG1
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_data_rate_set(stmdev_ctx_t *ctx, lis3mdl_om_t val)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg1_t ctrl_reg1;
  lis3mdl_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003fbc:	f107 0210 	add.w	r2, r7, #16
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	2120      	movs	r1, #32
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f7ff ffc3 	bl	8003f50 <lis3mdl_read_reg>
 8003fca:	6178      	str	r0, [r7, #20]
  if (ret == 0)
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10f      	bne.n	8003ff2 <lis3mdl_data_rate_set+0x42>
  {
    ctrl_reg1.om = (uint8_t)val;
 8003fd2:	78fb      	ldrb	r3, [r7, #3]
 8003fd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	7c3b      	ldrb	r3, [r7, #16]
 8003fdc:	f362 0346 	bfi	r3, r2, #1, #6
 8003fe0:	743b      	strb	r3, [r7, #16]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003fe2:	f107 0210 	add.w	r2, r7, #16
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	2120      	movs	r1, #32
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7ff ffc8 	bl	8003f80 <lis3mdl_write_reg>
 8003ff0:	6178      	str	r0, [r7, #20]
  }
  
  if (ret == 0)
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d107      	bne.n	8004008 <lis3mdl_data_rate_set+0x58>
  {
    /* set mode also for z axis, ctrl_reg4 -> omz */
    ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8003ff8:	f107 020c 	add.w	r2, r7, #12
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	2123      	movs	r1, #35	; 0x23
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f7ff ffa5 	bl	8003f50 <lis3mdl_read_reg>
 8004006:	6178      	str	r0, [r7, #20]
  }
  
  if (ret == 0)
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d111      	bne.n	8004032 <lis3mdl_data_rate_set+0x82>
  {
    ctrl_reg4.omz = (uint8_t)(((uint8_t) val >> 4) & 0x03U);
 800400e:	78fb      	ldrb	r3, [r7, #3]
 8004010:	091b      	lsrs	r3, r3, #4
 8004012:	b2db      	uxtb	r3, r3
 8004014:	f003 0303 	and.w	r3, r3, #3
 8004018:	b2da      	uxtb	r2, r3
 800401a:	7b3b      	ldrb	r3, [r7, #12]
 800401c:	f362 0383 	bfi	r3, r2, #2, #2
 8004020:	733b      	strb	r3, [r7, #12]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG4,
 8004022:	f107 020c 	add.w	r2, r7, #12
 8004026:	2301      	movs	r3, #1
 8004028:	2123      	movs	r1, #35	; 0x23
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff ffa8 	bl	8003f80 <lis3mdl_write_reg>
 8004030:	6178      	str	r0, [r7, #20]
                            (uint8_t*)&ctrl_reg4, 1);
  }

  return ret;
 8004032:	697b      	ldr	r3, [r7, #20]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3718      	adds	r7, #24
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <lis3mdl_data_rate_get>:
  * @param  val      Get the values of om in reg CTRL_REG1(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_data_rate_get(stmdev_ctx_t *ctx, lis3mdl_om_t *val)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  lis3mdl_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  /* z axis, ctrl_reg4 -> omz is aligned with x/y axis ctrl_reg1 -> om*/
  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004046:	f107 0208 	add.w	r2, r7, #8
 800404a:	2301      	movs	r3, #1
 800404c:	2120      	movs	r1, #32
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7ff ff7e 	bl	8003f50 <lis3mdl_read_reg>
 8004054:	60f8      	str	r0, [r7, #12]
  switch (ctrl_reg1.om)
 8004056:	7a3b      	ldrb	r3, [r7, #8]
 8004058:	f3c3 0345 	ubfx	r3, r3, #1, #6
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b3e      	cmp	r3, #62	; 0x3e
 8004060:	f200 8106 	bhi.w	8004270 <lis3mdl_data_rate_get+0x234>
 8004064:	a201      	add	r2, pc, #4	; (adr r2, 800406c <lis3mdl_data_rate_get+0x30>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	08004169 	.word	0x08004169
 8004070:	08004171 	.word	0x08004171
 8004074:	08004191 	.word	0x08004191
 8004078:	08004271 	.word	0x08004271
 800407c:	08004199 	.word	0x08004199
 8004080:	08004271 	.word	0x08004271
 8004084:	080041a1 	.word	0x080041a1
 8004088:	08004271 	.word	0x08004271
 800408c:	080041a9 	.word	0x080041a9
 8004090:	08004271 	.word	0x08004271
 8004094:	080041b1 	.word	0x080041b1
 8004098:	08004271 	.word	0x08004271
 800409c:	080041b9 	.word	0x080041b9
 80040a0:	08004271 	.word	0x08004271
 80040a4:	080041c1 	.word	0x080041c1
 80040a8:	08004271 	.word	0x08004271
 80040ac:	08004271 	.word	0x08004271
 80040b0:	08004179 	.word	0x08004179
 80040b4:	080041c9 	.word	0x080041c9
 80040b8:	08004271 	.word	0x08004271
 80040bc:	080041d1 	.word	0x080041d1
 80040c0:	08004271 	.word	0x08004271
 80040c4:	080041d9 	.word	0x080041d9
 80040c8:	08004271 	.word	0x08004271
 80040cc:	080041e1 	.word	0x080041e1
 80040d0:	08004271 	.word	0x08004271
 80040d4:	080041e9 	.word	0x080041e9
 80040d8:	08004271 	.word	0x08004271
 80040dc:	080041f1 	.word	0x080041f1
 80040e0:	08004271 	.word	0x08004271
 80040e4:	080041f9 	.word	0x080041f9
 80040e8:	08004271 	.word	0x08004271
 80040ec:	08004271 	.word	0x08004271
 80040f0:	08004181 	.word	0x08004181
 80040f4:	08004201 	.word	0x08004201
 80040f8:	08004271 	.word	0x08004271
 80040fc:	08004209 	.word	0x08004209
 8004100:	08004271 	.word	0x08004271
 8004104:	08004211 	.word	0x08004211
 8004108:	08004271 	.word	0x08004271
 800410c:	08004219 	.word	0x08004219
 8004110:	08004271 	.word	0x08004271
 8004114:	08004221 	.word	0x08004221
 8004118:	08004271 	.word	0x08004271
 800411c:	08004229 	.word	0x08004229
 8004120:	08004271 	.word	0x08004271
 8004124:	08004231 	.word	0x08004231
 8004128:	08004271 	.word	0x08004271
 800412c:	08004271 	.word	0x08004271
 8004130:	08004189 	.word	0x08004189
 8004134:	08004239 	.word	0x08004239
 8004138:	08004271 	.word	0x08004271
 800413c:	08004241 	.word	0x08004241
 8004140:	08004271 	.word	0x08004271
 8004144:	08004249 	.word	0x08004249
 8004148:	08004271 	.word	0x08004271
 800414c:	08004251 	.word	0x08004251
 8004150:	08004271 	.word	0x08004271
 8004154:	08004259 	.word	0x08004259
 8004158:	08004271 	.word	0x08004271
 800415c:	08004261 	.word	0x08004261
 8004160:	08004271 	.word	0x08004271
 8004164:	08004269 	.word	0x08004269
  {
    case LIS3MDL_LP_Hz625:
      *val = LIS3MDL_LP_Hz625;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	2200      	movs	r2, #0
 800416c:	701a      	strb	r2, [r3, #0]
      break;
 800416e:	e083      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_1kHz:
      *val = LIS3MDL_LP_1kHz;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2201      	movs	r2, #1
 8004174:	701a      	strb	r2, [r3, #0]
      break;
 8004176:	e07f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_560Hz:
      *val = LIS3MDL_MP_560Hz;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2211      	movs	r2, #17
 800417c:	701a      	strb	r2, [r3, #0]
      break;
 800417e:	e07b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_300Hz:
      *val = LIS3MDL_HP_300Hz;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	2221      	movs	r2, #33	; 0x21
 8004184:	701a      	strb	r2, [r3, #0]
      break;
 8004186:	e077      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_155Hz:
      *val = LIS3MDL_UHP_155Hz;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2231      	movs	r2, #49	; 0x31
 800418c:	701a      	strb	r2, [r3, #0]
      break;
 800418e:	e073      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_1Hz25:
      *val = LIS3MDL_LP_1Hz25;
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	2202      	movs	r2, #2
 8004194:	701a      	strb	r2, [r3, #0]
      break;
 8004196:	e06f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_2Hz5:
      *val = LIS3MDL_LP_2Hz5;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	2204      	movs	r2, #4
 800419c:	701a      	strb	r2, [r3, #0]
      break;
 800419e:	e06b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_5Hz:
      *val = LIS3MDL_LP_5Hz;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2206      	movs	r2, #6
 80041a4:	701a      	strb	r2, [r3, #0]
      break;
 80041a6:	e067      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_10Hz:
      *val = LIS3MDL_LP_10Hz;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2208      	movs	r2, #8
 80041ac:	701a      	strb	r2, [r3, #0]
      break;
 80041ae:	e063      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_20Hz:
      *val = LIS3MDL_LP_20Hz;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	220a      	movs	r2, #10
 80041b4:	701a      	strb	r2, [r3, #0]
      break;
 80041b6:	e05f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_40Hz:
      *val = LIS3MDL_LP_40Hz;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	220c      	movs	r2, #12
 80041bc:	701a      	strb	r2, [r3, #0]
      break;
 80041be:	e05b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_80Hz:
      *val = LIS3MDL_LP_80Hz;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	220e      	movs	r2, #14
 80041c4:	701a      	strb	r2, [r3, #0]
      break;
 80041c6:	e057      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_1Hz25:
      *val = LIS3MDL_MP_1Hz25;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	2212      	movs	r2, #18
 80041cc:	701a      	strb	r2, [r3, #0]
      break;
 80041ce:	e053      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_2Hz5:
      *val = LIS3MDL_MP_2Hz5;
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	2214      	movs	r2, #20
 80041d4:	701a      	strb	r2, [r3, #0]
      break;
 80041d6:	e04f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_5Hz:
      *val = LIS3MDL_MP_5Hz;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	2216      	movs	r2, #22
 80041dc:	701a      	strb	r2, [r3, #0]
      break;
 80041de:	e04b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_10Hz:
      *val = LIS3MDL_MP_10Hz;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	2218      	movs	r2, #24
 80041e4:	701a      	strb	r2, [r3, #0]
      break;
 80041e6:	e047      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_20Hz:
      *val = LIS3MDL_MP_20Hz;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	221a      	movs	r2, #26
 80041ec:	701a      	strb	r2, [r3, #0]
      break;
 80041ee:	e043      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_40Hz:
      *val = LIS3MDL_MP_40Hz;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	221c      	movs	r2, #28
 80041f4:	701a      	strb	r2, [r3, #0]
      break;
 80041f6:	e03f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_80Hz:
      *val = LIS3MDL_MP_80Hz;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	221e      	movs	r2, #30
 80041fc:	701a      	strb	r2, [r3, #0]
      break;
 80041fe:	e03b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_1Hz25:
      *val = LIS3MDL_HP_1Hz25;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	2222      	movs	r2, #34	; 0x22
 8004204:	701a      	strb	r2, [r3, #0]
      break;
 8004206:	e037      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_2Hz5:
      *val = LIS3MDL_HP_2Hz5;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2224      	movs	r2, #36	; 0x24
 800420c:	701a      	strb	r2, [r3, #0]
      break;
 800420e:	e033      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_5Hz:
      *val = LIS3MDL_HP_5Hz;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	2226      	movs	r2, #38	; 0x26
 8004214:	701a      	strb	r2, [r3, #0]
      break;
 8004216:	e02f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_10Hz:
      *val = LIS3MDL_HP_10Hz;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	2228      	movs	r2, #40	; 0x28
 800421c:	701a      	strb	r2, [r3, #0]
      break;
 800421e:	e02b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_20Hz:
      *val = LIS3MDL_HP_20Hz;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	222a      	movs	r2, #42	; 0x2a
 8004224:	701a      	strb	r2, [r3, #0]
      break;
 8004226:	e027      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_40Hz:
      *val = LIS3MDL_HP_40Hz;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	222c      	movs	r2, #44	; 0x2c
 800422c:	701a      	strb	r2, [r3, #0]
      break;
 800422e:	e023      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_80Hz:
      *val = LIS3MDL_HP_80Hz;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	222e      	movs	r2, #46	; 0x2e
 8004234:	701a      	strb	r2, [r3, #0]
      break;
 8004236:	e01f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_1Hz25:
      *val = LIS3MDL_UHP_1Hz25;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2232      	movs	r2, #50	; 0x32
 800423c:	701a      	strb	r2, [r3, #0]
      break;
 800423e:	e01b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_2Hz5:
      *val = LIS3MDL_UHP_2Hz5;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	2234      	movs	r2, #52	; 0x34
 8004244:	701a      	strb	r2, [r3, #0]
      break;
 8004246:	e017      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_5Hz:
      *val = LIS3MDL_UHP_5Hz;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	2236      	movs	r2, #54	; 0x36
 800424c:	701a      	strb	r2, [r3, #0]
      break;
 800424e:	e013      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_10Hz:
      *val = LIS3MDL_UHP_10Hz;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	2238      	movs	r2, #56	; 0x38
 8004254:	701a      	strb	r2, [r3, #0]
      break;
 8004256:	e00f      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_20Hz:
      *val = LIS3MDL_UHP_20Hz;
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	223a      	movs	r2, #58	; 0x3a
 800425c:	701a      	strb	r2, [r3, #0]
      break;
 800425e:	e00b      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_40Hz:
      *val = LIS3MDL_UHP_40Hz;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	223c      	movs	r2, #60	; 0x3c
 8004264:	701a      	strb	r2, [r3, #0]
      break;
 8004266:	e007      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_80Hz:
      *val = LIS3MDL_UHP_80Hz;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	223e      	movs	r2, #62	; 0x3e
 800426c:	701a      	strb	r2, [r3, #0]
      break;
 800426e:	e003      	b.n	8004278 <lis3mdl_data_rate_get+0x23c>
    default:
      *val = LIS3MDL_UHP_80Hz;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	223e      	movs	r2, #62	; 0x3e
 8004274:	701a      	strb	r2, [r3, #0]
      break;
 8004276:	bf00      	nop
  }

  return ret;
 8004278:	68fb      	ldr	r3, [r7, #12]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop

08004284 <lis3mdl_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_set(stmdev_ctx_t *ctx, lis3mdl_fs_t val)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8004290:	f107 0208 	add.w	r2, r7, #8
 8004294:	2301      	movs	r3, #1
 8004296:	2121      	movs	r1, #33	; 0x21
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f7ff fe59 	bl	8003f50 <lis3mdl_read_reg>
 800429e:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10f      	bne.n	80042c6 <lis3mdl_full_scale_set+0x42>
  {
    ctrl_reg2.fs = (uint8_t)val;
 80042a6:	78fb      	ldrb	r3, [r7, #3]
 80042a8:	f003 0303 	and.w	r3, r3, #3
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	7a3b      	ldrb	r3, [r7, #8]
 80042b0:	f362 1346 	bfi	r3, r2, #5, #2
 80042b4:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 80042b6:	f107 0208 	add.w	r2, r7, #8
 80042ba:	2301      	movs	r3, #1
 80042bc:	2121      	movs	r1, #33	; 0x21
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f7ff fe5e 	bl	8003f80 <lis3mdl_write_reg>
 80042c4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80042c6:	68fb      	ldr	r3, [r7, #12]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <lis3mdl_full_scale_get>:
  * @param  val      get the values of fs in reg CTRL_REG2(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_get(stmdev_ctx_t *ctx, lis3mdl_fs_t *val)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 80042da:	f107 0208 	add.w	r2, r7, #8
 80042de:	2301      	movs	r3, #1
 80042e0:	2121      	movs	r1, #33	; 0x21
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff fe34 	bl	8003f50 <lis3mdl_read_reg>
 80042e8:	60f8      	str	r0, [r7, #12]
  switch (ctrl_reg2.fs)
 80042ea:	7a3b      	ldrb	r3, [r7, #8]
 80042ec:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b03      	cmp	r3, #3
 80042f4:	d81a      	bhi.n	800432c <lis3mdl_full_scale_get+0x5c>
 80042f6:	a201      	add	r2, pc, #4	; (adr r2, 80042fc <lis3mdl_full_scale_get+0x2c>)
 80042f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fc:	0800430d 	.word	0x0800430d
 8004300:	08004315 	.word	0x08004315
 8004304:	0800431d 	.word	0x0800431d
 8004308:	08004325 	.word	0x08004325
  {
    case LIS3MDL_4_GAUSS:
      *val = LIS3MDL_4_GAUSS;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	2200      	movs	r2, #0
 8004310:	701a      	strb	r2, [r3, #0]
      break;
 8004312:	e00f      	b.n	8004334 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_8_GAUSS:
      *val = LIS3MDL_8_GAUSS;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	2201      	movs	r2, #1
 8004318:	701a      	strb	r2, [r3, #0]
      break;
 800431a:	e00b      	b.n	8004334 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_12_GAUSS:
      *val = LIS3MDL_12_GAUSS;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	2202      	movs	r2, #2
 8004320:	701a      	strb	r2, [r3, #0]
      break;
 8004322:	e007      	b.n	8004334 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_16_GAUSS:
      *val = LIS3MDL_16_GAUSS;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	2203      	movs	r2, #3
 8004328:	701a      	strb	r2, [r3, #0]
      break;
 800432a:	e003      	b.n	8004334 <lis3mdl_full_scale_get+0x64>
    default:
      *val = LIS3MDL_4_GAUSS;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	2200      	movs	r2, #0
 8004330:	701a      	strb	r2, [r3, #0]
      break;
 8004332:	bf00      	nop
  }

  return ret;
 8004334:	68fb      	ldr	r3, [r7, #12]
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop

08004340 <lis3mdl_operating_mode_set>:
  * @param  val      change the values of md in reg CTRL_REG3
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_operating_mode_set(stmdev_ctx_t *ctx, lis3mdl_md_t val)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg3_t ctrl_reg3;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t*)&ctrl_reg3, 1);
 800434c:	f107 0208 	add.w	r2, r7, #8
 8004350:	2301      	movs	r3, #1
 8004352:	2122      	movs	r1, #34	; 0x22
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7ff fdfb 	bl	8003f50 <lis3mdl_read_reg>
 800435a:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10f      	bne.n	8004382 <lis3mdl_operating_mode_set+0x42>
  {
    ctrl_reg3.md = (uint8_t)val;
 8004362:	78fb      	ldrb	r3, [r7, #3]
 8004364:	f003 0303 	and.w	r3, r3, #3
 8004368:	b2da      	uxtb	r2, r3
 800436a:	7a3b      	ldrb	r3, [r7, #8]
 800436c:	f362 0301 	bfi	r3, r2, #0, #2
 8004370:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t*)&ctrl_reg3, 1);
 8004372:	f107 0208 	add.w	r2, r7, #8
 8004376:	2301      	movs	r3, #1
 8004378:	2122      	movs	r1, #34	; 0x22
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff fe00 	bl	8003f80 <lis3mdl_write_reg>
 8004380:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <lis3mdl_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG5
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	460b      	mov	r3, r1
 8004396:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg5_t ctrl_reg5;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1);
 8004398:	f107 0208 	add.w	r2, r7, #8
 800439c:	2301      	movs	r3, #1
 800439e:	2124      	movs	r1, #36	; 0x24
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f7ff fdd5 	bl	8003f50 <lis3mdl_read_reg>
 80043a6:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10f      	bne.n	80043ce <lis3mdl_block_data_update_set+0x42>
  {
    ctrl_reg5.bdu = val;
 80043ae:	78fb      	ldrb	r3, [r7, #3]
 80043b0:	f003 0301 	and.w	r3, r3, #1
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	7a3b      	ldrb	r3, [r7, #8]
 80043b8:	f362 1386 	bfi	r3, r2, #6, #1
 80043bc:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1);
 80043be:	f107 0208 	add.w	r2, r7, #8
 80043c2:	2301      	movs	r3, #1
 80043c4:	2124      	movs	r1, #36	; 0x24
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7ff fdda 	bl	8003f80 <lis3mdl_write_reg>
 80043cc:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80043ce:	68fb      	ldr	r3, [r7, #12]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <lis3mdl_magnetic_raw_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_OUT_X_L, (uint8_t*) buff, 6);
 80043e2:	f107 020c 	add.w	r2, r7, #12
 80043e6:	2306      	movs	r3, #6
 80043e8:	2128      	movs	r1, #40	; 0x28
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7ff fdb0 	bl	8003f50 <lis3mdl_read_reg>
 80043f0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80043f2:	7b7b      	ldrb	r3, [r7, #13]
 80043f4:	b21a      	sxth	r2, r3
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) +  (int16_t)buff[0];
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004400:	b29b      	uxth	r3, r3
 8004402:	021b      	lsls	r3, r3, #8
 8004404:	b29a      	uxth	r2, r3
 8004406:	7b3b      	ldrb	r3, [r7, #12]
 8004408:	b29b      	uxth	r3, r3
 800440a:	4413      	add	r3, r2
 800440c:	b29b      	uxth	r3, r3
 800440e:	b21a      	sxth	r2, r3
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004414:	7bfa      	ldrb	r2, [r7, #15]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	3302      	adds	r3, #2
 800441a:	b212      	sxth	r2, r2
 800441c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) +  (int16_t)buff[2];
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	3302      	adds	r3, #2
 8004422:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004426:	b29b      	uxth	r3, r3
 8004428:	021b      	lsls	r3, r3, #8
 800442a:	b29a      	uxth	r2, r3
 800442c:	7bbb      	ldrb	r3, [r7, #14]
 800442e:	b29b      	uxth	r3, r3
 8004430:	4413      	add	r3, r2
 8004432:	b29a      	uxth	r2, r3
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	3302      	adds	r3, #2
 8004438:	b212      	sxth	r2, r2
 800443a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800443c:	7c7a      	ldrb	r2, [r7, #17]
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	3304      	adds	r3, #4
 8004442:	b212      	sxth	r2, r2
 8004444:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) +  (int16_t)buff[4];
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	3304      	adds	r3, #4
 800444a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800444e:	b29b      	uxth	r3, r3
 8004450:	021b      	lsls	r3, r3, #8
 8004452:	b29a      	uxth	r2, r3
 8004454:	7c3b      	ldrb	r3, [r7, #16]
 8004456:	b29b      	uxth	r3, r3
 8004458:	4413      	add	r3, r2
 800445a:	b29a      	uxth	r2, r3
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	3304      	adds	r3, #4
 8004460:	b212      	sxth	r2, r2
 8004462:	801a      	strh	r2, [r3, #0]

  return ret;
 8004464:	697b      	ldr	r3, [r7, #20]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <lis3mdl_device_id_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b084      	sub	sp, #16
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
 8004476:	6039      	str	r1, [r7, #0]
  int32_t ret;  
  ret = lis3mdl_read_reg(ctx, LIS3MDL_WHO_AM_I, (uint8_t*) buff, 1);
 8004478:	2301      	movs	r3, #1
 800447a:	683a      	ldr	r2, [r7, #0]
 800447c:	210f      	movs	r1, #15
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff fd66 	bl	8003f50 <lis3mdl_read_reg>
 8004484:	60f8      	str	r0, [r7, #12]
  return ret;
 8004486:	68fb      	ldr	r3, [r7, #12]
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 800449a:	88fb      	ldrh	r3, [r7, #6]
 800449c:	4618      	mov	r0, r3
 800449e:	f000 f87b 	bl	8004598 <LPS22HB_Init>
}
 80044a2:	bf00      	nop
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b084      	sub	sp, #16
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	4603      	mov	r3, r0
 80044b2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80044b4:	2300      	movs	r3, #0
 80044b6:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 80044b8:	f7fd ffcc 	bl	8002454 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80044bc:	88fb      	ldrh	r3, [r7, #6]
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	210f      	movs	r1, #15
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7fd ffea 	bl	800249c <SENSOR_IO_Read>
 80044c8:	4603      	mov	r3, r0
 80044ca:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80044cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80044d8:	b590      	push	{r4, r7, lr}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80044e2:	2300      	movs	r3, #0
 80044e4:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 80044e6:	2300      	movs	r3, #0
 80044e8:	74fb      	strb	r3, [r7, #19]
 80044ea:	e013      	b.n	8004514 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 80044ec:	88fb      	ldrh	r3, [r7, #6]
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	7cfb      	ldrb	r3, [r7, #19]
 80044f2:	3328      	adds	r3, #40	; 0x28
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	7cfc      	ldrb	r4, [r7, #19]
 80044f8:	4619      	mov	r1, r3
 80044fa:	4610      	mov	r0, r2
 80044fc:	f7fd ffce 	bl	800249c <SENSOR_IO_Read>
 8004500:	4603      	mov	r3, r0
 8004502:	461a      	mov	r2, r3
 8004504:	f107 0318 	add.w	r3, r7, #24
 8004508:	4423      	add	r3, r4
 800450a:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 800450e:	7cfb      	ldrb	r3, [r7, #19]
 8004510:	3301      	adds	r3, #1
 8004512:	74fb      	strb	r3, [r7, #19]
 8004514:	7cfb      	ldrb	r3, [r7, #19]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d9e8      	bls.n	80044ec <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 800451a:	2300      	movs	r3, #0
 800451c:	74fb      	strb	r3, [r7, #19]
 800451e:	e010      	b.n	8004542 <LPS22HB_P_ReadPressure+0x6a>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	f107 0218 	add.w	r2, r7, #24
 8004526:	4413      	add	r3, r2
 8004528:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800452c:	461a      	mov	r2, r3
 800452e:	7cfb      	ldrb	r3, [r7, #19]
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	fa02 f303 	lsl.w	r3, r2, r3
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	4313      	orrs	r3, r2
 800453a:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 800453c:	7cfb      	ldrb	r3, [r7, #19]
 800453e:	3301      	adds	r3, #1
 8004540:	74fb      	strb	r3, [r7, #19]
 8004542:	7cfb      	ldrb	r3, [r7, #19]
 8004544:	2b02      	cmp	r3, #2
 8004546:	d9eb      	bls.n	8004520 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <LPS22HB_P_ReadPressure+0x82>
    tmp |= 0xFF000000;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004558:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2264      	movs	r2, #100	; 0x64
 8004562:	fb02 f303 	mul.w	r3, r2, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	da01      	bge.n	800456e <LPS22HB_P_ReadPressure+0x96>
 800456a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800456e:	131b      	asrs	r3, r3, #12
 8004570:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	ee07 3a90 	vmov	s15, r3
 8004578:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800457c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004594 <LPS22HB_P_ReadPressure+0xbc>
 8004580:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004584:	eef0 7a66 	vmov.f32	s15, s13
}
 8004588:	eeb0 0a67 	vmov.f32	s0, s15
 800458c:	371c      	adds	r7, #28
 800458e:	46bd      	mov	sp, r7
 8004590:	bd90      	pop	{r4, r7, pc}
 8004592:	bf00      	nop
 8004594:	42c80000 	.word	0x42c80000

08004598 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	4603      	mov	r3, r0
 80045a0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80045a2:	88fb      	ldrh	r3, [r7, #6]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	211a      	movs	r1, #26
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fd ff77 	bl	800249c <SENSOR_IO_Read>
 80045ae:	4603      	mov	r3, r0
 80045b0:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 80045ba:	7bfb      	ldrb	r3, [r7, #15]
 80045bc:	f043 0301 	orr.w	r3, r3, #1
 80045c0:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	7bfa      	ldrb	r2, [r7, #15]
 80045c8:	211a      	movs	r1, #26
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fd ff4c 	bl	8002468 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80045d0:	88fb      	ldrh	r3, [r7, #6]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2110      	movs	r1, #16
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fd ff60 	bl	800249c <SENSOR_IO_Read>
 80045dc:	4603      	mov	r3, r0
 80045de:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045e6:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80045ee:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
 80045f2:	f023 0302 	bic.w	r3, r3, #2
 80045f6:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	f043 0302 	orr.w	r3, r3, #2
 80045fe:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8004600:	88fb      	ldrh	r3, [r7, #6]
 8004602:	b2db      	uxtb	r3, r3
 8004604:	7bfa      	ldrb	r2, [r7, #15]
 8004606:	2110      	movs	r1, #16
 8004608:	4618      	mov	r0, r3
 800460a:	f7fd ff2d 	bl	8002468 <SENSOR_IO_Write>
}  
 800460e:	bf00      	nop
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
	...

08004618 <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d103      	bne.n	8004634 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 800462c:	f04f 33ff 	mov.w	r3, #4294967295
 8004630:	60fb      	str	r3, [r7, #12]
 8004632:	e04d      	b.n	80046d0 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	7b1a      	ldrb	r2, [r3, #12]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	691a      	ldr	r2, [r3, #16]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	695a      	ldr	r2, [r3, #20]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	699a      	ldr	r2, [r3, #24]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a1b      	ldr	r2, [pc, #108]	; (80046dc <LSM6DSL_RegisterBusIO+0xc4>)
 8004670:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a1a      	ldr	r2, [pc, #104]	; (80046e0 <LSM6DSL_RegisterBusIO+0xc8>)
 8004676:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d103      	bne.n	800468e <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 8004686:	f04f 33ff 	mov.w	r3, #4294967295
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	e020      	b.n	80046d0 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4798      	blx	r3
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d003      	beq.n	80046a2 <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 800469a:	f04f 33ff 	mov.w	r3, #4294967295
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	e016      	b.n	80046d0 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d112      	bne.n	80046d0 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10d      	bne.n	80046d0 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80046b4:	230c      	movs	r3, #12
 80046b6:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 80046b8:	7afb      	ldrb	r3, [r7, #11]
 80046ba:	461a      	mov	r2, r3
 80046bc:	2112      	movs	r1, #18
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fd2d 	bl	800511e <LSM6DSL_Write_Reg>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 80046ca:	f04f 33ff 	mov.w	r3, #4294967295
 80046ce:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80046d0:	68fb      	ldr	r3, [r7, #12]
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	0800558d 	.word	0x0800558d
 80046e0:	080055c3 	.word	0x080055c3

080046e4 <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	331c      	adds	r3, #28
 80046f0:	2101      	movs	r1, #1
 80046f2:	4618      	mov	r0, r3
 80046f4:	f001 f9e5 	bl	8005ac2 <lsm6dsl_auto_increment_set>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d002      	beq.n	8004704 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 80046fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004702:	e054      	b.n	80047ae <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	331c      	adds	r3, #28
 8004708:	2101      	movs	r1, #1
 800470a:	4618      	mov	r0, r3
 800470c:	f001 f980 	bl	8005a10 <lsm6dsl_block_data_update_set>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8004716:	f04f 33ff 	mov.w	r3, #4294967295
 800471a:	e048      	b.n	80047ae <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	331c      	adds	r3, #28
 8004720:	2100      	movs	r1, #0
 8004722:	4618      	mov	r0, r3
 8004724:	f001 f9f3 	bl	8005b0e <lsm6dsl_fifo_mode_set>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 800472e:	f04f 33ff 	mov.w	r3, #4294967295
 8004732:	e03c      	b.n	80047ae <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2204      	movs	r2, #4
 8004738:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	331c      	adds	r3, #28
 8004740:	2100      	movs	r1, #0
 8004742:	4618      	mov	r0, r3
 8004744:	f000 ffe6 	bl	8005714 <lsm6dsl_xl_data_rate_set>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d002      	beq.n	8004754 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 800474e:	f04f 33ff 	mov.w	r3, #4294967295
 8004752:	e02c      	b.n	80047ae <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	331c      	adds	r3, #28
 8004758:	2100      	movs	r1, #0
 800475a:	4618      	mov	r0, r3
 800475c:	f000 ff7c 	bl	8005658 <lsm6dsl_xl_full_scale_set>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8004766:	f04f 33ff 	mov.w	r3, #4294967295
 800476a:	e020      	b.n	80047ae <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2204      	movs	r2, #4
 8004770:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	331c      	adds	r3, #28
 8004778:	2100      	movs	r1, #0
 800477a:	4618      	mov	r0, r3
 800477c:	f001 f8c0 	bl	8005900 <lsm6dsl_gy_data_rate_set>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d002      	beq.n	800478c <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8004786:	f04f 33ff 	mov.w	r3, #4294967295
 800478a:	e010      	b.n	80047ae <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	331c      	adds	r3, #28
 8004790:	2106      	movs	r1, #6
 8004792:	4618      	mov	r0, r3
 8004794:	f001 f84c 	bl	8005830 <lsm6dsl_gy_full_scale_set>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 800479e:	f04f 33ff 	mov.w	r3, #4294967295
 80047a2:	e004      	b.n	80047ae <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <LSM6DSL_DeInit>:
 * @brief  Deinitialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_DeInit(LSM6DSL_Object_t *pObj)
{
 80047b6:	b580      	push	{r7, lr}
 80047b8:	b082      	sub	sp, #8
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK)
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f888 	bl	80048d4 <LSM6DSL_ACC_Disable>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <LSM6DSL_DeInit+0x1a>
  {
    return LSM6DSL_ERROR;
 80047ca:	f04f 33ff 	mov.w	r3, #4294967295
 80047ce:	e015      	b.n	80047fc <LSM6DSL_DeInit+0x46>
  }

  if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK)
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f000 fa9a 	bl	8004d0a <LSM6DSL_GYRO_Disable>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <LSM6DSL_DeInit+0x2c>
  {
    return LSM6DSL_ERROR;
 80047dc:	f04f 33ff 	mov.w	r3, #4294967295
 80047e0:	e00c      	b.n	80047fc <LSM6DSL_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3708      	adds	r7, #8
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	331c      	adds	r3, #28
 8004812:	6839      	ldr	r1, [r7, #0]
 8004814:	4618      	mov	r0, r3
 8004816:	f001 f943 	bl	8005aa0 <lsm6dsl_device_id_get>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d002      	beq.n	8004826 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8004820:	f04f 33ff 	mov.w	r3, #4294967295
 8004824:	e000      	b.n	8004828 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3708      	adds	r7, #8
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <LSM6DSL_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSL sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2201      	movs	r2, #1
 800483e:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2201      	movs	r2, #1
 8004844:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	2200      	movs	r2, #0
 800484a:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	2200      	movs	r2, #0
 8004850:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004858:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2210      	movs	r2, #16
 800485e:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	2200      	movs	r2, #0
 8004864:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	4a07      	ldr	r2, [pc, #28]	; (8004888 <LSM6DSL_GetCapabilities+0x58>)
 800486a:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	4a06      	ldr	r2, [pc, #24]	; (8004888 <LSM6DSL_GetCapabilities+0x58>)
 8004870:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	f04f 0200 	mov.w	r2, #0
 8004878:	619a      	str	r2, [r3, #24]
  return LSM6DSL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	45d02000 	.word	0x45d02000

0800488c <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800489a:	2b01      	cmp	r3, #1
 800489c:	d101      	bne.n	80048a2 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 800489e:	2300      	movs	r3, #0
 80048a0:	e014      	b.n	80048cc <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f103 021c 	add.w	r2, r3, #28
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80048ae:	4619      	mov	r1, r3
 80048b0:	4610      	mov	r0, r2
 80048b2:	f000 ff2f 	bl	8005714 <lsm6dsl_xl_data_rate_set>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d002      	beq.n	80048c2 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 80048bc:	f04f 33ff 	mov.w	r3, #4294967295
 80048c0:	e004      	b.n	80048cc <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3708      	adds	r7, #8
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <LSM6DSL_ACC_Disable>:
 * @brief  Disable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Disable(LSM6DSL_Object_t *pObj)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d101      	bne.n	80048ea <LSM6DSL_ACC_Disable+0x16>
  {
    return LSM6DSL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	e01f      	b.n	800492a <LSM6DSL_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f103 021c 	add.w	r2, r3, #28
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	332b      	adds	r3, #43	; 0x2b
 80048f4:	4619      	mov	r1, r3
 80048f6:	4610      	mov	r0, r2
 80048f8:	f000 ff32 	bl	8005760 <lsm6dsl_xl_data_rate_get>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <LSM6DSL_ACC_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8004902:	f04f 33ff 	mov.w	r3, #4294967295
 8004906:	e010      	b.n	800492a <LSM6DSL_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	331c      	adds	r3, #28
 800490c:	2100      	movs	r1, #0
 800490e:	4618      	mov	r0, r3
 8004910:	f000 ff00 	bl	8005714 <lsm6dsl_xl_data_rate_set>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <LSM6DSL_ACC_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 800491a:	f04f 33ff 	mov.w	r3, #4294967295
 800491e:	e004      	b.n	800492a <LSM6DSL_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
	...

08004934 <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800493e:	2300      	movs	r3, #0
 8004940:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	331c      	adds	r3, #28
 8004946:	f107 020b 	add.w	r2, r7, #11
 800494a:	4611      	mov	r1, r2
 800494c:	4618      	mov	r0, r3
 800494e:	f000 fea9 	bl	80056a4 <lsm6dsl_xl_full_scale_get>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d002      	beq.n	800495e <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8004958:	f04f 33ff 	mov.w	r3, #4294967295
 800495c:	e023      	b.n	80049a6 <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 800495e:	7afb      	ldrb	r3, [r7, #11]
 8004960:	2b03      	cmp	r3, #3
 8004962:	d81b      	bhi.n	800499c <LSM6DSL_ACC_GetSensitivity+0x68>
 8004964:	a201      	add	r2, pc, #4	; (adr r2, 800496c <LSM6DSL_ACC_GetSensitivity+0x38>)
 8004966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496a:	bf00      	nop
 800496c:	0800497d 	.word	0x0800497d
 8004970:	08004995 	.word	0x08004995
 8004974:	08004985 	.word	0x08004985
 8004978:	0800498d 	.word	0x0800498d
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	4a0c      	ldr	r2, [pc, #48]	; (80049b0 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8004980:	601a      	str	r2, [r3, #0]
      break;
 8004982:	e00f      	b.n	80049a4 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	4a0b      	ldr	r2, [pc, #44]	; (80049b4 <LSM6DSL_ACC_GetSensitivity+0x80>)
 8004988:	601a      	str	r2, [r3, #0]
      break;
 800498a:	e00b      	b.n	80049a4 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	4a0a      	ldr	r2, [pc, #40]	; (80049b8 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8004990:	601a      	str	r2, [r3, #0]
      break;
 8004992:	e007      	b.n	80049a4 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	4a09      	ldr	r2, [pc, #36]	; (80049bc <LSM6DSL_ACC_GetSensitivity+0x88>)
 8004998:	601a      	str	r2, [r3, #0]
      break;
 800499a:	e003      	b.n	80049a4 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 800499c:	f04f 33ff 	mov.w	r3, #4294967295
 80049a0:	60fb      	str	r3, [r7, #12]
      break;
 80049a2:	bf00      	nop
  }

  return ret;
 80049a4:	68fb      	ldr	r3, [r7, #12]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	3d79db23 	.word	0x3d79db23
 80049b4:	3df9db23 	.word	0x3df9db23
 80049b8:	3e79db23 	.word	0x3e79db23
 80049bc:	3ef9db23 	.word	0x3ef9db23

080049c0 <LSM6DSL_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80049ca:	2300      	movs	r3, #0
 80049cc:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	331c      	adds	r3, #28
 80049d2:	f107 020b 	add.w	r2, r7, #11
 80049d6:	4611      	mov	r1, r2
 80049d8:	4618      	mov	r0, r3
 80049da:	f000 fec1 	bl	8005760 <lsm6dsl_xl_data_rate_get>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 80049e4:	f04f 33ff 	mov.w	r3, #4294967295
 80049e8:	e054      	b.n	8004a94 <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 80049ea:	7afb      	ldrb	r3, [r7, #11]
 80049ec:	2b0b      	cmp	r3, #11
 80049ee:	d84c      	bhi.n	8004a8a <LSM6DSL_ACC_GetOutputDataRate+0xca>
 80049f0:	a201      	add	r2, pc, #4	; (adr r2, 80049f8 <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 80049f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f6:	bf00      	nop
 80049f8:	08004a29 	.word	0x08004a29
 80049fc:	08004a3b 	.word	0x08004a3b
 8004a00:	08004a43 	.word	0x08004a43
 8004a04:	08004a4b 	.word	0x08004a4b
 8004a08:	08004a53 	.word	0x08004a53
 8004a0c:	08004a5b 	.word	0x08004a5b
 8004a10:	08004a63 	.word	0x08004a63
 8004a14:	08004a6b 	.word	0x08004a6b
 8004a18:	08004a73 	.word	0x08004a73
 8004a1c:	08004a7b 	.word	0x08004a7b
 8004a20:	08004a83 	.word	0x08004a83
 8004a24:	08004a33 	.word	0x08004a33
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	f04f 0200 	mov.w	r2, #0
 8004a2e:	601a      	str	r2, [r3, #0]
      break;
 8004a30:	e02f      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	4a19      	ldr	r2, [pc, #100]	; (8004a9c <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 8004a36:	601a      	str	r2, [r3, #0]
      break;
 8004a38:	e02b      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	4a18      	ldr	r2, [pc, #96]	; (8004aa0 <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 8004a3e:	601a      	str	r2, [r3, #0]
      break;
 8004a40:	e027      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	4a17      	ldr	r2, [pc, #92]	; (8004aa4 <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 8004a46:	601a      	str	r2, [r3, #0]
      break;
 8004a48:	e023      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	4a16      	ldr	r2, [pc, #88]	; (8004aa8 <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 8004a4e:	601a      	str	r2, [r3, #0]
      break;
 8004a50:	e01f      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	4a15      	ldr	r2, [pc, #84]	; (8004aac <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 8004a56:	601a      	str	r2, [r3, #0]
      break;
 8004a58:	e01b      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	4a14      	ldr	r2, [pc, #80]	; (8004ab0 <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 8004a5e:	601a      	str	r2, [r3, #0]
      break;
 8004a60:	e017      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	4a13      	ldr	r2, [pc, #76]	; (8004ab4 <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 8004a66:	601a      	str	r2, [r3, #0]
      break;
 8004a68:	e013      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	4a12      	ldr	r2, [pc, #72]	; (8004ab8 <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 8004a6e:	601a      	str	r2, [r3, #0]
      break;
 8004a70:	e00f      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	4a11      	ldr	r2, [pc, #68]	; (8004abc <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 8004a76:	601a      	str	r2, [r3, #0]
      break;
 8004a78:	e00b      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	4a10      	ldr	r2, [pc, #64]	; (8004ac0 <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 8004a7e:	601a      	str	r2, [r3, #0]
      break;
 8004a80:	e007      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	4a0f      	ldr	r2, [pc, #60]	; (8004ac4 <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 8004a86:	601a      	str	r2, [r3, #0]
      break;
 8004a88:	e003      	b.n	8004a92 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 8004a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8e:	60fb      	str	r3, [r7, #12]
      break;
 8004a90:	bf00      	nop
  }

  return ret;
 8004a92:	68fb      	ldr	r3, [r7, #12]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	3fcccccd 	.word	0x3fcccccd
 8004aa0:	41480000 	.word	0x41480000
 8004aa4:	41d00000 	.word	0x41d00000
 8004aa8:	42500000 	.word	0x42500000
 8004aac:	42d00000 	.word	0x42d00000
 8004ab0:	43500000 	.word	0x43500000
 8004ab4:	43d00000 	.word	0x43d00000
 8004ab8:	44504000 	.word	0x44504000
 8004abc:	44cf8000 	.word	0x44cf8000
 8004ac0:	45502000 	.word	0x45502000
 8004ac4:	45d02000 	.word	0x45d02000

08004ac8 <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d106      	bne.n	8004aec <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8004ade:	ed97 0a00 	vldr	s0, [r7]
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 fb36 	bl	8005154 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	e005      	b.n	8004af8 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004aec:	ed97 0a00 	vldr	s0, [r7]
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 fbbb 	bl	800526c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8004af6:	4603      	mov	r3, r0
  }
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3708      	adds	r7, #8
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <LSM6DSL_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetFullScale(LSM6DSL_Object_t *pObj, int32_t *FullScale)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	331c      	adds	r3, #28
 8004b12:	f107 020b 	add.w	r2, r7, #11
 8004b16:	4611      	mov	r1, r2
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f000 fdc3 	bl	80056a4 <lsm6dsl_xl_full_scale_get>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <LSM6DSL_ACC_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8004b24:	f04f 33ff 	mov.w	r3, #4294967295
 8004b28:	e023      	b.n	8004b72 <LSM6DSL_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8004b2a:	7afb      	ldrb	r3, [r7, #11]
 8004b2c:	2b03      	cmp	r3, #3
 8004b2e:	d81b      	bhi.n	8004b68 <LSM6DSL_ACC_GetFullScale+0x68>
 8004b30:	a201      	add	r2, pc, #4	; (adr r2, 8004b38 <LSM6DSL_ACC_GetFullScale+0x38>)
 8004b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b36:	bf00      	nop
 8004b38:	08004b49 	.word	0x08004b49
 8004b3c:	08004b61 	.word	0x08004b61
 8004b40:	08004b51 	.word	0x08004b51
 8004b44:	08004b59 	.word	0x08004b59
  {
    case LSM6DSL_2g:
      *FullScale =  2;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	601a      	str	r2, [r3, #0]
      break;
 8004b4e:	e00f      	b.n	8004b70 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_4g:
      *FullScale =  4;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	2204      	movs	r2, #4
 8004b54:	601a      	str	r2, [r3, #0]
      break;
 8004b56:	e00b      	b.n	8004b70 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_8g:
      *FullScale =  8;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	2208      	movs	r2, #8
 8004b5c:	601a      	str	r2, [r3, #0]
      break;
 8004b5e:	e007      	b.n	8004b70 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_16g:
      *FullScale = 16;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	2210      	movs	r2, #16
 8004b64:	601a      	str	r2, [r3, #0]
      break;
 8004b66:	e003      	b.n	8004b70 <LSM6DSL_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8004b68:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6c:	60fb      	str	r3, [r7, #12]
      break;
 8004b6e:	bf00      	nop
  }

  return ret;
 8004b70:	68fb      	ldr	r3, [r7, #12]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop

08004b7c <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	dd0b      	ble.n	8004ba4 <LSM6DSL_ACC_SetFullScale+0x28>
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	dd06      	ble.n	8004ba0 <LSM6DSL_ACC_SetFullScale+0x24>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	dc01      	bgt.n	8004b9c <LSM6DSL_ACC_SetFullScale+0x20>
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e004      	b.n	8004ba6 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e002      	b.n	8004ba6 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	e000      	b.n	8004ba6 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004ba4:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8004ba6:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	331c      	adds	r3, #28
 8004bac:	7bfa      	ldrb	r2, [r7, #15]
 8004bae:	4611      	mov	r1, r2
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f000 fd51 	bl	8005658 <lsm6dsl_xl_full_scale_set>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8004bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004bc0:	e000      	b.n	8004bc4 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	331c      	adds	r3, #28
 8004bda:	f107 0208 	add.w	r2, r7, #8
 8004bde:	4611      	mov	r1, r2
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 ff4c 	bl	8005a7e <lsm6dsl_acceleration_raw_get>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8004bec:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf0:	e00c      	b.n	8004c0c <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004bf2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004bfa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004c02:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	331c      	adds	r3, #28
 8004c28:	f107 0210 	add.w	r2, r7, #16
 8004c2c:	4611      	mov	r1, r2
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f000 ff25 	bl	8005a7e <lsm6dsl_acceleration_raw_get>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d002      	beq.n	8004c40 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 8004c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c3e:	e03c      	b.n	8004cba <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8004c40:	f107 030c 	add.w	r3, r7, #12
 8004c44:	4619      	mov	r1, r3
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7ff fe74 	bl	8004934 <LSM6DSL_ACC_GetSensitivity>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d002      	beq.n	8004c58 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8004c52:	f04f 33ff 	mov.w	r3, #4294967295
 8004c56:	e030      	b.n	8004cba <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8004c58:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004c5c:	ee07 3a90 	vmov	s15, r3
 8004c60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c64:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c70:	ee17 2a90 	vmov	r2, s15
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8004c78:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004c7c:	ee07 3a90 	vmov	s15, r3
 8004c80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c84:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c90:	ee17 2a90 	vmov	r2, s15
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8004c98:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004c9c:	ee07 3a90 	vmov	s15, r3
 8004ca0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ca4:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004cb0:	ee17 2a90 	vmov	r2, s15
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3718      	adds	r7, #24
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <LSM6DSL_GYRO_Enable>:
 * @brief  Enable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b082      	sub	sp, #8
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d101      	bne.n	8004cd8 <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	e014      	b.n	8004d02 <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f103 021c 	add.w	r2, r3, #28
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	4610      	mov	r0, r2
 8004ce8:	f000 fe0a 	bl	8005900 <lsm6dsl_gy_data_rate_set>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8004cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cf6:	e004      	b.n	8004d02 <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <LSM6DSL_GYRO_Disable>:
 * @brief  Disable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Disable(LSM6DSL_Object_t *pObj)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b082      	sub	sp, #8
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <LSM6DSL_GYRO_Disable+0x16>
  {
    return LSM6DSL_OK;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	e01f      	b.n	8004d60 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f103 021c 	add.w	r2, r3, #28
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	332c      	adds	r3, #44	; 0x2c
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	f000 fe0d 	bl	800594c <lsm6dsl_gy_data_rate_get>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d002      	beq.n	8004d3e <LSM6DSL_GYRO_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8004d38:	f04f 33ff 	mov.w	r3, #4294967295
 8004d3c:	e010      	b.n	8004d60 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	331c      	adds	r3, #28
 8004d42:	2100      	movs	r1, #0
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 fddb 	bl	8005900 <lsm6dsl_gy_data_rate_set>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <LSM6DSL_GYRO_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8004d50:	f04f 33ff 	mov.w	r3, #4294967295
 8004d54:	e004      	b.n	8004d60 <LSM6DSL_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3708      	adds	r7, #8
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <LSM6DSL_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	331c      	adds	r3, #28
 8004d7a:	f107 020b 	add.w	r2, r7, #11
 8004d7e:	4611      	mov	r1, r2
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 fd7b 	bl	800587c <lsm6dsl_gy_full_scale_get>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d002      	beq.n	8004d92 <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8004d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d90:	e02d      	b.n	8004dee <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8004d92:	7afb      	ldrb	r3, [r7, #11]
 8004d94:	2b06      	cmp	r3, #6
 8004d96:	d825      	bhi.n	8004de4 <LSM6DSL_GYRO_GetSensitivity+0x7c>
 8004d98:	a201      	add	r2, pc, #4	; (adr r2, 8004da0 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 8004d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d9e:	bf00      	nop
 8004da0:	08004dc5 	.word	0x08004dc5
 8004da4:	08004dbd 	.word	0x08004dbd
 8004da8:	08004dcd 	.word	0x08004dcd
 8004dac:	08004de5 	.word	0x08004de5
 8004db0:	08004dd5 	.word	0x08004dd5
 8004db4:	08004de5 	.word	0x08004de5
 8004db8:	08004ddd 	.word	0x08004ddd
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	4a0e      	ldr	r2, [pc, #56]	; (8004df8 <LSM6DSL_GYRO_GetSensitivity+0x90>)
 8004dc0:	601a      	str	r2, [r3, #0]
      break;
 8004dc2:	e013      	b.n	8004dec <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	4a0d      	ldr	r2, [pc, #52]	; (8004dfc <LSM6DSL_GYRO_GetSensitivity+0x94>)
 8004dc8:	601a      	str	r2, [r3, #0]
      break;
 8004dca:	e00f      	b.n	8004dec <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	4a0c      	ldr	r2, [pc, #48]	; (8004e00 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 8004dd0:	601a      	str	r2, [r3, #0]
      break;
 8004dd2:	e00b      	b.n	8004dec <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	4a0b      	ldr	r2, [pc, #44]	; (8004e04 <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 8004dd8:	601a      	str	r2, [r3, #0]
      break;
 8004dda:	e007      	b.n	8004dec <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	4a0a      	ldr	r2, [pc, #40]	; (8004e08 <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 8004de0:	601a      	str	r2, [r3, #0]
      break;
 8004de2:	e003      	b.n	8004dec <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 8004de4:	f04f 33ff 	mov.w	r3, #4294967295
 8004de8:	60fb      	str	r3, [r7, #12]
      break;
 8004dea:	bf00      	nop
  }

  return ret;
 8004dec:	68fb      	ldr	r3, [r7, #12]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	408c0000 	.word	0x408c0000
 8004dfc:	410c0000 	.word	0x410c0000
 8004e00:	418c0000 	.word	0x418c0000
 8004e04:	420c0000 	.word	0x420c0000
 8004e08:	428c0000 	.word	0x428c0000

08004e0c <LSM6DSL_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004e16:	2300      	movs	r3, #0
 8004e18:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	331c      	adds	r3, #28
 8004e1e:	f107 020b 	add.w	r2, r7, #11
 8004e22:	4611      	mov	r1, r2
 8004e24:	4618      	mov	r0, r3
 8004e26:	f000 fd91 	bl	800594c <lsm6dsl_gy_data_rate_get>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d002      	beq.n	8004e36 <LSM6DSL_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8004e30:	f04f 33ff 	mov.w	r3, #4294967295
 8004e34:	e04e      	b.n	8004ed4 <LSM6DSL_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8004e36:	7afb      	ldrb	r3, [r7, #11]
 8004e38:	2b0a      	cmp	r3, #10
 8004e3a:	d846      	bhi.n	8004eca <LSM6DSL_GYRO_GetOutputDataRate+0xbe>
 8004e3c:	a201      	add	r2, pc, #4	; (adr r2, 8004e44 <LSM6DSL_GYRO_GetOutputDataRate+0x38>)
 8004e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e42:	bf00      	nop
 8004e44:	08004e71 	.word	0x08004e71
 8004e48:	08004e7b 	.word	0x08004e7b
 8004e4c:	08004e83 	.word	0x08004e83
 8004e50:	08004e8b 	.word	0x08004e8b
 8004e54:	08004e93 	.word	0x08004e93
 8004e58:	08004e9b 	.word	0x08004e9b
 8004e5c:	08004ea3 	.word	0x08004ea3
 8004e60:	08004eab 	.word	0x08004eab
 8004e64:	08004eb3 	.word	0x08004eb3
 8004e68:	08004ebb 	.word	0x08004ebb
 8004e6c:	08004ec3 	.word	0x08004ec3
  {
    case LSM6DSL_GY_ODR_OFF:
      *Odr = 0.0f;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	f04f 0200 	mov.w	r2, #0
 8004e76:	601a      	str	r2, [r3, #0]
      break;
 8004e78:	e02b      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	4a17      	ldr	r2, [pc, #92]	; (8004edc <LSM6DSL_GYRO_GetOutputDataRate+0xd0>)
 8004e7e:	601a      	str	r2, [r3, #0]
      break;
 8004e80:	e027      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_26Hz:
      *Odr = 26.0f;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	4a16      	ldr	r2, [pc, #88]	; (8004ee0 <LSM6DSL_GYRO_GetOutputDataRate+0xd4>)
 8004e86:	601a      	str	r2, [r3, #0]
      break;
 8004e88:	e023      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_52Hz:
      *Odr = 52.0f;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	4a15      	ldr	r2, [pc, #84]	; (8004ee4 <LSM6DSL_GYRO_GetOutputDataRate+0xd8>)
 8004e8e:	601a      	str	r2, [r3, #0]
      break;
 8004e90:	e01f      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_104Hz:
      *Odr = 104.0f;
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	4a14      	ldr	r2, [pc, #80]	; (8004ee8 <LSM6DSL_GYRO_GetOutputDataRate+0xdc>)
 8004e96:	601a      	str	r2, [r3, #0]
      break;
 8004e98:	e01b      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_208Hz:
      *Odr = 208.0f;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	4a13      	ldr	r2, [pc, #76]	; (8004eec <LSM6DSL_GYRO_GetOutputDataRate+0xe0>)
 8004e9e:	601a      	str	r2, [r3, #0]
      break;
 8004ea0:	e017      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_416Hz:
      *Odr = 416.0f;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	4a12      	ldr	r2, [pc, #72]	; (8004ef0 <LSM6DSL_GYRO_GetOutputDataRate+0xe4>)
 8004ea6:	601a      	str	r2, [r3, #0]
      break;
 8004ea8:	e013      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_833Hz:
      *Odr = 833.0f;
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	4a11      	ldr	r2, [pc, #68]	; (8004ef4 <LSM6DSL_GYRO_GetOutputDataRate+0xe8>)
 8004eae:	601a      	str	r2, [r3, #0]
      break;
 8004eb0:	e00f      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_1k66Hz:
      *Odr =  1660.0f;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	4a10      	ldr	r2, [pc, #64]	; (8004ef8 <LSM6DSL_GYRO_GetOutputDataRate+0xec>)
 8004eb6:	601a      	str	r2, [r3, #0]
      break;
 8004eb8:	e00b      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_3k33Hz:
      *Odr =  3330.0f;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	4a0f      	ldr	r2, [pc, #60]	; (8004efc <LSM6DSL_GYRO_GetOutputDataRate+0xf0>)
 8004ebe:	601a      	str	r2, [r3, #0]
      break;
 8004ec0:	e007      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_6k66Hz:
      *Odr =  6660.0f;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	4a0e      	ldr	r2, [pc, #56]	; (8004f00 <LSM6DSL_GYRO_GetOutputDataRate+0xf4>)
 8004ec6:	601a      	str	r2, [r3, #0]
      break;
 8004ec8:	e003      	b.n	8004ed2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSL_ERROR;
 8004eca:	f04f 33ff 	mov.w	r3, #4294967295
 8004ece:	60fb      	str	r3, [r7, #12]
      break;
 8004ed0:	bf00      	nop
  }

  return ret;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	41480000 	.word	0x41480000
 8004ee0:	41d00000 	.word	0x41d00000
 8004ee4:	42500000 	.word	0x42500000
 8004ee8:	42d00000 	.word	0x42d00000
 8004eec:	43500000 	.word	0x43500000
 8004ef0:	43d00000 	.word	0x43d00000
 8004ef4:	44504000 	.word	0x44504000
 8004ef8:	44cf8000 	.word	0x44cf8000
 8004efc:	45502000 	.word	0x45502000
 8004f00:	45d02000 	.word	0x45d02000

08004f04 <LSM6DSL_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d106      	bne.n	8004f28 <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8004f1a:	ed97 0a00 	vldr	s0, [r7]
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 fa26 	bl	8005370 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 8004f24:	4603      	mov	r3, r0
 8004f26:	e005      	b.n	8004f34 <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004f28:	ed97 0a00 	vldr	s0, [r7]
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 faab 	bl	8005488 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 8004f32:	4603      	mov	r3, r0
  }
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <LSM6DSL_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetFullScale(LSM6DSL_Object_t *pObj, int32_t  *FullScale)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	331c      	adds	r3, #28
 8004f4e:	f107 020b 	add.w	r2, r7, #11
 8004f52:	4611      	mov	r1, r2
 8004f54:	4618      	mov	r0, r3
 8004f56:	f000 fc91 	bl	800587c <lsm6dsl_gy_full_scale_get>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d002      	beq.n	8004f66 <LSM6DSL_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8004f60:	f04f 33ff 	mov.w	r3, #4294967295
 8004f64:	e030      	b.n	8004fc8 <LSM6DSL_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 8004f66:	7afb      	ldrb	r3, [r7, #11]
 8004f68:	2b06      	cmp	r3, #6
 8004f6a:	d828      	bhi.n	8004fbe <LSM6DSL_GYRO_GetFullScale+0x82>
 8004f6c:	a201      	add	r2, pc, #4	; (adr r2, 8004f74 <LSM6DSL_GYRO_GetFullScale+0x38>)
 8004f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f72:	bf00      	nop
 8004f74:	08004f99 	.word	0x08004f99
 8004f78:	08004f91 	.word	0x08004f91
 8004f7c:	08004fa1 	.word	0x08004fa1
 8004f80:	08004fbf 	.word	0x08004fbf
 8004f84:	08004fab 	.word	0x08004fab
 8004f88:	08004fbf 	.word	0x08004fbf
 8004f8c:	08004fb5 	.word	0x08004fb5
  {
    case LSM6DSL_125dps:
      *FullScale =  125;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	227d      	movs	r2, #125	; 0x7d
 8004f94:	601a      	str	r2, [r3, #0]
      break;
 8004f96:	e016      	b.n	8004fc6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_250dps:
      *FullScale =  250;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	22fa      	movs	r2, #250	; 0xfa
 8004f9c:	601a      	str	r2, [r3, #0]
      break;
 8004f9e:	e012      	b.n	8004fc6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_500dps:
      *FullScale =  500;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004fa6:	601a      	str	r2, [r3, #0]
      break;
 8004fa8:	e00d      	b.n	8004fc6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_1000dps:
      *FullScale = 1000;
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004fb0:	601a      	str	r2, [r3, #0]
      break;
 8004fb2:	e008      	b.n	8004fc6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_2000dps:
      *FullScale = 2000;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004fba:	601a      	str	r2, [r3, #0]
      break;
 8004fbc:	e003      	b.n	8004fc6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSL_ERROR;
 8004fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc2:	60fb      	str	r3, [r7, #12]
      break;
 8004fc4:	bf00      	nop
  }

  return ret;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <LSM6DSL_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b7d      	cmp	r3, #125	; 0x7d
 8004fde:	dd12      	ble.n	8005006 <LSM6DSL_GYRO_SetFullScale+0x36>
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2bfa      	cmp	r3, #250	; 0xfa
 8004fe4:	dd0d      	ble.n	8005002 <LSM6DSL_GYRO_SetFullScale+0x32>
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004fec:	dd07      	ble.n	8004ffe <LSM6DSL_GYRO_SetFullScale+0x2e>
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ff4:	dc01      	bgt.n	8004ffa <LSM6DSL_GYRO_SetFullScale+0x2a>
 8004ff6:	2304      	movs	r3, #4
 8004ff8:	e006      	b.n	8005008 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004ffa:	2306      	movs	r3, #6
 8004ffc:	e004      	b.n	8005008 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e002      	b.n	8005008 <LSM6DSL_GYRO_SetFullScale+0x38>
 8005002:	2300      	movs	r3, #0
 8005004:	e000      	b.n	8005008 <LSM6DSL_GYRO_SetFullScale+0x38>
 8005006:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 8005008:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	331c      	adds	r3, #28
 800500e:	7bfa      	ldrb	r2, [r7, #15]
 8005010:	4611      	mov	r1, r2
 8005012:	4618      	mov	r0, r3
 8005014:	f000 fc0c 	bl	8005830 <lsm6dsl_gy_full_scale_set>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d002      	beq.n	8005024 <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 800501e:	f04f 33ff 	mov.w	r3, #4294967295
 8005022:	e000      	b.n	8005026 <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <LSM6DSL_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b084      	sub	sp, #16
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
 8005036:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	331c      	adds	r3, #28
 800503c:	f107 0208 	add.w	r2, r7, #8
 8005040:	4611      	mov	r1, r2
 8005042:	4618      	mov	r0, r3
 8005044:	f000 fd0a 	bl	8005a5c <lsm6dsl_angular_rate_raw_get>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 800504e:	f04f 33ff 	mov.w	r3, #4294967295
 8005052:	e00c      	b.n	800506e <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8005054:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800505c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005064:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <LSM6DSL_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b086      	sub	sp, #24
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	331c      	adds	r3, #28
 8005084:	f107 0210 	add.w	r2, r7, #16
 8005088:	4611      	mov	r1, r2
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fce6 	bl	8005a5c <lsm6dsl_angular_rate_raw_get>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d002      	beq.n	800509c <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 8005096:	f04f 33ff 	mov.w	r3, #4294967295
 800509a:	e03c      	b.n	8005116 <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 800509c:	f107 030c 	add.w	r3, r7, #12
 80050a0:	4619      	mov	r1, r3
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7ff fe60 	bl	8004d68 <LSM6DSL_GYRO_GetSensitivity>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 80050ae:	f04f 33ff 	mov.w	r3, #4294967295
 80050b2:	e030      	b.n	8005116 <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80050b4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80050b8:	ee07 3a90 	vmov	s15, r3
 80050bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80050c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050cc:	ee17 2a90 	vmov	r2, s15
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80050d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80050d8:	ee07 3a90 	vmov	s15, r3
 80050dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80050e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050ec:	ee17 2a90 	vmov	r2, s15
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80050f4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80050f8:	ee07 3a90 	vmov	s15, r3
 80050fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005100:	edd7 7a03 	vldr	s15, [r7, #12]
 8005104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005108:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800510c:	ee17 2a90 	vmov	r2, s15
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3718      	adds	r7, #24
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b082      	sub	sp, #8
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
 8005126:	460b      	mov	r3, r1
 8005128:	70fb      	strb	r3, [r7, #3]
 800512a:	4613      	mov	r3, r2
 800512c:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f103 001c 	add.w	r0, r3, #28
 8005134:	1cba      	adds	r2, r7, #2
 8005136:	78f9      	ldrb	r1, [r7, #3]
 8005138:	2301      	movs	r3, #1
 800513a:	f000 fa75 	bl	8005628 <lsm6dsl_write_reg>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d002      	beq.n	800514a <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 8005144:	f04f 33ff 	mov.w	r3, #4294967295
 8005148:	e000      	b.n	800514c <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3708      	adds	r7, #8
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8005160:	edd7 7a00 	vldr	s15, [r7]
 8005164:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005168:	eef4 7ac7 	vcmpe.f32	s15, s14
 800516c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005170:	d801      	bhi.n	8005176 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8005172:	2301      	movs	r3, #1
 8005174:	e058      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005176:	edd7 7a00 	vldr	s15, [r7]
 800517a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800517e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005186:	d801      	bhi.n	800518c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8005188:	2302      	movs	r3, #2
 800518a:	e04d      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800518c:	edd7 7a00 	vldr	s15, [r7]
 8005190:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005250 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8005194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800519c:	d801      	bhi.n	80051a2 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800519e:	2303      	movs	r3, #3
 80051a0:	e042      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80051a2:	edd7 7a00 	vldr	s15, [r7]
 80051a6:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005254 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 80051aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051b2:	d801      	bhi.n	80051b8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 80051b4:	2304      	movs	r3, #4
 80051b6:	e037      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80051b8:	edd7 7a00 	vldr	s15, [r7]
 80051bc:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005258 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 80051c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c8:	d801      	bhi.n	80051ce <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80051ca:	2305      	movs	r3, #5
 80051cc:	e02c      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80051ce:	edd7 7a00 	vldr	s15, [r7]
 80051d2:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800525c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 80051d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051de:	d801      	bhi.n	80051e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 80051e0:	2306      	movs	r3, #6
 80051e2:	e021      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80051e4:	edd7 7a00 	vldr	s15, [r7]
 80051e8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005260 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80051ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f4:	d801      	bhi.n	80051fa <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80051f6:	2307      	movs	r3, #7
 80051f8:	e016      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80051fa:	edd7 7a00 	vldr	s15, [r7]
 80051fe:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005264 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 8005202:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520a:	d801      	bhi.n	8005210 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 800520c:	2308      	movs	r3, #8
 800520e:	e00b      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005210:	edd7 7a00 	vldr	s15, [r7]
 8005214:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005268 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 8005218:	eef4 7ac7 	vcmpe.f32	s15, s14
 800521c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005220:	d801      	bhi.n	8005226 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8005222:	2309      	movs	r3, #9
 8005224:	e000      	b.n	8005228 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005226:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8005228:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	331c      	adds	r3, #28
 800522e:	7bfa      	ldrb	r2, [r7, #15]
 8005230:	4611      	mov	r1, r2
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fa6e 	bl	8005714 <lsm6dsl_xl_data_rate_set>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 800523e:	f04f 33ff 	mov.w	r3, #4294967295
 8005242:	e000      	b.n	8005246 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	42500000 	.word	0x42500000
 8005254:	42d00000 	.word	0x42d00000
 8005258:	43500000 	.word	0x43500000
 800525c:	43d00000 	.word	0x43d00000
 8005260:	44504000 	.word	0x44504000
 8005264:	44cf8000 	.word	0x44cf8000
 8005268:	45502000 	.word	0x45502000

0800526c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8005278:	edd7 7a00 	vldr	s15, [r7]
 800527c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005280:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005288:	d801      	bhi.n	800528e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 800528a:	2301      	movs	r3, #1
 800528c:	e058      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800528e:	edd7 7a00 	vldr	s15, [r7]
 8005292:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005296:	eef4 7ac7 	vcmpe.f32	s15, s14
 800529a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800529e:	d801      	bhi.n	80052a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 80052a0:	2302      	movs	r3, #2
 80052a2:	e04d      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80052a4:	edd7 7a00 	vldr	s15, [r7]
 80052a8:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005354 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 80052ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052b4:	d801      	bhi.n	80052ba <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 80052b6:	2303      	movs	r3, #3
 80052b8:	e042      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80052ba:	edd7 7a00 	vldr	s15, [r7]
 80052be:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005358 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 80052c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ca:	d801      	bhi.n	80052d0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 80052cc:	2304      	movs	r3, #4
 80052ce:	e037      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80052d0:	edd7 7a00 	vldr	s15, [r7]
 80052d4:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800535c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 80052d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052e0:	d801      	bhi.n	80052e6 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80052e2:	2305      	movs	r3, #5
 80052e4:	e02c      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80052e6:	edd7 7a00 	vldr	s15, [r7]
 80052ea:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005360 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80052ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052f6:	d801      	bhi.n	80052fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 80052f8:	2306      	movs	r3, #6
 80052fa:	e021      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80052fc:	edd7 7a00 	vldr	s15, [r7]
 8005300:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005364 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8005304:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800530c:	d801      	bhi.n	8005312 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 800530e:	2307      	movs	r3, #7
 8005310:	e016      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005312:	edd7 7a00 	vldr	s15, [r7]
 8005316:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005368 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 800531a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800531e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005322:	d801      	bhi.n	8005328 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005324:	2308      	movs	r3, #8
 8005326:	e00b      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005328:	edd7 7a00 	vldr	s15, [r7]
 800532c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800536c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8005330:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005338:	d801      	bhi.n	800533e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 800533a:	2309      	movs	r3, #9
 800533c:	e000      	b.n	8005340 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800533e:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr
 8005354:	42500000 	.word	0x42500000
 8005358:	42d00000 	.word	0x42d00000
 800535c:	43500000 	.word	0x43500000
 8005360:	43d00000 	.word	0x43d00000
 8005364:	44504000 	.word	0x44504000
 8005368:	44cf8000 	.word	0x44cf8000
 800536c:	45502000 	.word	0x45502000

08005370 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 800537c:	edd7 7a00 	vldr	s15, [r7]
 8005380:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005384:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800538c:	d801      	bhi.n	8005392 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 800538e:	2301      	movs	r3, #1
 8005390:	e058      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005392:	edd7 7a00 	vldr	s15, [r7]
 8005396:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800539a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800539e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053a2:	d801      	bhi.n	80053a8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 80053a4:	2302      	movs	r3, #2
 80053a6:	e04d      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80053a8:	edd7 7a00 	vldr	s15, [r7]
 80053ac:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800546c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 80053b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b8:	d801      	bhi.n	80053be <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 80053ba:	2303      	movs	r3, #3
 80053bc:	e042      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80053be:	edd7 7a00 	vldr	s15, [r7]
 80053c2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005470 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 80053c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053ce:	d801      	bhi.n	80053d4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 80053d0:	2304      	movs	r3, #4
 80053d2:	e037      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80053d4:	edd7 7a00 	vldr	s15, [r7]
 80053d8:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005474 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 80053dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e4:	d801      	bhi.n	80053ea <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 80053e6:	2305      	movs	r3, #5
 80053e8:	e02c      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80053ea:	edd7 7a00 	vldr	s15, [r7]
 80053ee:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005478 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 80053f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053fa:	d801      	bhi.n	8005400 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 80053fc:	2306      	movs	r3, #6
 80053fe:	e021      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005400:	edd7 7a00 	vldr	s15, [r7]
 8005404:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800547c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8005408:	eef4 7ac7 	vcmpe.f32	s15, s14
 800540c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005410:	d801      	bhi.n	8005416 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8005412:	2307      	movs	r3, #7
 8005414:	e016      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005416:	edd7 7a00 	vldr	s15, [r7]
 800541a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005480 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 800541e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005426:	d801      	bhi.n	800542c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005428:	2308      	movs	r3, #8
 800542a:	e00b      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800542c:	edd7 7a00 	vldr	s15, [r7]
 8005430:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005484 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8005434:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543c:	d801      	bhi.n	8005442 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 800543e:	2309      	movs	r3, #9
 8005440:	e000      	b.n	8005444 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005442:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8005444:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
          :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	331c      	adds	r3, #28
 800544a:	7bfa      	ldrb	r2, [r7, #15]
 800544c:	4611      	mov	r1, r2
 800544e:	4618      	mov	r0, r3
 8005450:	f000 fa56 	bl	8005900 <lsm6dsl_gy_data_rate_set>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d002      	beq.n	8005460 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 800545a:	f04f 33ff 	mov.w	r3, #4294967295
 800545e:	e000      	b.n	8005462 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	42500000 	.word	0x42500000
 8005470:	42d00000 	.word	0x42d00000
 8005474:	43500000 	.word	0x43500000
 8005478:	43d00000 	.word	0x43d00000
 800547c:	44504000 	.word	0x44504000
 8005480:	44cf8000 	.word	0x44cf8000
 8005484:	45502000 	.word	0x45502000

08005488 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8005494:	edd7 7a00 	vldr	s15, [r7]
 8005498:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800549c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a4:	d801      	bhi.n	80054aa <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e058      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80054aa:	edd7 7a00 	vldr	s15, [r7]
 80054ae:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80054b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ba:	d801      	bhi.n	80054c0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 80054bc:	2302      	movs	r3, #2
 80054be:	e04d      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80054c0:	edd7 7a00 	vldr	s15, [r7]
 80054c4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005570 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 80054c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d0:	d801      	bhi.n	80054d6 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 80054d2:	2303      	movs	r3, #3
 80054d4:	e042      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80054d6:	edd7 7a00 	vldr	s15, [r7]
 80054da:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005574 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 80054de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e6:	d801      	bhi.n	80054ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 80054e8:	2304      	movs	r3, #4
 80054ea:	e037      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80054ec:	edd7 7a00 	vldr	s15, [r7]
 80054f0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005578 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80054f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054fc:	d801      	bhi.n	8005502 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 80054fe:	2305      	movs	r3, #5
 8005500:	e02c      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005502:	edd7 7a00 	vldr	s15, [r7]
 8005506:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800557c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 800550a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800550e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005512:	d801      	bhi.n	8005518 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8005514:	2306      	movs	r3, #6
 8005516:	e021      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005518:	edd7 7a00 	vldr	s15, [r7]
 800551c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005580 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005528:	d801      	bhi.n	800552e <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 800552a:	2307      	movs	r3, #7
 800552c:	e016      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800552e:	edd7 7a00 	vldr	s15, [r7]
 8005532:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005584 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8005536:	eef4 7ac7 	vcmpe.f32	s15, s14
 800553a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800553e:	d801      	bhi.n	8005544 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8005540:	2308      	movs	r3, #8
 8005542:	e00b      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005544:	edd7 7a00 	vldr	s15, [r7]
 8005548:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005588 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 800554c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005554:	d801      	bhi.n	800555a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8005556:	2309      	movs	r3, #9
 8005558:	e000      	b.n	800555c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800555a:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                 :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr
 8005570:	42500000 	.word	0x42500000
 8005574:	42d00000 	.word	0x42d00000
 8005578:	43500000 	.word	0x43500000
 800557c:	43d00000 	.word	0x43d00000
 8005580:	44504000 	.word	0x44504000
 8005584:	44cf8000 	.word	0x44cf8000
 8005588:	45502000 	.word	0x45502000

0800558c <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800558c:	b590      	push	{r4, r7, lr}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	607a      	str	r2, [r7, #4]
 8005596:	461a      	mov	r2, r3
 8005598:	460b      	mov	r3, r1
 800559a:	72fb      	strb	r3, [r7, #11]
 800559c:	4613      	mov	r3, r2
 800559e:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	695c      	ldr	r4, [r3, #20]
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	7b1b      	ldrb	r3, [r3, #12]
 80055ac:	b298      	uxth	r0, r3
 80055ae:	7afb      	ldrb	r3, [r7, #11]
 80055b0:	b299      	uxth	r1, r3
 80055b2:	893b      	ldrh	r3, [r7, #8]
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	47a0      	blx	r4
 80055b8:	4603      	mov	r3, r0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd90      	pop	{r4, r7, pc}

080055c2 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80055c2:	b590      	push	{r4, r7, lr}
 80055c4:	b087      	sub	sp, #28
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	607a      	str	r2, [r7, #4]
 80055cc:	461a      	mov	r2, r3
 80055ce:	460b      	mov	r3, r1
 80055d0:	72fb      	strb	r3, [r7, #11]
 80055d2:	4613      	mov	r3, r2
 80055d4:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	691c      	ldr	r4, [r3, #16]
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	7b1b      	ldrb	r3, [r3, #12]
 80055e2:	b298      	uxth	r0, r3
 80055e4:	7afb      	ldrb	r3, [r7, #11]
 80055e6:	b299      	uxth	r1, r3
 80055e8:	893b      	ldrh	r3, [r7, #8]
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	47a0      	blx	r4
 80055ee:	4603      	mov	r3, r0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	371c      	adds	r7, #28
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd90      	pop	{r4, r7, pc}

080055f8 <lsm6dsl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 80055f8:	b590      	push	{r4, r7, lr}
 80055fa:	b087      	sub	sp, #28
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	461a      	mov	r2, r3
 8005604:	460b      	mov	r3, r1
 8005606:	72fb      	strb	r3, [r7, #11]
 8005608:	4613      	mov	r3, r2
 800560a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	685c      	ldr	r4, [r3, #4]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6898      	ldr	r0, [r3, #8]
 8005614:	893b      	ldrh	r3, [r7, #8]
 8005616:	7af9      	ldrb	r1, [r7, #11]
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	47a0      	blx	r4
 800561c:	6178      	str	r0, [r7, #20]
  return ret;
 800561e:	697b      	ldr	r3, [r7, #20]
}
 8005620:	4618      	mov	r0, r3
 8005622:	371c      	adds	r7, #28
 8005624:	46bd      	mov	sp, r7
 8005626:	bd90      	pop	{r4, r7, pc}

08005628 <lsm6dsl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8005628:	b590      	push	{r4, r7, lr}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	607a      	str	r2, [r7, #4]
 8005632:	461a      	mov	r2, r3
 8005634:	460b      	mov	r3, r1
 8005636:	72fb      	strb	r3, [r7, #11]
 8005638:	4613      	mov	r3, r2
 800563a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681c      	ldr	r4, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6898      	ldr	r0, [r3, #8]
 8005644:	893b      	ldrh	r3, [r7, #8]
 8005646:	7af9      	ldrb	r1, [r7, #11]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	47a0      	blx	r4
 800564c:	6178      	str	r0, [r7, #20]
  return ret;
 800564e:	697b      	ldr	r3, [r7, #20]
}
 8005650:	4618      	mov	r0, r3
 8005652:	371c      	adds	r7, #28
 8005654:	46bd      	mov	sp, r7
 8005656:	bd90      	pop	{r4, r7, pc}

08005658 <lsm6dsl_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	460b      	mov	r3, r1
 8005662:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005664:	f107 0208 	add.w	r2, r7, #8
 8005668:	2301      	movs	r3, #1
 800566a:	2110      	movs	r1, #16
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7ff ffc3 	bl	80055f8 <lsm6dsl_read_reg>
 8005672:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10f      	bne.n	800569a <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 800567a:	78fb      	ldrb	r3, [r7, #3]
 800567c:	f003 0303 	and.w	r3, r3, #3
 8005680:	b2da      	uxtb	r2, r3
 8005682:	7a3b      	ldrb	r3, [r7, #8]
 8005684:	f362 0383 	bfi	r3, r2, #2, #2
 8005688:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 800568a:	f107 0208 	add.w	r2, r7, #8
 800568e:	2301      	movs	r3, #1
 8005690:	2110      	movs	r1, #16
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7ff ffc8 	bl	8005628 <lsm6dsl_write_reg>
 8005698:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800569a:	68fb      	ldr	r3, [r7, #12]
}
 800569c:	4618      	mov	r0, r3
 800569e:	3710      	adds	r7, #16
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <lsm6dsl_xl_full_scale_get>:
  * @param  val    Get the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t *val)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80056ae:	f107 0208 	add.w	r2, r7, #8
 80056b2:	2301      	movs	r3, #1
 80056b4:	2110      	movs	r1, #16
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7ff ff9e 	bl	80055f8 <lsm6dsl_read_reg>
 80056bc:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.fs_xl) {
 80056be:	7a3b      	ldrb	r3, [r7, #8]
 80056c0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b03      	cmp	r3, #3
 80056c8:	d81a      	bhi.n	8005700 <lsm6dsl_xl_full_scale_get+0x5c>
 80056ca:	a201      	add	r2, pc, #4	; (adr r2, 80056d0 <lsm6dsl_xl_full_scale_get+0x2c>)
 80056cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d0:	080056e1 	.word	0x080056e1
 80056d4:	080056e9 	.word	0x080056e9
 80056d8:	080056f1 	.word	0x080056f1
 80056dc:	080056f9 	.word	0x080056f9
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	2200      	movs	r2, #0
 80056e4:	701a      	strb	r2, [r3, #0]
      break;
 80056e6:	e00f      	b.n	8005708 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	2201      	movs	r2, #1
 80056ec:	701a      	strb	r2, [r3, #0]
      break;
 80056ee:	e00b      	b.n	8005708 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	2202      	movs	r2, #2
 80056f4:	701a      	strb	r2, [r3, #0]
      break;
 80056f6:	e007      	b.n	8005708 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	2203      	movs	r2, #3
 80056fc:	701a      	strb	r2, [r3, #0]
      break;
 80056fe:	e003      	b.n	8005708 <lsm6dsl_xl_full_scale_get+0x64>
    default:
      *val = LSM6DSL_XL_FS_ND;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2204      	movs	r2, #4
 8005704:	701a      	strb	r2, [r3, #0]
      break;
 8005706:	bf00      	nop
  }

  return ret;
 8005708:	68fb      	ldr	r3, [r7, #12]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop

08005714 <lsm6dsl_xl_data_rate_set>:
  * @param  val    Change the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	460b      	mov	r3, r1
 800571e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005720:	f107 0208 	add.w	r2, r7, #8
 8005724:	2301      	movs	r3, #1
 8005726:	2110      	movs	r1, #16
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7ff ff65 	bl	80055f8 <lsm6dsl_read_reg>
 800572e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10f      	bne.n	8005756 <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 8005736:	78fb      	ldrb	r3, [r7, #3]
 8005738:	f003 030f 	and.w	r3, r3, #15
 800573c:	b2da      	uxtb	r2, r3
 800573e:	7a3b      	ldrb	r3, [r7, #8]
 8005740:	f362 1307 	bfi	r3, r2, #4, #4
 8005744:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005746:	f107 0208 	add.w	r2, r7, #8
 800574a:	2301      	movs	r3, #1
 800574c:	2110      	movs	r1, #16
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7ff ff6a 	bl	8005628 <lsm6dsl_write_reg>
 8005754:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005756:	68fb      	ldr	r3, [r7, #12]
}
 8005758:	4618      	mov	r0, r3
 800575a:	3710      	adds	r7, #16
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <lsm6dsl_xl_data_rate_get>:
  * @param  val    Get the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t *val)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 800576a:	f107 0208 	add.w	r2, r7, #8
 800576e:	2301      	movs	r3, #1
 8005770:	2110      	movs	r1, #16
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f7ff ff40 	bl	80055f8 <lsm6dsl_read_reg>
 8005778:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.odr_xl) {
 800577a:	7a3b      	ldrb	r3, [r7, #8]
 800577c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b0b      	cmp	r3, #11
 8005784:	d84a      	bhi.n	800581c <lsm6dsl_xl_data_rate_get+0xbc>
 8005786:	a201      	add	r2, pc, #4	; (adr r2, 800578c <lsm6dsl_xl_data_rate_get+0x2c>)
 8005788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578c:	080057bd 	.word	0x080057bd
 8005790:	080057c5 	.word	0x080057c5
 8005794:	080057cd 	.word	0x080057cd
 8005798:	080057d5 	.word	0x080057d5
 800579c:	080057dd 	.word	0x080057dd
 80057a0:	080057e5 	.word	0x080057e5
 80057a4:	080057ed 	.word	0x080057ed
 80057a8:	080057f5 	.word	0x080057f5
 80057ac:	080057fd 	.word	0x080057fd
 80057b0:	08005805 	.word	0x08005805
 80057b4:	0800580d 	.word	0x0800580d
 80057b8:	08005815 	.word	0x08005815
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	2200      	movs	r2, #0
 80057c0:	701a      	strb	r2, [r3, #0]
      break;
 80057c2:	e02f      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	2201      	movs	r2, #1
 80057c8:	701a      	strb	r2, [r3, #0]
      break;
 80057ca:	e02b      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	2202      	movs	r2, #2
 80057d0:	701a      	strb	r2, [r3, #0]
      break;
 80057d2:	e027      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2203      	movs	r2, #3
 80057d8:	701a      	strb	r2, [r3, #0]
      break;
 80057da:	e023      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2204      	movs	r2, #4
 80057e0:	701a      	strb	r2, [r3, #0]
      break;
 80057e2:	e01f      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	2205      	movs	r2, #5
 80057e8:	701a      	strb	r2, [r3, #0]
      break;
 80057ea:	e01b      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	2206      	movs	r2, #6
 80057f0:	701a      	strb	r2, [r3, #0]
      break;
 80057f2:	e017      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	2207      	movs	r2, #7
 80057f8:	701a      	strb	r2, [r3, #0]
      break;
 80057fa:	e013      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	2208      	movs	r2, #8
 8005800:	701a      	strb	r2, [r3, #0]
      break;
 8005802:	e00f      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	2209      	movs	r2, #9
 8005808:	701a      	strb	r2, [r3, #0]
      break;
 800580a:	e00b      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	220a      	movs	r2, #10
 8005810:	701a      	strb	r2, [r3, #0]
      break;
 8005812:	e007      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	220b      	movs	r2, #11
 8005818:	701a      	strb	r2, [r3, #0]
      break;
 800581a:	e003      	b.n	8005824 <lsm6dsl_xl_data_rate_get+0xc4>
    default:
      *val = LSM6DSL_XL_ODR_ND;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	220c      	movs	r2, #12
 8005820:	701a      	strb	r2, [r3, #0]
      break;
 8005822:	bf00      	nop
  }

  return ret;
 8005824:	68fb      	ldr	r3, [r7, #12]
}
 8005826:	4618      	mov	r0, r3
 8005828:	3710      	adds	r7, #16
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop

08005830 <lsm6dsl_gy_full_scale_set>:
  * @param  val    Change the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	460b      	mov	r3, r1
 800583a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 800583c:	f107 0208 	add.w	r2, r7, #8
 8005840:	2301      	movs	r3, #1
 8005842:	2111      	movs	r1, #17
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f7ff fed7 	bl	80055f8 <lsm6dsl_read_reg>
 800584a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10f      	bne.n	8005872 <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 8005852:	78fb      	ldrb	r3, [r7, #3]
 8005854:	f003 0307 	and.w	r3, r3, #7
 8005858:	b2da      	uxtb	r2, r3
 800585a:	7a3b      	ldrb	r3, [r7, #8]
 800585c:	f362 0343 	bfi	r3, r2, #1, #3
 8005860:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005862:	f107 0208 	add.w	r2, r7, #8
 8005866:	2301      	movs	r3, #1
 8005868:	2111      	movs	r1, #17
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7ff fedc 	bl	8005628 <lsm6dsl_write_reg>
 8005870:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005872:	68fb      	ldr	r3, [r7, #12]
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <lsm6dsl_gy_full_scale_get>:
  * @param  val    Get the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t *val)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005886:	f107 0208 	add.w	r2, r7, #8
 800588a:	2301      	movs	r3, #1
 800588c:	2111      	movs	r1, #17
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f7ff feb2 	bl	80055f8 <lsm6dsl_read_reg>
 8005894:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.fs_g) {
 8005896:	7a3b      	ldrb	r3, [r7, #8]
 8005898:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b06      	cmp	r3, #6
 80058a0:	d824      	bhi.n	80058ec <lsm6dsl_gy_full_scale_get+0x70>
 80058a2:	a201      	add	r2, pc, #4	; (adr r2, 80058a8 <lsm6dsl_gy_full_scale_get+0x2c>)
 80058a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a8:	080058c5 	.word	0x080058c5
 80058ac:	080058cd 	.word	0x080058cd
 80058b0:	080058d5 	.word	0x080058d5
 80058b4:	080058ed 	.word	0x080058ed
 80058b8:	080058dd 	.word	0x080058dd
 80058bc:	080058ed 	.word	0x080058ed
 80058c0:	080058e5 	.word	0x080058e5
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2200      	movs	r2, #0
 80058c8:	701a      	strb	r2, [r3, #0]
      break;
 80058ca:	e013      	b.n	80058f4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2201      	movs	r2, #1
 80058d0:	701a      	strb	r2, [r3, #0]
      break;
 80058d2:	e00f      	b.n	80058f4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2202      	movs	r2, #2
 80058d8:	701a      	strb	r2, [r3, #0]
      break;
 80058da:	e00b      	b.n	80058f4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	2204      	movs	r2, #4
 80058e0:	701a      	strb	r2, [r3, #0]
      break;
 80058e2:	e007      	b.n	80058f4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	2206      	movs	r2, #6
 80058e8:	701a      	strb	r2, [r3, #0]
      break;
 80058ea:	e003      	b.n	80058f4 <lsm6dsl_gy_full_scale_get+0x78>
    default:
      *val = LSM6DSL_GY_FS_ND;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	2207      	movs	r2, #7
 80058f0:	701a      	strb	r2, [r3, #0]
      break;
 80058f2:	bf00      	nop
  }

  return ret;
 80058f4:	68fb      	ldr	r3, [r7, #12]
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3710      	adds	r7, #16
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop

08005900 <lsm6dsl_gy_data_rate_set>:
  * @param  val    Change the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	460b      	mov	r3, r1
 800590a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 800590c:	f107 0208 	add.w	r2, r7, #8
 8005910:	2301      	movs	r3, #1
 8005912:	2111      	movs	r1, #17
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f7ff fe6f 	bl	80055f8 <lsm6dsl_read_reg>
 800591a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10f      	bne.n	8005942 <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 8005922:	78fb      	ldrb	r3, [r7, #3]
 8005924:	f003 030f 	and.w	r3, r3, #15
 8005928:	b2da      	uxtb	r2, r3
 800592a:	7a3b      	ldrb	r3, [r7, #8]
 800592c:	f362 1307 	bfi	r3, r2, #4, #4
 8005930:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005932:	f107 0208 	add.w	r2, r7, #8
 8005936:	2301      	movs	r3, #1
 8005938:	2111      	movs	r1, #17
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7ff fe74 	bl	8005628 <lsm6dsl_write_reg>
 8005940:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005942:	68fb      	ldr	r3, [r7, #12]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <lsm6dsl_gy_data_rate_get>:
  * @param  val    Get the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t *val)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005956:	f107 0208 	add.w	r2, r7, #8
 800595a:	2301      	movs	r3, #1
 800595c:	2111      	movs	r1, #17
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff fe4a 	bl	80055f8 <lsm6dsl_read_reg>
 8005964:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.odr_g) {
 8005966:	7a3b      	ldrb	r3, [r7, #8]
 8005968:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b0a      	cmp	r3, #10
 8005970:	d844      	bhi.n	80059fc <lsm6dsl_gy_data_rate_get+0xb0>
 8005972:	a201      	add	r2, pc, #4	; (adr r2, 8005978 <lsm6dsl_gy_data_rate_get+0x2c>)
 8005974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005978:	080059a5 	.word	0x080059a5
 800597c:	080059ad 	.word	0x080059ad
 8005980:	080059b5 	.word	0x080059b5
 8005984:	080059bd 	.word	0x080059bd
 8005988:	080059c5 	.word	0x080059c5
 800598c:	080059cd 	.word	0x080059cd
 8005990:	080059d5 	.word	0x080059d5
 8005994:	080059dd 	.word	0x080059dd
 8005998:	080059e5 	.word	0x080059e5
 800599c:	080059ed 	.word	0x080059ed
 80059a0:	080059f5 	.word	0x080059f5
    case LSM6DSL_GY_ODR_OFF:
      *val = LSM6DSL_GY_ODR_OFF;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	2200      	movs	r2, #0
 80059a8:	701a      	strb	r2, [r3, #0]
      break;
 80059aa:	e02b      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_12Hz5:
      *val = LSM6DSL_GY_ODR_12Hz5;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	2201      	movs	r2, #1
 80059b0:	701a      	strb	r2, [r3, #0]
      break;
 80059b2:	e027      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_26Hz:
      *val = LSM6DSL_GY_ODR_26Hz;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2202      	movs	r2, #2
 80059b8:	701a      	strb	r2, [r3, #0]
      break;
 80059ba:	e023      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_52Hz:
      *val = LSM6DSL_GY_ODR_52Hz;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	2203      	movs	r2, #3
 80059c0:	701a      	strb	r2, [r3, #0]
      break;
 80059c2:	e01f      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_104Hz:
      *val = LSM6DSL_GY_ODR_104Hz;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	2204      	movs	r2, #4
 80059c8:	701a      	strb	r2, [r3, #0]
      break;
 80059ca:	e01b      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_208Hz:
      *val = LSM6DSL_GY_ODR_208Hz;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	2205      	movs	r2, #5
 80059d0:	701a      	strb	r2, [r3, #0]
      break;
 80059d2:	e017      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_416Hz:
      *val = LSM6DSL_GY_ODR_416Hz;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	2206      	movs	r2, #6
 80059d8:	701a      	strb	r2, [r3, #0]
      break;
 80059da:	e013      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_833Hz:
      *val = LSM6DSL_GY_ODR_833Hz;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2207      	movs	r2, #7
 80059e0:	701a      	strb	r2, [r3, #0]
      break;
 80059e2:	e00f      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_1k66Hz:
      *val = LSM6DSL_GY_ODR_1k66Hz;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2208      	movs	r2, #8
 80059e8:	701a      	strb	r2, [r3, #0]
      break;
 80059ea:	e00b      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_3k33Hz:
      *val = LSM6DSL_GY_ODR_3k33Hz;
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	2209      	movs	r2, #9
 80059f0:	701a      	strb	r2, [r3, #0]
      break;
 80059f2:	e007      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_6k66Hz:
      *val = LSM6DSL_GY_ODR_6k66Hz;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	220a      	movs	r2, #10
 80059f8:	701a      	strb	r2, [r3, #0]
      break;
 80059fa:	e003      	b.n	8005a04 <lsm6dsl_gy_data_rate_get+0xb8>
    default:
      *val = LSM6DSL_GY_ODR_ND;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	220b      	movs	r2, #11
 8005a00:	701a      	strb	r2, [r3, #0]
      break;
 8005a02:	bf00      	nop
  }

  return ret;
 8005a04:	68fb      	ldr	r3, [r7, #12]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop

08005a10 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	460b      	mov	r3, r1
 8005a1a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8005a1c:	f107 0208 	add.w	r2, r7, #8
 8005a20:	2301      	movs	r3, #1
 8005a22:	2112      	movs	r1, #18
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f7ff fde7 	bl	80055f8 <lsm6dsl_read_reg>
 8005a2a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10f      	bne.n	8005a52 <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 8005a32:	78fb      	ldrb	r3, [r7, #3]
 8005a34:	f003 0301 	and.w	r3, r3, #1
 8005a38:	b2da      	uxtb	r2, r3
 8005a3a:	7a3b      	ldrb	r3, [r7, #8]
 8005a3c:	f362 1386 	bfi	r3, r2, #6, #1
 8005a40:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8005a42:	f107 0208 	add.w	r2, r7, #8
 8005a46:	2301      	movs	r3, #1
 8005a48:	2112      	movs	r1, #18
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f7ff fdec 	bl	8005628 <lsm6dsl_write_reg>
 8005a50:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005a52:	68fb      	ldr	r3, [r7, #12]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8005a66:	2306      	movs	r3, #6
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	2122      	movs	r1, #34	; 0x22
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7ff fdc3 	bl	80055f8 <lsm6dsl_read_reg>
 8005a72:	60f8      	str	r0, [r7, #12]
  return ret;
 8005a74:	68fb      	ldr	r3, [r7, #12]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b084      	sub	sp, #16
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
 8005a86:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8005a88:	2306      	movs	r3, #6
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	2128      	movs	r1, #40	; 0x28
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7ff fdb2 	bl	80055f8 <lsm6dsl_read_reg>
 8005a94:	60f8      	str	r0, [r7, #12]
  return ret;
 8005a96:	68fb      	ldr	r3, [r7, #12]
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8005aaa:	2301      	movs	r3, #1
 8005aac:	683a      	ldr	r2, [r7, #0]
 8005aae:	210f      	movs	r1, #15
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f7ff fda1 	bl	80055f8 <lsm6dsl_read_reg>
 8005ab6:	60f8      	str	r0, [r7, #12]
  return ret;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
 8005aca:	460b      	mov	r3, r1
 8005acc:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8005ace:	f107 0208 	add.w	r2, r7, #8
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	2112      	movs	r1, #18
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f7ff fd8e 	bl	80055f8 <lsm6dsl_read_reg>
 8005adc:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d10f      	bne.n	8005b04 <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 8005ae4:	78fb      	ldrb	r3, [r7, #3]
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	b2da      	uxtb	r2, r3
 8005aec:	7a3b      	ldrb	r3, [r7, #8]
 8005aee:	f362 0382 	bfi	r3, r2, #2, #1
 8005af2:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8005af4:	f107 0208 	add.w	r2, r7, #8
 8005af8:	2301      	movs	r3, #1
 8005afa:	2112      	movs	r1, #18
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f7ff fd93 	bl	8005628 <lsm6dsl_write_reg>
 8005b02:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005b04:	68fb      	ldr	r3, [r7, #12]
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3710      	adds	r7, #16
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}

08005b0e <lsm6dsl_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 8005b0e:	b580      	push	{r7, lr}
 8005b10:	b084      	sub	sp, #16
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
 8005b16:	460b      	mov	r3, r1
 8005b18:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8005b1a:	f107 0208 	add.w	r2, r7, #8
 8005b1e:	2301      	movs	r3, #1
 8005b20:	210a      	movs	r1, #10
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7ff fd68 	bl	80055f8 <lsm6dsl_read_reg>
 8005b28:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10f      	bne.n	8005b50 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8005b30:	78fb      	ldrb	r3, [r7, #3]
 8005b32:	f003 0307 	and.w	r3, r3, #7
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	7a3b      	ldrb	r3, [r7, #8]
 8005b3a:	f362 0302 	bfi	r3, r2, #0, #3
 8005b3e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8005b40:	f107 0208 	add.w	r2, r7, #8
 8005b44:	2301      	movs	r3, #1
 8005b46:	210a      	movs	r1, #10
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f7ff fd6d 	bl	8005628 <lsm6dsl_write_reg>
 8005b4e:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005b50:	68fb      	ldr	r3, [r7, #12]
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b084      	sub	sp, #16
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
 8005b62:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b64:	2300      	movs	r3, #0
 8005b66:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8005b68:	6839      	ldr	r1, [r7, #0]
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f004 fdd6 	bl	800a71c <VL53L0X_get_device_info>
 8005b70:	4603      	mov	r3, r0
 8005b72:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005b74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8005b8e:	6839      	ldr	r1, [r7, #0]
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f001 fc54 	bl	800743e <VL53L0X_get_offset_calibration_data_micro_meter>
 8005b96:	4603      	mov	r3, r0
 8005b98:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8005b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
	...

08005ba8 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8005ba8:	b5b0      	push	{r4, r5, r7, lr}
 8005baa:	b094      	sub	sp, #80	; 0x50
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8005bb6:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d107      	bne.n	8005bce <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	2188      	movs	r1, #136	; 0x88
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f004 ff6a 	bl	800aa9c <VL53L0X_WrByte>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005bdc:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005be6:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a71      	ldr	r2, [pc, #452]	; (8005db4 <VL53L0X_DataInit+0x20c>)
 8005bee:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a70      	ldr	r2, [pc, #448]	; (8005db8 <VL53L0X_DataInit+0x210>)
 8005bf6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005c00:	f107 0308 	add.w	r3, r7, #8
 8005c04:	4619      	mov	r1, r3
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 fa5a 	bl	80060c0 <VL53L0X_GetDeviceParameters>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	if (Status == VL53L0X_ERROR_NONE) {
 8005c12:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d112      	bne.n	8005c40 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	723b      	strb	r3, [r7, #8]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	727b      	strb	r3, [r7, #9]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f103 0410 	add.w	r4, r3, #16
 8005c28:	f107 0508 	add.w	r5, r7, #8
 8005c2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005c36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005c38:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005c3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2264      	movs	r2, #100	; 0x64
 8005c44:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f44f 7261 	mov.w	r2, #900	; 0x384
 8005c4e:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005c58:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8005c62:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005c6e:	2300      	movs	r3, #0
 8005c70:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c72:	e014      	b.n	8005c9e <VL53L0X_DataInit+0xf6>
		if (Status == VL53L0X_ERROR_NONE)
 8005c74:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d114      	bne.n	8005ca6 <VL53L0X_DataInit+0xfe>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8005c7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2201      	movs	r2, #1
 8005c82:	4619      	mov	r1, r3
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fd67 	bl	8006758 <VL53L0X_SetLimitCheckEnable>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005c92:	4313      	orrs	r3, r2
 8005c94:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005c98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ca0:	2b05      	cmp	r3, #5
 8005ca2:	dde7      	ble.n	8005c74 <VL53L0X_DataInit+0xcc>
 8005ca4:	e000      	b.n	8005ca8 <VL53L0X_DataInit+0x100>
		else
			break;
 8005ca6:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8005ca8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d107      	bne.n	8005cc0 <VL53L0X_DataInit+0x118>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	2102      	movs	r1, #2
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f000 fd4f 	bl	8006758 <VL53L0X_SetLimitCheckEnable>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005cc0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d107      	bne.n	8005cd8 <VL53L0X_DataInit+0x130>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2103      	movs	r1, #3
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 fd43 	bl	8006758 <VL53L0X_SetLimitCheckEnable>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005cd8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d107      	bne.n	8005cf0 <VL53L0X_DataInit+0x148>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2104      	movs	r1, #4
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f000 fd37 	bl	8006758 <VL53L0X_SetLimitCheckEnable>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005cf0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d107      	bne.n	8005d08 <VL53L0X_DataInit+0x160>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2105      	movs	r1, #5
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 fd2b 	bl	8006758 <VL53L0X_SetLimitCheckEnable>
 8005d02:	4603      	mov	r3, r0
 8005d04:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8005d08:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d108      	bne.n	8005d22 <VL53L0X_DataInit+0x17a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d10:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8005d14:	2100      	movs	r1, #0
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fdce 	bl	80068b8 <VL53L0X_SetLimitCheckValue>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005d22:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d108      	bne.n	8005d3c <VL53L0X_DataInit+0x194>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005d2e:	2101      	movs	r1, #1
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f000 fdc1 	bl	80068b8 <VL53L0X_SetLimitCheckValue>
 8005d36:	4603      	mov	r3, r0
 8005d38:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d3c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d108      	bne.n	8005d56 <VL53L0X_DataInit+0x1ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d44:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8005d48:	2102      	movs	r1, #2
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 fdb4 	bl	80068b8 <VL53L0X_SetLimitCheckValue>
 8005d50:	4603      	mov	r3, r0
 8005d52:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d56:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d107      	bne.n	8005d6e <VL53L0X_DataInit+0x1c6>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d5e:	2200      	movs	r2, #0
 8005d60:	2103      	movs	r1, #3
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 fda8 	bl	80068b8 <VL53L0X_SetLimitCheckValue>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d6e:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10f      	bne.n	8005d96 <VL53L0X_DataInit+0x1ee>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	22ff      	movs	r2, #255	; 0xff
 8005d7a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005d7e:	22ff      	movs	r2, #255	; 0xff
 8005d80:	2101      	movs	r1, #1
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f004 fe8a 	bl	800aa9c <VL53L0X_WrByte>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8005d96:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d103      	bne.n	8005da6 <VL53L0X_DataInit+0x1fe>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8005da6:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3750      	adds	r7, #80	; 0x50
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bdb0      	pop	{r4, r5, r7, pc}
 8005db2:	bf00      	nop
 8005db4:	00016b85 	.word	0x00016b85
 8005db8:	000970a4 	.word	0x000970a4

08005dbc <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8005dbc:	b5b0      	push	{r4, r5, r7, lr}
 8005dbe:	b09e      	sub	sp, #120	; 0x78
 8005dc0:	af02      	add	r7, sp, #8
 8005dc2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8005dca:	f107 031c 	add.w	r3, r7, #28
 8005dce:	2240      	movs	r2, #64	; 0x40
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f00c fbc3 	bl	801255e <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8005de0:	2300      	movs	r3, #0
 8005de2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8005de6:	2300      	movs	r3, #0
 8005de8:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8005dea:	2300      	movs	r3, #0
 8005dec:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8005dee:	2300      	movs	r3, #0
 8005df0:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8005df2:	2300      	movs	r3, #0
 8005df4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8005df8:	2101      	movs	r1, #1
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f002 fa72 	bl	80082e4 <VL53L0X_get_info_from_device>
 8005e00:	4603      	mov	r3, r0
 8005e02:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8005e0c:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8005e14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8005e18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d80d      	bhi.n	8005e3c <VL53L0X_StaticInit+0x80>
 8005e20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d102      	bne.n	8005e2e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8005e28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e2a:	2b20      	cmp	r3, #32
 8005e2c:	d806      	bhi.n	8005e3c <VL53L0X_StaticInit+0x80>
 8005e2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10e      	bne.n	8005e54 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8005e36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e38:	2b0c      	cmp	r3, #12
 8005e3a:	d90b      	bls.n	8005e54 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8005e3c:	f107 0218 	add.w	r2, r7, #24
 8005e40:	f107 0314 	add.w	r3, r7, #20
 8005e44:	4619      	mov	r1, r3
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f001 fcf4 	bl	8007834 <VL53L0X_perform_ref_spad_management>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8005e52:	e009      	b.n	8005e68 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8005e54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005e58:	461a      	mov	r2, r3
 8005e5a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f001 fef5 	bl	8007c4c <VL53L0X_set_reference_spads>
 8005e62:	4603      	mov	r3, r0
 8005e64:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8005e68:	4b94      	ldr	r3, [pc, #592]	; (80060bc <VL53L0X_StaticInit+0x300>)
 8005e6a:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8005e6c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10f      	bne.n	8005e94 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f893 314c 	ldrb.w	r3, [r3, #332]	; 0x14c
 8005e7a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8005e7e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d104      	bne.n	8005e90 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005e8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e8e:	e001      	b.n	8005e94 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8005e90:	4b8a      	ldr	r3, [pc, #552]	; (80060bc <VL53L0X_StaticInit+0x300>)
 8005e92:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005e94:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d106      	bne.n	8005eaa <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8005e9c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f003 fdca 	bl	8009a38 <VL53L0X_load_tuning_settings>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8005eaa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10a      	bne.n	8005ec8 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	2304      	movs	r3, #4
 8005eb8:	2200      	movs	r2, #0
 8005eba:	2100      	movs	r1, #0
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f001 f8ed 	bl	800709c <VL53L0X_SetGpioConfig>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005ec8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d121      	bne.n	8005f14 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	21ff      	movs	r1, #255	; 0xff
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f004 fde1 	bl	800aa9c <VL53L0X_WrByte>
 8005eda:	4603      	mov	r3, r0
 8005edc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005ee0:	f107 031a 	add.w	r3, r7, #26
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	2184      	movs	r1, #132	; 0x84
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f004 fd63 	bl	800a9b4 <VL53L0X_RdWord>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005efc:	2200      	movs	r2, #0
 8005efe:	21ff      	movs	r1, #255	; 0xff
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f004 fdcb 	bl	800aa9c <VL53L0X_WrByte>
 8005f06:	4603      	mov	r3, r0
 8005f08:	461a      	mov	r2, r3
 8005f0a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005f14:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d105      	bne.n	8005f28 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8005f1c:	8b7b      	ldrh	r3, [r7, #26]
 8005f1e:	011b      	lsls	r3, r3, #4
 8005f20:	461a      	mov	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8005f28:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d108      	bne.n	8005f42 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005f30:	f107 031c 	add.w	r3, r7, #28
 8005f34:	4619      	mov	r1, r3
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f8c2 	bl	80060c0 <VL53L0X_GetDeviceParameters>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8005f42:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d110      	bne.n	8005f6c <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8005f4a:	f107 0319 	add.w	r3, r7, #25
 8005f4e:	4619      	mov	r1, r3
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 f984 	bl	800625e <VL53L0X_GetFractionEnable>
 8005f56:	4603      	mov	r3, r0
 8005f58:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8005f5c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d103      	bne.n	8005f6c <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8005f64:	7e7a      	ldrb	r2, [r7, #25]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005f6c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10e      	bne.n	8005f92 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f103 0410 	add.w	r4, r3, #16
 8005f7a:	f107 051c 	add.w	r5, r7, #28
 8005f7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f8a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005f8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8005f92:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d111      	bne.n	8005fbe <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8005f9a:	f107 0319 	add.w	r3, r7, #25
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f004 fc7f 	bl	800a8a6 <VL53L0X_RdByte>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8005fae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d103      	bne.n	8005fbe <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8005fb6:	7e7a      	ldrb	r2, [r7, #25]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8005fbe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d107      	bne.n	8005fd6 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2100      	movs	r1, #0
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 f9bc 	bl	8006348 <VL53L0X_SetSequenceStepEnable>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005fd6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d107      	bne.n	8005fee <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005fde:	2200      	movs	r2, #0
 8005fe0:	2102      	movs	r1, #2
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f9b0 	bl	8006348 <VL53L0X_SetSequenceStepEnable>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8005fee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d103      	bne.n	8005ffe <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2203      	movs	r2, #3
 8005ffa:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005ffe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006002:	2b00      	cmp	r3, #0
 8006004:	d109      	bne.n	800601a <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006006:	f107 0313 	add.w	r3, r7, #19
 800600a:	461a      	mov	r2, r3
 800600c:	2100      	movs	r1, #0
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f982 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8006014:	4603      	mov	r3, r0
 8006016:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800601a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800601e:	2b00      	cmp	r3, #0
 8006020:	d103      	bne.n	800602a <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006022:	7cfa      	ldrb	r2, [r7, #19]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800602a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800602e:	2b00      	cmp	r3, #0
 8006030:	d109      	bne.n	8006046 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006032:	f107 0313 	add.w	r3, r7, #19
 8006036:	461a      	mov	r2, r3
 8006038:	2101      	movs	r1, #1
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f96c 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8006040:	4603      	mov	r3, r0
 8006042:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006046:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800604a:	2b00      	cmp	r3, #0
 800604c:	d103      	bne.n	8006056 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800604e:	7cfa      	ldrb	r2, [r7, #19]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8006056:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800605a:	2b00      	cmp	r3, #0
 800605c:	d109      	bne.n	8006072 <VL53L0X_StaticInit+0x2b6>
		Status = VL53L0X_GetSequenceStepTimeout(
 800605e:	f107 030c 	add.w	r3, r7, #12
 8006062:	461a      	mov	r2, r3
 8006064:	2103      	movs	r1, #3
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 faba 	bl	80065e0 <VL53L0X_GetSequenceStepTimeout>
 800606c:	4603      	mov	r3, r0
 800606e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006072:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006076:	2b00      	cmp	r3, #0
 8006078:	d103      	bne.n	8006082 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8006082:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006086:	2b00      	cmp	r3, #0
 8006088:	d109      	bne.n	800609e <VL53L0X_StaticInit+0x2e2>
		Status = VL53L0X_GetSequenceStepTimeout(
 800608a:	f107 030c 	add.w	r3, r7, #12
 800608e:	461a      	mov	r2, r3
 8006090:	2104      	movs	r1, #4
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 faa4 	bl	80065e0 <VL53L0X_GetSequenceStepTimeout>
 8006098:	4603      	mov	r3, r0
 800609a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800609e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d103      	bne.n	80060ae <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80060a6:	68fa      	ldr	r2, [r7, #12]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80060ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3770      	adds	r7, #112	; 0x70
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bdb0      	pop	{r4, r5, r7, pc}
 80060ba:	bf00      	nop
 80060bc:	20000168 	.word	0x20000168

080060c0 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80060ca:	2300      	movs	r3, #0
 80060cc:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	4619      	mov	r1, r3
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f8b0 	bl	8006238 <VL53L0X_GetDeviceMode>
 80060d8:	4603      	mov	r3, r0
 80060da:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80060dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d107      	bne.n	80060f4 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	3308      	adds	r3, #8
 80060e8:	4619      	mov	r1, r3
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 fab8 	bl	8006660 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80060f0:	4603      	mov	r3, r0
 80060f2:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80060f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d102      	bne.n	8006102 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2200      	movs	r2, #0
 8006100:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8006102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d107      	bne.n	800611a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	3310      	adds	r3, #16
 800610e:	4619      	mov	r1, r3
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 faee 	bl	80066f2 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8006116:	4603      	mov	r3, r0
 8006118:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800611a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d107      	bne.n	8006132 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	3314      	adds	r3, #20
 8006126:	4619      	mov	r1, r3
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f7ff fd29 	bl	8005b80 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800612e:	4603      	mov	r3, r0
 8006130:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8006132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d134      	bne.n	80061a4 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800613a:	2300      	movs	r3, #0
 800613c:	60bb      	str	r3, [r7, #8]
 800613e:	e02a      	b.n	8006196 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006140:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d12a      	bne.n	800619e <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	b299      	uxth	r1, r3
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	3308      	adds	r3, #8
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	4413      	add	r3, r2
 8006156:	3304      	adds	r3, #4
 8006158:	461a      	mov	r2, r3
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fc0e 	bl	800697c <VL53L0X_GetLimitCheckValue>
 8006160:	4603      	mov	r3, r0
 8006162:	461a      	mov	r2, r3
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	4313      	orrs	r3, r2
 8006168:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800616a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d117      	bne.n	80061a2 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	b299      	uxth	r1, r3
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	3318      	adds	r3, #24
 800617a:	683a      	ldr	r2, [r7, #0]
 800617c:	4413      	add	r3, r2
 800617e:	461a      	mov	r2, r3
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 fb75 	bl	8006870 <VL53L0X_GetLimitCheckEnable>
 8006186:	4603      	mov	r3, r0
 8006188:	461a      	mov	r2, r3
 800618a:	7bfb      	ldrb	r3, [r7, #15]
 800618c:	4313      	orrs	r3, r2
 800618e:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	3301      	adds	r3, #1
 8006194:	60bb      	str	r3, [r7, #8]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	2b05      	cmp	r3, #5
 800619a:	ddd1      	ble.n	8006140 <VL53L0X_GetDeviceParameters+0x80>
 800619c:	e002      	b.n	80061a4 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800619e:	bf00      	nop
 80061a0:	e000      	b.n	80061a4 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80061a2:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80061a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d107      	bne.n	80061bc <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	333c      	adds	r3, #60	; 0x3c
 80061b0:	4619      	mov	r1, r3
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fc70 	bl	8006a98 <VL53L0X_GetWrapAroundCheckEnable>
 80061b8:	4603      	mov	r3, r0
 80061ba:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80061bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d107      	bne.n	80061d4 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	3304      	adds	r3, #4
 80061c8:	4619      	mov	r1, r3
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f879 	bl	80062c2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80061d0:	4603      	mov	r3, r0
 80061d2:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80061d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	460b      	mov	r3, r1
 80061ea:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80061ec:	2300      	movs	r3, #0
 80061ee:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80061f0:	78fb      	ldrb	r3, [r7, #3]
 80061f2:	2b15      	cmp	r3, #21
 80061f4:	bf8c      	ite	hi
 80061f6:	2201      	movhi	r2, #1
 80061f8:	2200      	movls	r2, #0
 80061fa:	b2d2      	uxtb	r2, r2
 80061fc:	2a00      	cmp	r2, #0
 80061fe:	d10e      	bne.n	800621e <VL53L0X_SetDeviceMode+0x3e>
 8006200:	2201      	movs	r2, #1
 8006202:	409a      	lsls	r2, r3
 8006204:	4b0b      	ldr	r3, [pc, #44]	; (8006234 <VL53L0X_SetDeviceMode+0x54>)
 8006206:	4013      	ands	r3, r2
 8006208:	2b00      	cmp	r3, #0
 800620a:	bf14      	ite	ne
 800620c:	2301      	movne	r3, #1
 800620e:	2300      	moveq	r3, #0
 8006210:	b2db      	uxtb	r3, r3
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	78fa      	ldrb	r2, [r7, #3]
 800621a:	741a      	strb	r2, [r3, #16]
		break;
 800621c:	e001      	b.n	8006222 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800621e:	23f8      	movs	r3, #248	; 0xf8
 8006220:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006222:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr
 8006232:	bf00      	nop
 8006234:	0030000b 	.word	0x0030000b

08006238 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006242:	2300      	movs	r3, #0
 8006244:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	7c1a      	ldrb	r2, [r3, #16]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800624e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006252:	4618      	mov	r0, r3
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr

0800625e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b084      	sub	sp, #16
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
 8006266:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006268:	2300      	movs	r3, #0
 800626a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	2109      	movs	r1, #9
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f004 fb18 	bl	800a8a6 <VL53L0X_RdByte>
 8006276:	4603      	mov	r3, r0
 8006278:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800627a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d106      	bne.n	8006290 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	b2da      	uxtb	r2, r3
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8006290:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}

0800629c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062a6:	2300      	movs	r3, #0
 80062a8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80062aa:	6839      	ldr	r1, [r7, #0]
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f003 fa32 	bl	8009716 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80062b2:	4603      	mov	r3, r0
 80062b4:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80062b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b084      	sub	sp, #16
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
 80062ca:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062cc:	2300      	movs	r3, #0
 80062ce:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80062d0:	6839      	ldr	r1, [r7, #0]
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f003 faff 	bl	80098d6 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80062d8:	4603      	mov	r3, r0
 80062da:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80062dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	460b      	mov	r3, r1
 80062f2:	70fb      	strb	r3, [r7, #3]
 80062f4:	4613      	mov	r3, r2
 80062f6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062f8:	2300      	movs	r3, #0
 80062fa:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80062fc:	78ba      	ldrb	r2, [r7, #2]
 80062fe:	78fb      	ldrb	r3, [r7, #3]
 8006300:	4619      	mov	r1, r3
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f002 ff47 	bl	8009196 <VL53L0X_set_vcsel_pulse_period>
 8006308:	4603      	mov	r3, r0
 800630a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800630c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	460b      	mov	r3, r1
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006326:	2300      	movs	r3, #0
 8006328:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800632a:	7afb      	ldrb	r3, [r7, #11]
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	4619      	mov	r1, r3
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f003 f9b9 	bl	80096a8 <VL53L0X_get_vcsel_pulse_period>
 8006336:	4603      	mov	r3, r0
 8006338:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800633a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3718      	adds	r7, #24
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
	...

08006348 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	460b      	mov	r3, r1
 8006352:	70fb      	strb	r3, [r7, #3]
 8006354:	4613      	mov	r3, r2
 8006356:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006358:	2300      	movs	r3, #0
 800635a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800635c:	2300      	movs	r3, #0
 800635e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8006360:	2300      	movs	r3, #0
 8006362:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006364:	f107 030f 	add.w	r3, r7, #15
 8006368:	461a      	mov	r2, r3
 800636a:	2101      	movs	r1, #1
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f004 fa9a 	bl	800a8a6 <VL53L0X_RdByte>
 8006372:	4603      	mov	r3, r0
 8006374:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8006376:	7bfb      	ldrb	r3, [r7, #15]
 8006378:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800637a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d15a      	bne.n	8006438 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8006382:	78bb      	ldrb	r3, [r7, #2]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d12b      	bne.n	80063e0 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8006388:	78fb      	ldrb	r3, [r7, #3]
 800638a:	2b04      	cmp	r3, #4
 800638c:	d825      	bhi.n	80063da <VL53L0X_SetSequenceStepEnable+0x92>
 800638e:	a201      	add	r2, pc, #4	; (adr r2, 8006394 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8006390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006394:	080063a9 	.word	0x080063a9
 8006398:	080063b3 	.word	0x080063b3
 800639c:	080063bd 	.word	0x080063bd
 80063a0:	080063c7 	.word	0x080063c7
 80063a4:	080063d1 	.word	0x080063d1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80063a8:	7dbb      	ldrb	r3, [r7, #22]
 80063aa:	f043 0310 	orr.w	r3, r3, #16
 80063ae:	75bb      	strb	r3, [r7, #22]
				break;
 80063b0:	e043      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 80063b2:	7dbb      	ldrb	r3, [r7, #22]
 80063b4:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80063b8:	75bb      	strb	r3, [r7, #22]
				break;
 80063ba:	e03e      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80063bc:	7dbb      	ldrb	r3, [r7, #22]
 80063be:	f043 0304 	orr.w	r3, r3, #4
 80063c2:	75bb      	strb	r3, [r7, #22]
				break;
 80063c4:	e039      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80063c6:	7dbb      	ldrb	r3, [r7, #22]
 80063c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063cc:	75bb      	strb	r3, [r7, #22]
				break;
 80063ce:	e034      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80063d0:	7dbb      	ldrb	r3, [r7, #22]
 80063d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80063d6:	75bb      	strb	r3, [r7, #22]
				break;
 80063d8:	e02f      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80063da:	23fc      	movs	r3, #252	; 0xfc
 80063dc:	75fb      	strb	r3, [r7, #23]
 80063de:	e02c      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80063e0:	78fb      	ldrb	r3, [r7, #3]
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	d825      	bhi.n	8006432 <VL53L0X_SetSequenceStepEnable+0xea>
 80063e6:	a201      	add	r2, pc, #4	; (adr r2, 80063ec <VL53L0X_SetSequenceStepEnable+0xa4>)
 80063e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ec:	08006401 	.word	0x08006401
 80063f0:	0800640b 	.word	0x0800640b
 80063f4:	08006415 	.word	0x08006415
 80063f8:	0800641f 	.word	0x0800641f
 80063fc:	08006429 	.word	0x08006429
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8006400:	7dbb      	ldrb	r3, [r7, #22]
 8006402:	f023 0310 	bic.w	r3, r3, #16
 8006406:	75bb      	strb	r3, [r7, #22]
				break;
 8006408:	e017      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800640a:	7dbb      	ldrb	r3, [r7, #22]
 800640c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8006410:	75bb      	strb	r3, [r7, #22]
				break;
 8006412:	e012      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8006414:	7dbb      	ldrb	r3, [r7, #22]
 8006416:	f023 0304 	bic.w	r3, r3, #4
 800641a:	75bb      	strb	r3, [r7, #22]
				break;
 800641c:	e00d      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800641e:	7dbb      	ldrb	r3, [r7, #22]
 8006420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006424:	75bb      	strb	r3, [r7, #22]
				break;
 8006426:	e008      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8006428:	7dbb      	ldrb	r3, [r7, #22]
 800642a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800642e:	75bb      	strb	r3, [r7, #22]
				break;
 8006430:	e003      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006432:	23fc      	movs	r3, #252	; 0xfc
 8006434:	75fb      	strb	r3, [r7, #23]
 8006436:	e000      	b.n	800643a <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8006438:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800643a:	7bfb      	ldrb	r3, [r7, #15]
 800643c:	7dba      	ldrb	r2, [r7, #22]
 800643e:	429a      	cmp	r2, r3
 8006440:	d01e      	beq.n	8006480 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8006442:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d107      	bne.n	800645a <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800644a:	7dbb      	ldrb	r3, [r7, #22]
 800644c:	461a      	mov	r2, r3
 800644e:	2101      	movs	r1, #1
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f004 fb23 	bl	800aa9c <VL53L0X_WrByte>
 8006456:	4603      	mov	r3, r0
 8006458:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800645a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d103      	bne.n	800646a <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	7dba      	ldrb	r2, [r7, #22]
 8006466:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800646a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d106      	bne.n	8006480 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006478:	6939      	ldr	r1, [r7, #16]
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f7ff ff0e 	bl	800629c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8006480:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006484:	4618      	mov	r0, r3
 8006486:	3718      	adds	r7, #24
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	607b      	str	r3, [r7, #4]
 8006496:	460b      	mov	r3, r1
 8006498:	72fb      	strb	r3, [r7, #11]
 800649a:	4613      	mov	r3, r2
 800649c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800649e:	2300      	movs	r3, #0
 80064a0:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 80064a8:	7afb      	ldrb	r3, [r7, #11]
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d836      	bhi.n	800651c <sequence_step_enabled+0x90>
 80064ae:	a201      	add	r2, pc, #4	; (adr r2, 80064b4 <sequence_step_enabled+0x28>)
 80064b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b4:	080064c9 	.word	0x080064c9
 80064b8:	080064db 	.word	0x080064db
 80064bc:	080064ed 	.word	0x080064ed
 80064c0:	080064ff 	.word	0x080064ff
 80064c4:	08006511 	.word	0x08006511
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80064c8:	7abb      	ldrb	r3, [r7, #10]
 80064ca:	111b      	asrs	r3, r3, #4
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	b2da      	uxtb	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	701a      	strb	r2, [r3, #0]
		break;
 80064d8:	e022      	b.n	8006520 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80064da:	7abb      	ldrb	r3, [r7, #10]
 80064dc:	10db      	asrs	r3, r3, #3
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	f003 0301 	and.w	r3, r3, #1
 80064e4:	b2da      	uxtb	r2, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	701a      	strb	r2, [r3, #0]
		break;
 80064ea:	e019      	b.n	8006520 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80064ec:	7abb      	ldrb	r3, [r7, #10]
 80064ee:	109b      	asrs	r3, r3, #2
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	701a      	strb	r2, [r3, #0]
		break;
 80064fc:	e010      	b.n	8006520 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80064fe:	7abb      	ldrb	r3, [r7, #10]
 8006500:	119b      	asrs	r3, r3, #6
 8006502:	b2db      	uxtb	r3, r3
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	b2da      	uxtb	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	701a      	strb	r2, [r3, #0]
		break;
 800650e:	e007      	b.n	8006520 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8006510:	7abb      	ldrb	r3, [r7, #10]
 8006512:	09db      	lsrs	r3, r3, #7
 8006514:	b2da      	uxtb	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	701a      	strb	r2, [r3, #0]
		break;
 800651a:	e001      	b.n	8006520 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800651c:	23fc      	movs	r3, #252	; 0xfc
 800651e:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006520:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006524:	4618      	mov	r0, r3
 8006526:	371c      	adds	r7, #28
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800653a:	2300      	movs	r3, #0
 800653c:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800653e:	2300      	movs	r3, #0
 8006540:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006542:	f107 030e 	add.w	r3, r7, #14
 8006546:	461a      	mov	r2, r3
 8006548:	2101      	movs	r1, #1
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f004 f9ab 	bl	800a8a6 <VL53L0X_RdByte>
 8006550:	4603      	mov	r3, r0
 8006552:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8006554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d107      	bne.n	800656c <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800655c:	7bba      	ldrb	r2, [r7, #14]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2100      	movs	r1, #0
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f7ff ff92 	bl	800648c <sequence_step_enabled>
 8006568:	4603      	mov	r3, r0
 800656a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800656c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d108      	bne.n	8006586 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8006574:	7bba      	ldrb	r2, [r7, #14]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	3302      	adds	r3, #2
 800657a:	2101      	movs	r1, #1
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7ff ff85 	bl	800648c <sequence_step_enabled>
 8006582:	4603      	mov	r3, r0
 8006584:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d108      	bne.n	80065a0 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800658e:	7bba      	ldrb	r2, [r7, #14]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	3301      	adds	r3, #1
 8006594:	2102      	movs	r1, #2
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7ff ff78 	bl	800648c <sequence_step_enabled>
 800659c:	4603      	mov	r3, r0
 800659e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80065a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d108      	bne.n	80065ba <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 80065a8:	7bba      	ldrb	r2, [r7, #14]
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	3303      	adds	r3, #3
 80065ae:	2103      	movs	r1, #3
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f7ff ff6b 	bl	800648c <sequence_step_enabled>
 80065b6:	4603      	mov	r3, r0
 80065b8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80065ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d108      	bne.n	80065d4 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 80065c2:	7bba      	ldrb	r2, [r7, #14]
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	3304      	adds	r3, #4
 80065c8:	2104      	movs	r1, #4
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7ff ff5e 	bl	800648c <sequence_step_enabled>
 80065d0:	4603      	mov	r3, r0
 80065d2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80065d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b088      	sub	sp, #32
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	460b      	mov	r3, r1
 80065ea:	607a      	str	r2, [r7, #4]
 80065ec:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065ee:	2300      	movs	r3, #0
 80065f0:	77fb      	strb	r3, [r7, #31]
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
 80065f2:	2300      	movs	r3, #0
 80065f4:	61bb      	str	r3, [r7, #24]
	uint32_t Fraction_ms = 0;
 80065f6:	2300      	movs	r3, #0
 80065f8:	617b      	str	r3, [r7, #20]
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 80065fa:	f107 0210 	add.w	r2, r7, #16
 80065fe:	7afb      	ldrb	r3, [r7, #11]
 8006600:	4619      	mov	r1, r3
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f002 fbf2 	bl	8008dec <get_sequence_step_timeout>
 8006608:	4603      	mov	r3, r0
 800660a:	77fb      	strb	r3, [r7, #31]
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 800660c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d11c      	bne.n	800664e <VL53L0X_GetSequenceStepTimeout+0x6e>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	4a11      	ldr	r2, [pc, #68]	; (800665c <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8006618:	fba2 2303 	umull	r2, r3, r2, r3
 800661c:	099b      	lsrs	r3, r3, #6
 800661e:	61bb      	str	r3, [r7, #24]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006628:	fb01 f303 	mul.w	r3, r1, r3
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	617b      	str	r3, [r7, #20]
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	0419      	lsls	r1, r3, #16
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	4613      	mov	r3, r2
 8006638:	041b      	lsls	r3, r3, #16
 800663a:	1a9b      	subs	r3, r3, r2
 800663c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006640:	4a06      	ldr	r2, [pc, #24]	; (800665c <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8006642:	fba2 2303 	umull	r2, r3, r2, r3
 8006646:	099b      	lsrs	r3, r3, #6
 8006648:	18ca      	adds	r2, r1, r3
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800664e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3720      	adds	r7, #32
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	10624dd3 	.word	0x10624dd3

08006660 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800666a:	2300      	movs	r3, #0
 800666c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800666e:	f107 030c 	add.w	r3, r7, #12
 8006672:	461a      	mov	r2, r3
 8006674:	21f8      	movs	r1, #248	; 0xf8
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f004 f99c 	bl	800a9b4 <VL53L0X_RdWord>
 800667c:	4603      	mov	r3, r0
 800667e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8006680:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d108      	bne.n	800669a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8006688:	f107 0308 	add.w	r3, r7, #8
 800668c:	461a      	mov	r2, r3
 800668e:	2104      	movs	r1, #4
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f004 f9c7 	bl	800aa24 <VL53L0X_RdDWord>
 8006696:	4603      	mov	r3, r0
 8006698:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800669a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10c      	bne.n	80066bc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80066a2:	89bb      	ldrh	r3, [r7, #12]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d005      	beq.n	80066b4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	89ba      	ldrh	r2, [r7, #12]
 80066ac:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80066bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3710      	adds	r7, #16
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80066d2:	2300      	movs	r3, #0
 80066d4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	7f1b      	ldrb	r3, [r3, #28]
 80066da:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	7bba      	ldrb	r2, [r7, #14]
 80066e0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80066e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3714      	adds	r7, #20
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b086      	sub	sp, #24
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80066fc:	2300      	movs	r3, #0
 80066fe:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8006700:	f107 030e 	add.w	r3, r7, #14
 8006704:	461a      	mov	r2, r3
 8006706:	2120      	movs	r1, #32
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f004 f953 	bl	800a9b4 <VL53L0X_RdWord>
 800670e:	4603      	mov	r3, r0
 8006710:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8006712:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d118      	bne.n	800674c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800671a:	89fb      	ldrh	r3, [r7, #14]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d109      	bne.n	8006734 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6a1b      	ldr	r3, [r3, #32]
 8006724:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	771a      	strb	r2, [r3, #28]
 8006732:	e00b      	b.n	800674c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8006734:	89fb      	ldrh	r3, [r7, #14]
 8006736:	00db      	lsls	r3, r3, #3
 8006738:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800674c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	807b      	strh	r3, [r7, #2]
 8006764:	4613      	mov	r3, r2
 8006766:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006768:	2300      	movs	r3, #0
 800676a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800676c:	2300      	movs	r3, #0
 800676e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8006770:	2300      	movs	r3, #0
 8006772:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8006774:	2300      	movs	r3, #0
 8006776:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006778:	887b      	ldrh	r3, [r7, #2]
 800677a:	2b05      	cmp	r3, #5
 800677c:	d902      	bls.n	8006784 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800677e:	23fc      	movs	r3, #252	; 0xfc
 8006780:	75fb      	strb	r3, [r7, #23]
 8006782:	e05b      	b.n	800683c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8006784:	787b      	ldrb	r3, [r7, #1]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d106      	bne.n	8006798 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800678a:	2300      	movs	r3, #0
 800678c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800678e:	2300      	movs	r3, #0
 8006790:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8006792:	2301      	movs	r3, #1
 8006794:	73bb      	strb	r3, [r7, #14]
 8006796:	e00a      	b.n	80067ae <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006798:	887b      	ldrh	r3, [r7, #2]
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	330c      	adds	r3, #12
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80067a6:	2300      	movs	r3, #0
 80067a8:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80067aa:	2301      	movs	r3, #1
 80067ac:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80067ae:	887b      	ldrh	r3, [r7, #2]
 80067b0:	2b05      	cmp	r3, #5
 80067b2:	d841      	bhi.n	8006838 <VL53L0X_SetLimitCheckEnable+0xe0>
 80067b4:	a201      	add	r2, pc, #4	; (adr r2, 80067bc <VL53L0X_SetLimitCheckEnable+0x64>)
 80067b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ba:	bf00      	nop
 80067bc:	080067d5 	.word	0x080067d5
 80067c0:	080067df 	.word	0x080067df
 80067c4:	080067f5 	.word	0x080067f5
 80067c8:	080067ff 	.word	0x080067ff
 80067cc:	08006809 	.word	0x08006809
 80067d0:	08006821 	.word	0x08006821

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	7bfa      	ldrb	r2, [r7, #15]
 80067d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80067dc:	e02e      	b.n	800683c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	2144      	movs	r1, #68	; 0x44
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f004 f97b 	bl	800aae4 <VL53L0X_WrWord>
 80067ee:	4603      	mov	r3, r0
 80067f0:	75fb      	strb	r3, [r7, #23]

			break;
 80067f2:	e023      	b.n	800683c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	7bfa      	ldrb	r2, [r7, #15]
 80067f8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80067fc:	e01e      	b.n	800683c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	7bfa      	ldrb	r2, [r7, #15]
 8006802:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8006806:	e019      	b.n	800683c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8006808:	7bbb      	ldrb	r3, [r7, #14]
 800680a:	005b      	lsls	r3, r3, #1
 800680c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800680e:	7b7b      	ldrb	r3, [r7, #13]
 8006810:	22fe      	movs	r2, #254	; 0xfe
 8006812:	2160      	movs	r1, #96	; 0x60
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f004 f98f 	bl	800ab38 <VL53L0X_UpdateByte>
 800681a:	4603      	mov	r3, r0
 800681c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800681e:	e00d      	b.n	800683c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8006820:	7bbb      	ldrb	r3, [r7, #14]
 8006822:	011b      	lsls	r3, r3, #4
 8006824:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8006826:	7b7b      	ldrb	r3, [r7, #13]
 8006828:	22ef      	movs	r2, #239	; 0xef
 800682a:	2160      	movs	r1, #96	; 0x60
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f004 f983 	bl	800ab38 <VL53L0X_UpdateByte>
 8006832:	4603      	mov	r3, r0
 8006834:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8006836:	e001      	b.n	800683c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006838:	23fc      	movs	r3, #252	; 0xfc
 800683a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800683c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d10f      	bne.n	8006864 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8006844:	787b      	ldrb	r3, [r7, #1]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d106      	bne.n	8006858 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800684a:	887b      	ldrh	r3, [r7, #2]
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	4413      	add	r3, r2
 8006850:	2200      	movs	r2, #0
 8006852:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006856:	e005      	b.n	8006864 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006858:	887b      	ldrh	r3, [r7, #2]
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	4413      	add	r3, r2
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006864:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3718      	adds	r7, #24
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8006870:	b480      	push	{r7}
 8006872:	b087      	sub	sp, #28
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	460b      	mov	r3, r1
 800687a:	607a      	str	r2, [r7, #4]
 800687c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800687e:	2300      	movs	r3, #0
 8006880:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006882:	897b      	ldrh	r3, [r7, #10]
 8006884:	2b05      	cmp	r3, #5
 8006886:	d905      	bls.n	8006894 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006888:	23fc      	movs	r3, #252	; 0xfc
 800688a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	701a      	strb	r2, [r3, #0]
 8006892:	e008      	b.n	80068a6 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006894:	897b      	ldrh	r3, [r7, #10]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	4413      	add	r3, r2
 800689a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800689e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	7dba      	ldrb	r2, [r7, #22]
 80068a4:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80068a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	371c      	adds	r7, #28
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
	...

080068b8 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b086      	sub	sp, #24
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	460b      	mov	r3, r1
 80068c2:	607a      	str	r2, [r7, #4]
 80068c4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068c6:	2300      	movs	r3, #0
 80068c8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80068ca:	897b      	ldrh	r3, [r7, #10]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	4413      	add	r3, r2
 80068d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80068d4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80068d6:	7dbb      	ldrb	r3, [r7, #22]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d107      	bne.n	80068ec <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80068dc:	897b      	ldrh	r3, [r7, #10]
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	330c      	adds	r3, #12
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	4413      	add	r3, r2
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	605a      	str	r2, [r3, #4]
 80068ea:	e040      	b.n	800696e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80068ec:	897b      	ldrh	r3, [r7, #10]
 80068ee:	2b05      	cmp	r3, #5
 80068f0:	d830      	bhi.n	8006954 <VL53L0X_SetLimitCheckValue+0x9c>
 80068f2:	a201      	add	r2, pc, #4	; (adr r2, 80068f8 <VL53L0X_SetLimitCheckValue+0x40>)
 80068f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f8:	08006911 	.word	0x08006911
 80068fc:	08006919 	.word	0x08006919
 8006900:	0800692f 	.word	0x0800692f
 8006904:	08006937 	.word	0x08006937
 8006908:	0800693f 	.word	0x0800693f
 800690c:	0800693f 	.word	0x0800693f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8006916:	e01f      	b.n	8006958 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800691c:	b29b      	uxth	r3, r3
 800691e:	461a      	mov	r2, r3
 8006920:	2144      	movs	r1, #68	; 0x44
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	f004 f8de 	bl	800aae4 <VL53L0X_WrWord>
 8006928:	4603      	mov	r3, r0
 800692a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800692c:	e014      	b.n	8006958 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8006934:	e010      	b.n	8006958 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800693c:	e00c      	b.n	8006958 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006942:	b29b      	uxth	r3, r3
 8006944:	461a      	mov	r2, r3
 8006946:	2164      	movs	r1, #100	; 0x64
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f004 f8cb 	bl	800aae4 <VL53L0X_WrWord>
 800694e:	4603      	mov	r3, r0
 8006950:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8006952:	e001      	b.n	8006958 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006954:	23fc      	movs	r3, #252	; 0xfc
 8006956:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006958:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d106      	bne.n	800696e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006960:	897b      	ldrh	r3, [r7, #10]
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	330c      	adds	r3, #12
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	4413      	add	r3, r2
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800696e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006972:	4618      	mov	r0, r3
 8006974:	3718      	adds	r7, #24
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop

0800697c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b088      	sub	sp, #32
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	460b      	mov	r3, r1
 8006986:	607a      	str	r2, [r7, #4]
 8006988:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800698a:	2300      	movs	r3, #0
 800698c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800698e:	2300      	movs	r3, #0
 8006990:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8006992:	897b      	ldrh	r3, [r7, #10]
 8006994:	2b05      	cmp	r3, #5
 8006996:	d847      	bhi.n	8006a28 <VL53L0X_GetLimitCheckValue+0xac>
 8006998:	a201      	add	r2, pc, #4	; (adr r2, 80069a0 <VL53L0X_GetLimitCheckValue+0x24>)
 800699a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699e:	bf00      	nop
 80069a0:	080069b9 	.word	0x080069b9
 80069a4:	080069c5 	.word	0x080069c5
 80069a8:	080069eb 	.word	0x080069eb
 80069ac:	080069f7 	.word	0x080069f7
 80069b0:	08006a03 	.word	0x08006a03
 80069b4:	08006a03 	.word	0x08006a03

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069bc:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80069be:	2300      	movs	r3, #0
 80069c0:	77bb      	strb	r3, [r7, #30]
		break;
 80069c2:	e033      	b.n	8006a2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80069c4:	f107 0316 	add.w	r3, r7, #22
 80069c8:	461a      	mov	r2, r3
 80069ca:	2144      	movs	r1, #68	; 0x44
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f003 fff1 	bl	800a9b4 <VL53L0X_RdWord>
 80069d2:	4603      	mov	r3, r0
 80069d4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80069d6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d102      	bne.n	80069e4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80069de:	8afb      	ldrh	r3, [r7, #22]
 80069e0:	025b      	lsls	r3, r3, #9
 80069e2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80069e4:	2301      	movs	r3, #1
 80069e6:	77bb      	strb	r3, [r7, #30]
		break;
 80069e8:	e020      	b.n	8006a2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ee:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80069f0:	2300      	movs	r3, #0
 80069f2:	77bb      	strb	r3, [r7, #30]
		break;
 80069f4:	e01a      	b.n	8006a2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fa:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80069fc:	2300      	movs	r3, #0
 80069fe:	77bb      	strb	r3, [r7, #30]
		break;
 8006a00:	e014      	b.n	8006a2c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8006a02:	f107 0316 	add.w	r3, r7, #22
 8006a06:	461a      	mov	r2, r3
 8006a08:	2164      	movs	r1, #100	; 0x64
 8006a0a:	68f8      	ldr	r0, [r7, #12]
 8006a0c:	f003 ffd2 	bl	800a9b4 <VL53L0X_RdWord>
 8006a10:	4603      	mov	r3, r0
 8006a12:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8006a14:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d102      	bne.n	8006a22 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8006a1c:	8afb      	ldrh	r3, [r7, #22]
 8006a1e:	025b      	lsls	r3, r3, #9
 8006a20:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8006a22:	2300      	movs	r3, #0
 8006a24:	77bb      	strb	r3, [r7, #30]
		break;
 8006a26:	e001      	b.n	8006a2c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006a28:	23fc      	movs	r3, #252	; 0xfc
 8006a2a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006a2c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d12a      	bne.n	8006a8a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8006a34:	7fbb      	ldrb	r3, [r7, #30]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d124      	bne.n	8006a84 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d110      	bne.n	8006a62 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8006a40:	897b      	ldrh	r3, [r7, #10]
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	330c      	adds	r3, #12
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	69ba      	ldr	r2, [r7, #24]
 8006a52:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006a54:	897b      	ldrh	r3, [r7, #10]
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	4413      	add	r3, r2
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006a60:	e013      	b.n	8006a8a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	69ba      	ldr	r2, [r7, #24]
 8006a66:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006a68:	897b      	ldrh	r3, [r7, #10]
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	330c      	adds	r3, #12
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	69ba      	ldr	r2, [r7, #24]
 8006a74:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006a76:	897b      	ldrh	r3, [r7, #10]
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006a82:	e002      	b.n	8006a8a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	69ba      	ldr	r2, [r7, #24]
 8006a88:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006a8a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3720      	adds	r7, #32
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
 8006a96:	bf00      	nop

08006a98 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8006aa6:	f107 030e 	add.w	r3, r7, #14
 8006aaa:	461a      	mov	r2, r3
 8006aac:	2101      	movs	r1, #1
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f003 fef9 	bl	800a8a6 <VL53L0X_RdByte>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8006ab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10e      	bne.n	8006ade <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8006ac0:	7bba      	ldrb	r2, [r7, #14]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8006ac8:	7bbb      	ldrb	r3, [r7, #14]
 8006aca:	b25b      	sxtb	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	da03      	bge.n	8006ad8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	701a      	strb	r2, [r3, #0]
 8006ad6:	e002      	b.n	8006ade <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	2200      	movs	r2, #0
 8006adc:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d104      	bne.n	8006af0 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	781a      	ldrb	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b04:	2300      	movs	r3, #0
 8006b06:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8006b08:	f107 030e 	add.w	r3, r7, #14
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f7ff fb92 	bl	8006238 <VL53L0X_GetDeviceMode>
 8006b14:	4603      	mov	r3, r0
 8006b16:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8006b18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d107      	bne.n	8006b30 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006b20:	7bbb      	ldrb	r3, [r7, #14]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d104      	bne.n	8006b30 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f898 	bl	8006c5c <VL53L0X_StartMeasurement>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006b30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d104      	bne.n	8006b42 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f001 fb09 	bl	8008150 <VL53L0X_measurement_poll_for_completion>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8006b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d106      	bne.n	8006b58 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006b4a:	7bbb      	ldrb	r3, [r7, #14]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d103      	bne.n	8006b58 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2203      	movs	r2, #3
 8006b54:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8006b58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3710      	adds	r7, #16
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b086      	sub	sp, #24
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b70:	2300      	movs	r3, #0
 8006b72:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8006b74:	2301      	movs	r3, #1
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	68b9      	ldr	r1, [r7, #8]
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f001 faab 	bl	80080d6 <VL53L0X_perform_ref_calibration>
 8006b80:	4603      	mov	r3, r0
 8006b82:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8006b84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3718      	adds	r7, #24
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b086      	sub	sp, #24
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	460b      	mov	r3, r1
 8006b9a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8006ba6:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8006ba8:	7dbb      	ldrb	r3, [r7, #22]
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d005      	beq.n	8006bba <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8006bae:	7dbb      	ldrb	r3, [r7, #22]
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d002      	beq.n	8006bba <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8006bb4:	7dbb      	ldrb	r3, [r7, #22]
 8006bb6:	2b03      	cmp	r3, #3
 8006bb8:	d147      	bne.n	8006c4a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8006bba:	f107 030c 	add.w	r3, r7, #12
 8006bbe:	f107 0210 	add.w	r2, r7, #16
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fb8d 	bl	80072e4 <VL53L0X_GetInterruptThresholds>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8006bd4:	d803      	bhi.n	8006bde <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8006bd6:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8006bd8:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8006bdc:	d935      	bls.n	8006c4a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8006bde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d131      	bne.n	8006c4a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8006be6:	78fb      	ldrb	r3, [r7, #3]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d006      	beq.n	8006bfa <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8006bec:	491a      	ldr	r1, [pc, #104]	; (8006c58 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f002 ff22 	bl	8009a38 <VL53L0X_load_tuning_settings>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	75fb      	strb	r3, [r7, #23]
 8006bf8:	e027      	b.n	8006c4a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8006bfa:	2204      	movs	r2, #4
 8006bfc:	21ff      	movs	r1, #255	; 0xff
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f003 ff4c 	bl	800aa9c <VL53L0X_WrByte>
 8006c04:	4603      	mov	r3, r0
 8006c06:	461a      	mov	r2, r3
 8006c08:	7dfb      	ldrb	r3, [r7, #23]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8006c0e:	2200      	movs	r2, #0
 8006c10:	2170      	movs	r1, #112	; 0x70
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f003 ff42 	bl	800aa9c <VL53L0X_WrByte>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	7dfb      	ldrb	r3, [r7, #23]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006c22:	2200      	movs	r2, #0
 8006c24:	21ff      	movs	r1, #255	; 0xff
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f003 ff38 	bl	800aa9c <VL53L0X_WrByte>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	461a      	mov	r2, r3
 8006c30:	7dfb      	ldrb	r3, [r7, #23]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006c36:	2200      	movs	r2, #0
 8006c38:	2180      	movs	r1, #128	; 0x80
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f003 ff2e 	bl	800aa9c <VL53L0X_WrByte>
 8006c40:	4603      	mov	r3, r0
 8006c42:	461a      	mov	r2, r3
 8006c44:	7dfb      	ldrb	r3, [r7, #23]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8006c4a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3718      	adds	r7, #24
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	2000025c 	.word	0x2000025c

08006c5c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b086      	sub	sp, #24
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006c64:	2300      	movs	r3, #0
 8006c66:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8006c6c:	f107 030e 	add.w	r3, r7, #14
 8006c70:	4619      	mov	r1, r3
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7ff fae0 	bl	8006238 <VL53L0X_GetDeviceMode>

	switch (DeviceMode) {
 8006c78:	7bbb      	ldrb	r3, [r7, #14]
 8006c7a:	2b03      	cmp	r3, #3
 8006c7c:	d052      	beq.n	8006d24 <VL53L0X_StartMeasurement+0xc8>
 8006c7e:	2b03      	cmp	r3, #3
 8006c80:	dc6a      	bgt.n	8006d58 <VL53L0X_StartMeasurement+0xfc>
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d002      	beq.n	8006c8c <VL53L0X_StartMeasurement+0x30>
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d032      	beq.n	8006cf0 <VL53L0X_StartMeasurement+0x94>
 8006c8a:	e065      	b.n	8006d58 <VL53L0X_StartMeasurement+0xfc>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	2100      	movs	r1, #0
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f003 ff03 	bl	800aa9c <VL53L0X_WrByte>
 8006c96:	4603      	mov	r3, r0
 8006c98:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8006c9a:	7bfb      	ldrb	r3, [r7, #15]
 8006c9c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8006c9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d15b      	bne.n	8006d5e <VL53L0X_StartMeasurement+0x102>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d008      	beq.n	8006cc2 <VL53L0X_StartMeasurement+0x66>
					Status = VL53L0X_RdByte(Dev,
 8006cb0:	f107 030d 	add.w	r3, r7, #13
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f003 fdf4 	bl	800a8a6 <VL53L0X_RdByte>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8006cc8:	7b7a      	ldrb	r2, [r7, #13]
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
 8006ccc:	4013      	ands	r3, r2
 8006cce:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006cd0:	7bfa      	ldrb	r2, [r7, #15]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d106      	bne.n	8006ce4 <VL53L0X_StartMeasurement+0x88>
				&& (Status == VL53L0X_ERROR_NONE)
 8006cd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d102      	bne.n	8006ce4 <VL53L0X_StartMeasurement+0x88>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	2bc7      	cmp	r3, #199	; 0xc7
 8006ce2:	d9e2      	bls.n	8006caa <VL53L0X_StartMeasurement+0x4e>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	2bc7      	cmp	r3, #199	; 0xc7
 8006ce8:	d939      	bls.n	8006d5e <VL53L0X_StartMeasurement+0x102>
				Status = VL53L0X_ERROR_TIME_OUT;
 8006cea:	23f9      	movs	r3, #249	; 0xf9
 8006cec:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8006cee:	e036      	b.n	8006d5e <VL53L0X_StartMeasurement+0x102>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006cf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d105      	bne.n	8006d04 <VL53L0X_StartMeasurement+0xa8>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006cf8:	2101      	movs	r1, #1
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7ff ff48 	bl	8006b90 <VL53L0X_CheckAndLoadInterruptSettings>
 8006d00:	4603      	mov	r3, r0
 8006d02:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006d04:	2202      	movs	r2, #2
 8006d06:	2100      	movs	r1, #0
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f003 fec7 	bl	800aa9c <VL53L0X_WrByte>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8006d12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d123      	bne.n	8006d62 <VL53L0X_StartMeasurement+0x106>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2204      	movs	r2, #4
 8006d1e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8006d22:	e01e      	b.n	8006d62 <VL53L0X_StartMeasurement+0x106>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006d24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d105      	bne.n	8006d38 <VL53L0X_StartMeasurement+0xdc>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006d2c:	2101      	movs	r1, #1
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f7ff ff2e 	bl	8006b90 <VL53L0X_CheckAndLoadInterruptSettings>
 8006d34:	4603      	mov	r3, r0
 8006d36:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006d38:	2204      	movs	r2, #4
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f003 fead 	bl	800aa9c <VL53L0X_WrByte>
 8006d42:	4603      	mov	r3, r0
 8006d44:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8006d46:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10b      	bne.n	8006d66 <VL53L0X_StartMeasurement+0x10a>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2204      	movs	r2, #4
 8006d52:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8006d56:	e006      	b.n	8006d66 <VL53L0X_StartMeasurement+0x10a>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8006d58:	23f8      	movs	r3, #248	; 0xf8
 8006d5a:	75fb      	strb	r3, [r7, #23]
 8006d5c:	e004      	b.n	8006d68 <VL53L0X_StartMeasurement+0x10c>
		break;
 8006d5e:	bf00      	nop
 8006d60:	e002      	b.n	8006d68 <VL53L0X_StartMeasurement+0x10c>
		break;
 8006d62:	bf00      	nop
 8006d64:	e000      	b.n	8006d68 <VL53L0X_StartMeasurement+0x10c>
		break;
 8006d66:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8006d68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3718      	adds	r7, #24
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8006d88:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8006d8a:	7bbb      	ldrb	r3, [r7, #14]
 8006d8c:	2b04      	cmp	r3, #4
 8006d8e:	d112      	bne.n	8006db6 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8006d90:	f107 0308 	add.w	r3, r7, #8
 8006d94:	4619      	mov	r1, r3
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fb1a 	bl	80073d0 <VL53L0X_GetInterruptMaskStatus>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	d103      	bne.n	8006dae <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2201      	movs	r2, #1
 8006daa:	701a      	strb	r2, [r3, #0]
 8006dac:	e01c      	b.n	8006de8 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	2200      	movs	r2, #0
 8006db2:	701a      	strb	r2, [r3, #0]
 8006db4:	e018      	b.n	8006de8 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8006db6:	f107 030d 	add.w	r3, r7, #13
 8006dba:	461a      	mov	r2, r3
 8006dbc:	2114      	movs	r1, #20
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f003 fd71 	bl	800a8a6 <VL53L0X_RdByte>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8006dc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d10b      	bne.n	8006de8 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8006dd0:	7b7b      	ldrb	r3, [r7, #13]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d003      	beq.n	8006de2 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	701a      	strb	r2, [r3, #0]
 8006de0:	e002      	b.n	8006de8 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2200      	movs	r2, #0
 8006de6:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006de8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006df4:	b5b0      	push	{r4, r5, r7, lr}
 8006df6:	b096      	sub	sp, #88	; 0x58
 8006df8:	af02      	add	r7, sp, #8
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8006e04:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006e08:	230c      	movs	r3, #12
 8006e0a:	2114      	movs	r1, #20
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f003 fda5 	bl	800a95c <VL53L0X_ReadMulti>
 8006e12:	4603      	mov	r3, r0
 8006e14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8006e18:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f040 80d1 	bne.w	8006fc4 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2200      	movs	r2, #0
 8006e26:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8006e2e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	021b      	lsls	r3, r3, #8
 8006e36:	b29a      	uxth	r2, r3
 8006e38:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	4413      	add	r3, r2
 8006e40:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	2200      	movs	r2, #0
 8006e48:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8006e4a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	021b      	lsls	r3, r3, #8
 8006e52:	b29a      	uxth	r2, r3
 8006e54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	025b      	lsls	r3, r3, #9
 8006e60:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e66:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8006e68:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	021b      	lsls	r3, r3, #8
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	4413      	add	r3, r2
 8006e7a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8006e7e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e82:	025b      	lsls	r3, r3, #9
 8006e84:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8006e8a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	021b      	lsls	r3, r3, #8
 8006e92:	b29a      	uxth	r2, r3
 8006e94:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	4413      	add	r3, r2
 8006e9c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006ea6:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8006ea8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006eac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8b3 314e 	ldrh.w	r3, [r3, #334]	; 0x14e
 8006eb6:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8006ebe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8006ec2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006ec4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ec8:	d046      	beq.n	8006f58 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8006eca:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006ecc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006ed0:	fb02 f303 	mul.w	r3, r2, r3
 8006ed4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006ed8:	4a57      	ldr	r2, [pc, #348]	; (8007038 <VL53L0X_GetRangingMeasurementData+0x244>)
 8006eda:	fb82 1203 	smull	r1, r2, r2, r3
 8006ede:	1192      	asrs	r2, r2, #6
 8006ee0:	17db      	asrs	r3, r3, #31
 8006ee2:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8006ee4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a1b      	ldr	r3, [r3, #32]
 8006eec:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	7f1b      	ldrb	r3, [r3, #28]
 8006ef2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8006ef6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d02c      	beq.n	8006f58 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8006efe:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006f00:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006f04:	fb02 f303 	mul.w	r3, r2, r3
 8006f08:	121a      	asrs	r2, r3, #8
					<= 0) {
 8006f0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d10d      	bne.n	8006f2c <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8006f10:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d004      	beq.n	8006f22 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8006f18:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8006f1c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006f20:	e016      	b.n	8006f50 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8006f22:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8006f26:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006f2a:	e011      	b.n	8006f50 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8006f2c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006f30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f32:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8006f36:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006f38:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8006f3c:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8006f40:	121b      	asrs	r3, r3, #8
 8006f42:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8006f44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f46:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8006f48:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8006f4c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8006f50:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006f54:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8006f58:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00d      	beq.n	8006f7c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8006f60:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006f64:	089b      	lsrs	r3, r3, #2
 8006f66:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8006f6c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	019b      	lsls	r3, r3, #6
 8006f74:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	75da      	strb	r2, [r3, #23]
 8006f7a:	e006      	b.n	8006f8a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006f82:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	2200      	movs	r2, #0
 8006f88:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8006f8a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006f8e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8006f92:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8006f96:	9301      	str	r3, [sp, #4]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f003 f9ab 	bl	800a2fc <VL53L0X_get_pal_range_status>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	461a      	mov	r2, r3
 8006faa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8006fb4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d103      	bne.n	8006fc4 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8006fbc:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006fc4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d12f      	bne.n	800702c <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f107 040c 	add.w	r4, r7, #12
 8006fd2:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8006fd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006fd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006fda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006fde:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8006fe6:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8006fec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8006ff4:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8006ffa:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8007000:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8007006:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800700c:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8007012:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800701c:	f107 050c 	add.w	r5, r7, #12
 8007020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007024:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007028:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800702c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8007030:	4618      	mov	r0, r3
 8007032:	3750      	adds	r7, #80	; 0x50
 8007034:	46bd      	mov	sp, r7
 8007036:	bdb0      	pop	{r4, r5, r7, pc}
 8007038:	10624dd3 	.word	0x10624dd3

0800703c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007046:	2300      	movs	r3, #0
 8007048:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800704a:	2100      	movs	r1, #0
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f7ff f8c7 	bl	80061e0 <VL53L0X_SetDeviceMode>
 8007052:	4603      	mov	r3, r0
 8007054:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d104      	bne.n	8007068 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f7ff fd4c 	bl	8006afc <VL53L0X_PerformSingleMeasurement>
 8007064:	4603      	mov	r3, r0
 8007066:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007068:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d105      	bne.n	800707c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8007070:	6839      	ldr	r1, [r7, #0]
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f7ff febe 	bl	8006df4 <VL53L0X_GetRangingMeasurementData>
 8007078:	4603      	mov	r3, r0
 800707a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800707c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d105      	bne.n	8007090 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007084:	2100      	movs	r1, #0
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 f962 	bl	8007350 <VL53L0X_ClearInterruptMask>
 800708c:	4603      	mov	r3, r0
 800708e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8007090:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007094:	4618      	mov	r0, r3
 8007096:	3710      	adds	r7, #16
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	4608      	mov	r0, r1
 80070a6:	4611      	mov	r1, r2
 80070a8:	461a      	mov	r2, r3
 80070aa:	4603      	mov	r3, r0
 80070ac:	70fb      	strb	r3, [r7, #3]
 80070ae:	460b      	mov	r3, r1
 80070b0:	70bb      	strb	r3, [r7, #2]
 80070b2:	4613      	mov	r3, r2
 80070b4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070b6:	2300      	movs	r3, #0
 80070b8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 80070ba:	78fb      	ldrb	r3, [r7, #3]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 80070c0:	23f6      	movs	r3, #246	; 0xf6
 80070c2:	73fb      	strb	r3, [r7, #15]
 80070c4:	e107      	b.n	80072d6 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 80070c6:	78bb      	ldrb	r3, [r7, #2]
 80070c8:	2b14      	cmp	r3, #20
 80070ca:	d110      	bne.n	80070ee <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80070cc:	7e3b      	ldrb	r3, [r7, #24]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d102      	bne.n	80070d8 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 80070d2:	2310      	movs	r3, #16
 80070d4:	73bb      	strb	r3, [r7, #14]
 80070d6:	e001      	b.n	80070dc <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 80070d8:	2301      	movs	r3, #1
 80070da:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 80070dc:	7bbb      	ldrb	r3, [r7, #14]
 80070de:	461a      	mov	r2, r3
 80070e0:	2184      	movs	r1, #132	; 0x84
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f003 fcda 	bl	800aa9c <VL53L0X_WrByte>
 80070e8:	4603      	mov	r3, r0
 80070ea:	73fb      	strb	r3, [r7, #15]
 80070ec:	e0f3      	b.n	80072d6 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80070ee:	78bb      	ldrb	r3, [r7, #2]
 80070f0:	2b15      	cmp	r3, #21
 80070f2:	f040 8097 	bne.w	8007224 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80070f6:	2201      	movs	r2, #1
 80070f8:	21ff      	movs	r1, #255	; 0xff
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f003 fcce 	bl	800aa9c <VL53L0X_WrByte>
 8007100:	4603      	mov	r3, r0
 8007102:	461a      	mov	r2, r3
 8007104:	7bfb      	ldrb	r3, [r7, #15]
 8007106:	4313      	orrs	r3, r2
 8007108:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800710a:	2200      	movs	r2, #0
 800710c:	2100      	movs	r1, #0
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f003 fcc4 	bl	800aa9c <VL53L0X_WrByte>
 8007114:	4603      	mov	r3, r0
 8007116:	461a      	mov	r2, r3
 8007118:	7bfb      	ldrb	r3, [r7, #15]
 800711a:	4313      	orrs	r3, r2
 800711c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800711e:	2200      	movs	r2, #0
 8007120:	21ff      	movs	r1, #255	; 0xff
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f003 fcba 	bl	800aa9c <VL53L0X_WrByte>
 8007128:	4603      	mov	r3, r0
 800712a:	461a      	mov	r2, r3
 800712c:	7bfb      	ldrb	r3, [r7, #15]
 800712e:	4313      	orrs	r3, r2
 8007130:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007132:	2201      	movs	r2, #1
 8007134:	2180      	movs	r1, #128	; 0x80
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f003 fcb0 	bl	800aa9c <VL53L0X_WrByte>
 800713c:	4603      	mov	r3, r0
 800713e:	461a      	mov	r2, r3
 8007140:	7bfb      	ldrb	r3, [r7, #15]
 8007142:	4313      	orrs	r3, r2
 8007144:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8007146:	2202      	movs	r2, #2
 8007148:	2185      	movs	r1, #133	; 0x85
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f003 fca6 	bl	800aa9c <VL53L0X_WrByte>
 8007150:	4603      	mov	r3, r0
 8007152:	461a      	mov	r2, r3
 8007154:	7bfb      	ldrb	r3, [r7, #15]
 8007156:	4313      	orrs	r3, r2
 8007158:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800715a:	2204      	movs	r2, #4
 800715c:	21ff      	movs	r1, #255	; 0xff
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f003 fc9c 	bl	800aa9c <VL53L0X_WrByte>
 8007164:	4603      	mov	r3, r0
 8007166:	461a      	mov	r2, r3
 8007168:	7bfb      	ldrb	r3, [r7, #15]
 800716a:	4313      	orrs	r3, r2
 800716c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800716e:	2200      	movs	r2, #0
 8007170:	21cd      	movs	r1, #205	; 0xcd
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f003 fc92 	bl	800aa9c <VL53L0X_WrByte>
 8007178:	4603      	mov	r3, r0
 800717a:	461a      	mov	r2, r3
 800717c:	7bfb      	ldrb	r3, [r7, #15]
 800717e:	4313      	orrs	r3, r2
 8007180:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8007182:	2211      	movs	r2, #17
 8007184:	21cc      	movs	r1, #204	; 0xcc
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f003 fc88 	bl	800aa9c <VL53L0X_WrByte>
 800718c:	4603      	mov	r3, r0
 800718e:	461a      	mov	r2, r3
 8007190:	7bfb      	ldrb	r3, [r7, #15]
 8007192:	4313      	orrs	r3, r2
 8007194:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8007196:	2207      	movs	r2, #7
 8007198:	21ff      	movs	r1, #255	; 0xff
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f003 fc7e 	bl	800aa9c <VL53L0X_WrByte>
 80071a0:	4603      	mov	r3, r0
 80071a2:	461a      	mov	r2, r3
 80071a4:	7bfb      	ldrb	r3, [r7, #15]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80071aa:	2200      	movs	r2, #0
 80071ac:	21be      	movs	r1, #190	; 0xbe
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f003 fc74 	bl	800aa9c <VL53L0X_WrByte>
 80071b4:	4603      	mov	r3, r0
 80071b6:	461a      	mov	r2, r3
 80071b8:	7bfb      	ldrb	r3, [r7, #15]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80071be:	2206      	movs	r2, #6
 80071c0:	21ff      	movs	r1, #255	; 0xff
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f003 fc6a 	bl	800aa9c <VL53L0X_WrByte>
 80071c8:	4603      	mov	r3, r0
 80071ca:	461a      	mov	r2, r3
 80071cc:	7bfb      	ldrb	r3, [r7, #15]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80071d2:	2209      	movs	r2, #9
 80071d4:	21cc      	movs	r1, #204	; 0xcc
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f003 fc60 	bl	800aa9c <VL53L0X_WrByte>
 80071dc:	4603      	mov	r3, r0
 80071de:	461a      	mov	r2, r3
 80071e0:	7bfb      	ldrb	r3, [r7, #15]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80071e6:	2200      	movs	r2, #0
 80071e8:	21ff      	movs	r1, #255	; 0xff
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f003 fc56 	bl	800aa9c <VL53L0X_WrByte>
 80071f0:	4603      	mov	r3, r0
 80071f2:	461a      	mov	r2, r3
 80071f4:	7bfb      	ldrb	r3, [r7, #15]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80071fa:	2201      	movs	r2, #1
 80071fc:	21ff      	movs	r1, #255	; 0xff
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f003 fc4c 	bl	800aa9c <VL53L0X_WrByte>
 8007204:	4603      	mov	r3, r0
 8007206:	461a      	mov	r2, r3
 8007208:	7bfb      	ldrb	r3, [r7, #15]
 800720a:	4313      	orrs	r3, r2
 800720c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800720e:	2200      	movs	r2, #0
 8007210:	2100      	movs	r1, #0
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f003 fc42 	bl	800aa9c <VL53L0X_WrByte>
 8007218:	4603      	mov	r3, r0
 800721a:	461a      	mov	r2, r3
 800721c:	7bfb      	ldrb	r3, [r7, #15]
 800721e:	4313      	orrs	r3, r2
 8007220:	73fb      	strb	r3, [r7, #15]
 8007222:	e058      	b.n	80072d6 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8007224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d121      	bne.n	8007270 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800722c:	787b      	ldrb	r3, [r7, #1]
 800722e:	2b04      	cmp	r3, #4
 8007230:	d81b      	bhi.n	800726a <VL53L0X_SetGpioConfig+0x1ce>
 8007232:	a201      	add	r2, pc, #4	; (adr r2, 8007238 <VL53L0X_SetGpioConfig+0x19c>)
 8007234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007238:	0800724d 	.word	0x0800724d
 800723c:	08007253 	.word	0x08007253
 8007240:	08007259 	.word	0x08007259
 8007244:	0800725f 	.word	0x0800725f
 8007248:	08007265 	.word	0x08007265
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800724c:	2300      	movs	r3, #0
 800724e:	73bb      	strb	r3, [r7, #14]
				break;
 8007250:	e00f      	b.n	8007272 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8007252:	2301      	movs	r3, #1
 8007254:	73bb      	strb	r3, [r7, #14]
				break;
 8007256:	e00c      	b.n	8007272 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8007258:	2302      	movs	r3, #2
 800725a:	73bb      	strb	r3, [r7, #14]
				break;
 800725c:	e009      	b.n	8007272 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800725e:	2303      	movs	r3, #3
 8007260:	73bb      	strb	r3, [r7, #14]
				break;
 8007262:	e006      	b.n	8007272 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8007264:	2304      	movs	r3, #4
 8007266:	73bb      	strb	r3, [r7, #14]
				break;
 8007268:	e003      	b.n	8007272 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800726a:	23f5      	movs	r3, #245	; 0xf5
 800726c:	73fb      	strb	r3, [r7, #15]
 800726e:	e000      	b.n	8007272 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8007270:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8007272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d107      	bne.n	800728a <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800727a:	7bbb      	ldrb	r3, [r7, #14]
 800727c:	461a      	mov	r2, r3
 800727e:	210a      	movs	r1, #10
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f003 fc0b 	bl	800aa9c <VL53L0X_WrByte>
 8007286:	4603      	mov	r3, r0
 8007288:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800728a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d10f      	bne.n	80072b2 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8007292:	7e3b      	ldrb	r3, [r7, #24]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d102      	bne.n	800729e <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8007298:	2300      	movs	r3, #0
 800729a:	73bb      	strb	r3, [r7, #14]
 800729c:	e001      	b.n	80072a2 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800729e:	2310      	movs	r3, #16
 80072a0:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80072a2:	7bbb      	ldrb	r3, [r7, #14]
 80072a4:	22ef      	movs	r2, #239	; 0xef
 80072a6:	2184      	movs	r1, #132	; 0x84
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f003 fc45 	bl	800ab38 <VL53L0X_UpdateByte>
 80072ae:	4603      	mov	r3, r0
 80072b0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80072b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d103      	bne.n	80072c2 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	787a      	ldrb	r2, [r7, #1]
 80072be:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80072c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d105      	bne.n	80072d6 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80072ca:	2100      	movs	r1, #0
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 f83f 	bl	8007350 <VL53L0X_ClearInterruptMask>
 80072d2:	4603      	mov	r3, r0
 80072d4:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80072d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop

080072e4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	607a      	str	r2, [r7, #4]
 80072ee:	603b      	str	r3, [r7, #0]
 80072f0:	460b      	mov	r3, r1
 80072f2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072f4:	2300      	movs	r3, #0
 80072f6:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80072f8:	f107 0314 	add.w	r3, r7, #20
 80072fc:	461a      	mov	r2, r3
 80072fe:	210e      	movs	r1, #14
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f003 fb57 	bl	800a9b4 <VL53L0X_RdWord>
 8007306:	4603      	mov	r3, r0
 8007308:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800730a:	8abb      	ldrh	r3, [r7, #20]
 800730c:	045b      	lsls	r3, r3, #17
 800730e:	461a      	mov	r2, r3
 8007310:	4b0e      	ldr	r3, [pc, #56]	; (800734c <VL53L0X_GetInterruptThresholds+0x68>)
 8007312:	4013      	ands	r3, r2
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8007318:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d10f      	bne.n	8007340 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8007320:	f107 0314 	add.w	r3, r7, #20
 8007324:	461a      	mov	r2, r3
 8007326:	210c      	movs	r1, #12
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	f003 fb43 	bl	800a9b4 <VL53L0X_RdWord>
 800732e:	4603      	mov	r3, r0
 8007330:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8007332:	8abb      	ldrh	r3, [r7, #20]
 8007334:	045b      	lsls	r3, r3, #17
 8007336:	461a      	mov	r2, r3
 8007338:	4b04      	ldr	r3, [pc, #16]	; (800734c <VL53L0X_GetInterruptThresholds+0x68>)
 800733a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800733c:	683a      	ldr	r2, [r7, #0]
 800733e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007340:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007344:	4618      	mov	r0, r3
 8007346:	3718      	adds	r7, #24
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	1ffe0000 	.word	0x1ffe0000

08007350 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800735a:	2300      	movs	r3, #0
 800735c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800735e:	2300      	movs	r3, #0
 8007360:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8007362:	2201      	movs	r2, #1
 8007364:	210b      	movs	r1, #11
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f003 fb98 	bl	800aa9c <VL53L0X_WrByte>
 800736c:	4603      	mov	r3, r0
 800736e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8007370:	2200      	movs	r2, #0
 8007372:	210b      	movs	r1, #11
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f003 fb91 	bl	800aa9c <VL53L0X_WrByte>
 800737a:	4603      	mov	r3, r0
 800737c:	461a      	mov	r2, r3
 800737e:	7bfb      	ldrb	r3, [r7, #15]
 8007380:	4313      	orrs	r3, r2
 8007382:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8007384:	f107 030d 	add.w	r3, r7, #13
 8007388:	461a      	mov	r2, r3
 800738a:	2113      	movs	r1, #19
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f003 fa8a 	bl	800a8a6 <VL53L0X_RdByte>
 8007392:	4603      	mov	r3, r0
 8007394:	461a      	mov	r2, r3
 8007396:	7bfb      	ldrb	r3, [r7, #15]
 8007398:	4313      	orrs	r3, r2
 800739a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800739c:	7bbb      	ldrb	r3, [r7, #14]
 800739e:	3301      	adds	r3, #1
 80073a0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80073a2:	7b7b      	ldrb	r3, [r7, #13]
 80073a4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d006      	beq.n	80073ba <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80073ac:	7bbb      	ldrb	r3, [r7, #14]
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d803      	bhi.n	80073ba <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80073b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d0d3      	beq.n	8007362 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80073ba:	7bbb      	ldrb	r3, [r7, #14]
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d901      	bls.n	80073c4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80073c0:	23f4      	movs	r3, #244	; 0xf4
 80073c2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80073c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3710      	adds	r7, #16
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}

080073d0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073da:	2300      	movs	r3, #0
 80073dc:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80073de:	f107 030e 	add.w	r3, r7, #14
 80073e2:	461a      	mov	r2, r3
 80073e4:	2113      	movs	r1, #19
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f003 fa5d 	bl	800a8a6 <VL53L0X_RdByte>
 80073ec:	4603      	mov	r3, r0
 80073ee:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80073f0:	7bbb      	ldrb	r3, [r7, #14]
 80073f2:	f003 0207 	and.w	r2, r3, #7
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80073fa:	7bbb      	ldrb	r3, [r7, #14]
 80073fc:	f003 0318 	and.w	r3, r3, #24
 8007400:	2b00      	cmp	r3, #0
 8007402:	d001      	beq.n	8007408 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8007404:	23fa      	movs	r3, #250	; 0xfa
 8007406:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007408:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800740c:	4618      	mov	r0, r3
 800740e:	3710      	adds	r7, #16
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007420:	2300      	movs	r3, #0
 8007422:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	68b9      	ldr	r1, [r7, #8]
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f000 fa03 	bl	8007834 <VL53L0X_perform_ref_spad_management>
 800742e:	4603      	mov	r3, r0
 8007430:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8007432:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007436:	4618      	mov	r0, r3
 8007438:	3718      	adds	r7, #24
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b084      	sub	sp, #16
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007448:	2300      	movs	r3, #0
 800744a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800744c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007450:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8007452:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007456:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8007458:	f107 0308 	add.w	r3, r7, #8
 800745c:	461a      	mov	r2, r3
 800745e:	2128      	movs	r1, #40	; 0x28
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f003 faa7 	bl	800a9b4 <VL53L0X_RdWord>
 8007466:	4603      	mov	r3, r0
 8007468:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800746a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d11e      	bne.n	80074b0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8007472:	893b      	ldrh	r3, [r7, #8]
 8007474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007478:	b29b      	uxth	r3, r3
 800747a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800747c:	893b      	ldrh	r3, [r7, #8]
 800747e:	461a      	mov	r2, r3
 8007480:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007484:	429a      	cmp	r2, r3
 8007486:	dd0b      	ble.n	80074a0 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8007488:	893a      	ldrh	r2, [r7, #8]
 800748a:	897b      	ldrh	r3, [r7, #10]
 800748c:	1ad3      	subs	r3, r2, r3
 800748e:	b29b      	uxth	r3, r3
 8007490:	b21b      	sxth	r3, r3
 8007492:	461a      	mov	r2, r3
					* 250;
 8007494:	23fa      	movs	r3, #250	; 0xfa
 8007496:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	601a      	str	r2, [r3, #0]
 800749e:	e007      	b.n	80074b0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80074a0:	893b      	ldrh	r3, [r7, #8]
 80074a2:	b21b      	sxth	r3, r3
 80074a4:	461a      	mov	r2, r3
 80074a6:	23fa      	movs	r3, #250	; 0xfa
 80074a8:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80074b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80074bc:	b480      	push	{r7}
 80074be:	b08b      	sub	sp, #44	; 0x2c
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]
 80074c8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80074ca:	2308      	movs	r3, #8
 80074cc:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80074ce:	2300      	movs	r3, #0
 80074d0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	f04f 32ff 	mov.w	r2, #4294967295
 80074d8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	69bb      	ldr	r3, [r7, #24]
 80074de:	fbb2 f3f3 	udiv	r3, r2, r3
 80074e2:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	69ba      	ldr	r2, [r7, #24]
 80074e8:	fbb3 f2f2 	udiv	r2, r3, r2
 80074ec:	69b9      	ldr	r1, [r7, #24]
 80074ee:	fb01 f202 	mul.w	r2, r1, r2
 80074f2:	1a9b      	subs	r3, r3, r2
 80074f4:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	627b      	str	r3, [r7, #36]	; 0x24
 80074fa:	e030      	b.n	800755e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 80074fc:	2300      	movs	r3, #0
 80074fe:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007504:	4413      	add	r3, r2
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800750a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	429a      	cmp	r2, r3
 8007510:	d11e      	bne.n	8007550 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8007512:	7ffa      	ldrb	r2, [r7, #31]
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	fa42 f303 	asr.w	r3, r2, r3
 800751a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8007520:	e016      	b.n	8007550 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8007522:	7ffb      	ldrb	r3, [r7, #31]
 8007524:	f003 0301 	and.w	r3, r3, #1
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00b      	beq.n	8007544 <get_next_good_spad+0x88>
				success = 1;
 800752c:	2301      	movs	r3, #1
 800752e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8007530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007532:	69ba      	ldr	r2, [r7, #24]
 8007534:	fb02 f203 	mul.w	r2, r2, r3
 8007538:	6a3b      	ldr	r3, [r7, #32]
 800753a:	4413      	add	r3, r2
 800753c:	461a      	mov	r2, r3
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	601a      	str	r2, [r3, #0]
				break;
 8007542:	e009      	b.n	8007558 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8007544:	7ffb      	ldrb	r3, [r7, #31]
 8007546:	085b      	lsrs	r3, r3, #1
 8007548:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800754a:	6a3b      	ldr	r3, [r7, #32]
 800754c:	3301      	adds	r3, #1
 800754e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8007550:	6a3a      	ldr	r2, [r7, #32]
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	429a      	cmp	r2, r3
 8007556:	d3e4      	bcc.n	8007522 <get_next_good_spad+0x66>
				coarseIndex++) {
 8007558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755a:	3301      	adds	r3, #1
 800755c:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800755e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	429a      	cmp	r2, r3
 8007564:	d202      	bcs.n	800756c <get_next_good_spad+0xb0>
 8007566:	7fbb      	ldrb	r3, [r7, #30]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d0c7      	beq.n	80074fc <get_next_good_spad+0x40>
		}
	}
}
 800756c:	bf00      	nop
 800756e:	372c      	adds	r7, #44	; 0x2c
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8007578:	b480      	push	{r7}
 800757a:	b085      	sub	sp, #20
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8007580:	2301      	movs	r3, #1
 8007582:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	099b      	lsrs	r3, r3, #6
 8007588:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800758a:	4a07      	ldr	r2, [pc, #28]	; (80075a8 <is_aperture+0x30>)
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <is_aperture+0x22>
		isAperture = 0;
 8007596:	2300      	movs	r3, #0
 8007598:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800759a:	7bfb      	ldrb	r3, [r7, #15]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3714      	adds	r7, #20
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr
 80075a8:	20000414 	.word	0x20000414

080075ac <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b089      	sub	sp, #36	; 0x24
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80075b8:	2300      	movs	r3, #0
 80075ba:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 80075bc:	2308      	movs	r3, #8
 80075be:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	69ba      	ldr	r2, [r7, #24]
 80075ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80075d2:	69b9      	ldr	r1, [r7, #24]
 80075d4:	fb01 f202 	mul.w	r2, r1, r2
 80075d8:	1a9b      	subs	r3, r3, r2
 80075da:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80075dc:	697a      	ldr	r2, [r7, #20]
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d302      	bcc.n	80075ea <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80075e4:	23ce      	movs	r3, #206	; 0xce
 80075e6:	77fb      	strb	r3, [r7, #31]
 80075e8:	e010      	b.n	800760c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	4413      	add	r3, r2
 80075f0:	781b      	ldrb	r3, [r3, #0]
 80075f2:	b25a      	sxtb	r2, r3
 80075f4:	2101      	movs	r1, #1
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	fa01 f303 	lsl.w	r3, r1, r3
 80075fc:	b25b      	sxtb	r3, r3
 80075fe:	4313      	orrs	r3, r2
 8007600:	b259      	sxtb	r1, r3
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	4413      	add	r3, r2
 8007608:	b2ca      	uxtb	r2, r1
 800760a:	701a      	strb	r2, [r3, #0]

	return status;
 800760c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3724      	adds	r7, #36	; 0x24
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8007626:	2306      	movs	r3, #6
 8007628:	683a      	ldr	r2, [r7, #0]
 800762a:	21b0      	movs	r1, #176	; 0xb0
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f003 f965 	bl	800a8fc <VL53L0X_WriteMulti>
 8007632:	4603      	mov	r3, r0
 8007634:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8007636:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800763a:	4618      	mov	r0, r3
 800763c:	3710      	adds	r7, #16
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}

08007642 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b084      	sub	sp, #16
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800764c:	2306      	movs	r3, #6
 800764e:	683a      	ldr	r2, [r7, #0]
 8007650:	21b0      	movs	r1, #176	; 0xb0
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f003 f982 	bl	800a95c <VL53L0X_ReadMulti>
 8007658:	4603      	mov	r3, r0
 800765a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800765c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007660:	4618      	mov	r0, r3
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b08c      	sub	sp, #48	; 0x30
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	607a      	str	r2, [r7, #4]
 8007672:	603b      	str	r3, [r7, #0]
 8007674:	460b      	mov	r3, r1
 8007676:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007678:	2300      	movs	r3, #0
 800767a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800767e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007680:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8007682:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007684:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8007686:	2300      	movs	r3, #0
 8007688:	62bb      	str	r3, [r7, #40]	; 0x28
 800768a:	e02b      	b.n	80076e4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800768c:	f107 031c 	add.w	r3, r7, #28
 8007690:	6a3a      	ldr	r2, [r7, #32]
 8007692:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7ff ff11 	bl	80074bc <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a0:	d103      	bne.n	80076aa <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80076a2:	23ce      	movs	r3, #206	; 0xce
 80076a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80076a8:	e020      	b.n	80076ec <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	461a      	mov	r2, r3
 80076ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076b0:	4413      	add	r3, r2
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7ff ff60 	bl	8007578 <is_aperture>
 80076b8:	4603      	mov	r3, r0
 80076ba:	461a      	mov	r2, r3
 80076bc:	7afb      	ldrb	r3, [r7, #11]
 80076be:	4293      	cmp	r3, r2
 80076c0:	d003      	beq.n	80076ca <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80076c2:	23ce      	movs	r3, #206	; 0xce
 80076c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80076c8:	e010      	b.n	80076ec <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80076ce:	6a3a      	ldr	r2, [r7, #32]
 80076d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80076d2:	6838      	ldr	r0, [r7, #0]
 80076d4:	f7ff ff6a 	bl	80075ac <enable_spad_bit>
		currentSpad++;
 80076d8:	6a3b      	ldr	r3, [r7, #32]
 80076da:	3301      	adds	r3, #1
 80076dc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80076de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e0:	3301      	adds	r3, #1
 80076e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80076e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d3cf      	bcc.n	800768c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80076ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076ee:	6a3a      	ldr	r2, [r7, #32]
 80076f0:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80076f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d106      	bne.n	8007708 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 80076fa:	6839      	ldr	r1, [r7, #0]
 80076fc:	68f8      	ldr	r0, [r7, #12]
 80076fe:	f7ff ff8d 	bl	800761c <set_ref_spad_map>
 8007702:	4603      	mov	r3, r0
 8007704:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8007708:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800770c:	2b00      	cmp	r3, #0
 800770e:	d121      	bne.n	8007754 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8007710:	f107 0314 	add.w	r3, r7, #20
 8007714:	4619      	mov	r1, r3
 8007716:	68f8      	ldr	r0, [r7, #12]
 8007718:	f7ff ff93 	bl	8007642 <get_ref_spad_map>
 800771c:	4603      	mov	r3, r0
 800771e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8007722:	2300      	movs	r3, #0
 8007724:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8007726:	e011      	b.n	800774c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8007728:	683a      	ldr	r2, [r7, #0]
 800772a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772c:	4413      	add	r3, r2
 800772e:	781a      	ldrb	r2, [r3, #0]
 8007730:	f107 0114 	add.w	r1, r7, #20
 8007734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007736:	440b      	add	r3, r1
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	429a      	cmp	r2, r3
 800773c:	d003      	beq.n	8007746 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800773e:	23ce      	movs	r3, #206	; 0xce
 8007740:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8007744:	e006      	b.n	8007754 <enable_ref_spads+0xec>
			}
			i++;
 8007746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007748:	3301      	adds	r3, #1
 800774a:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800774c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800774e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007750:	429a      	cmp	r2, r3
 8007752:	d3e9      	bcc.n	8007728 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8007754:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007758:	4618      	mov	r0, r3
 800775a:	3730      	adds	r7, #48	; 0x30
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b08a      	sub	sp, #40	; 0x28
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800776a:	2300      	movs	r3, #0
 800776c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8007770:	2300      	movs	r3, #0
 8007772:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800777c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8007780:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007784:	2b00      	cmp	r3, #0
 8007786:	d107      	bne.n	8007798 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8007788:	22c0      	movs	r2, #192	; 0xc0
 800778a:	2101      	movs	r1, #1
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f003 f985 	bl	800aa9c <VL53L0X_WrByte>
 8007792:	4603      	mov	r3, r0
 8007794:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8007798:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800779c:	2b00      	cmp	r3, #0
 800779e:	d108      	bne.n	80077b2 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80077a0:	f107 0308 	add.w	r3, r7, #8
 80077a4:	4619      	mov	r1, r3
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f7ff fc48 	bl	800703c <VL53L0X_PerformSingleRangingMeasurement>
 80077ac:	4603      	mov	r3, r0
 80077ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80077b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d107      	bne.n	80077ca <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80077ba:	2201      	movs	r2, #1
 80077bc:	21ff      	movs	r1, #255	; 0xff
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f003 f96c 	bl	800aa9c <VL53L0X_WrByte>
 80077c4:	4603      	mov	r3, r0
 80077c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 80077ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d107      	bne.n	80077e2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	21b6      	movs	r1, #182	; 0xb6
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f003 f8ec 	bl	800a9b4 <VL53L0X_RdWord>
 80077dc:	4603      	mov	r3, r0
 80077de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80077e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d107      	bne.n	80077fa <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80077ea:	2200      	movs	r2, #0
 80077ec:	21ff      	movs	r1, #255	; 0xff
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f003 f954 	bl	800aa9c <VL53L0X_WrByte>
 80077f4:	4603      	mov	r3, r0
 80077f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 80077fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d112      	bne.n	8007828 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007802:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007806:	461a      	mov	r2, r3
 8007808:	2101      	movs	r1, #1
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f003 f946 	bl	800aa9c <VL53L0X_WrByte>
 8007810:	4603      	mov	r3, r0
 8007812:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8007816:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800781a:	2b00      	cmp	r3, #0
 800781c:	d104      	bne.n	8007828 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007824:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8007828:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800782c:	4618      	mov	r0, r3
 800782e:	3728      	adds	r7, #40	; 0x28
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}

08007834 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8007834:	b590      	push	{r4, r7, lr}
 8007836:	b09d      	sub	sp, #116	; 0x74
 8007838:	af06      	add	r7, sp, #24
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007840:	2300      	movs	r3, #0
 8007842:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8007846:	23b4      	movs	r3, #180	; 0xb4
 8007848:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800784c:	2303      	movs	r3, #3
 800784e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8007850:	232c      	movs	r3, #44	; 0x2c
 8007852:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8007854:	2300      	movs	r3, #0
 8007856:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8007858:	2300      	movs	r3, #0
 800785a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800785c:	2300      	movs	r3, #0
 800785e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8007860:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007864:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8007866:	2300      	movs	r3, #0
 8007868:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800786a:	2300      	movs	r3, #0
 800786c:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800786e:	2306      	movs	r3, #6
 8007870:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8007872:	2300      	movs	r3, #0
 8007874:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8007876:	2300      	movs	r3, #0
 8007878:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800787a:	2300      	movs	r3, #0
 800787c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8007880:	2300      	movs	r3, #0
 8007882:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8007884:	2300      	movs	r3, #0
 8007886:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8007888:	2300      	movs	r3, #0
 800788a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800788c:	2300      	movs	r3, #0
 800788e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 8007898:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800789a:	2300      	movs	r3, #0
 800789c:	64bb      	str	r3, [r7, #72]	; 0x48
 800789e:	e009      	b.n	80078b4 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078a4:	4413      	add	r3, r2
 80078a6:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80078aa:	2200      	movs	r2, #0
 80078ac:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80078ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078b0:	3301      	adds	r3, #1
 80078b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80078b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d3f1      	bcc.n	80078a0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80078bc:	2201      	movs	r2, #1
 80078be:	21ff      	movs	r1, #255	; 0xff
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f003 f8eb 	bl	800aa9c <VL53L0X_WrByte>
 80078c6:	4603      	mov	r3, r0
 80078c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80078cc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d107      	bne.n	80078e4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80078d4:	2200      	movs	r2, #0
 80078d6:	214f      	movs	r1, #79	; 0x4f
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f003 f8df 	bl	800aa9c <VL53L0X_WrByte>
 80078de:	4603      	mov	r3, r0
 80078e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80078e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d107      	bne.n	80078fc <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 80078ec:	222c      	movs	r2, #44	; 0x2c
 80078ee:	214e      	movs	r1, #78	; 0x4e
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f003 f8d3 	bl	800aa9c <VL53L0X_WrByte>
 80078f6:	4603      	mov	r3, r0
 80078f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80078fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007900:	2b00      	cmp	r3, #0
 8007902:	d107      	bne.n	8007914 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007904:	2200      	movs	r2, #0
 8007906:	21ff      	movs	r1, #255	; 0xff
 8007908:	68f8      	ldr	r0, [r7, #12]
 800790a:	f003 f8c7 	bl	800aa9c <VL53L0X_WrByte>
 800790e:	4603      	mov	r3, r0
 8007910:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8007914:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007918:	2b00      	cmp	r3, #0
 800791a:	d109      	bne.n	8007930 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800791c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8007920:	461a      	mov	r2, r3
 8007922:	21b6      	movs	r1, #182	; 0xb6
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f003 f8b9 	bl	800aa9c <VL53L0X_WrByte>
 800792a:	4603      	mov	r3, r0
 800792c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8007930:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007934:	2b00      	cmp	r3, #0
 8007936:	d107      	bne.n	8007948 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8007938:	2200      	movs	r2, #0
 800793a:	2180      	movs	r1, #128	; 0x80
 800793c:	68f8      	ldr	r0, [r7, #12]
 800793e:	f003 f8ad 	bl	800aa9c <VL53L0X_WrByte>
 8007942:	4603      	mov	r3, r0
 8007944:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8007948:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800794c:	2b00      	cmp	r3, #0
 800794e:	d10a      	bne.n	8007966 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8007950:	f107 0210 	add.w	r2, r7, #16
 8007954:	f107 0111 	add.w	r1, r7, #17
 8007958:	2300      	movs	r3, #0
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	f000 fbbb 	bl	80080d6 <VL53L0X_perform_ref_calibration>
 8007960:	4603      	mov	r3, r0
 8007962:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8007966:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800796a:	2b00      	cmp	r3, #0
 800796c:	d121      	bne.n	80079b2 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800796e:	2300      	movs	r3, #0
 8007970:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8007972:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007974:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8007976:	2300      	movs	r3, #0
 8007978:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800797a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800797c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800798a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800798e:	f107 0218 	add.w	r2, r7, #24
 8007992:	9204      	str	r2, [sp, #16]
 8007994:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007996:	9203      	str	r2, [sp, #12]
 8007998:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800799a:	9202      	str	r2, [sp, #8]
 800799c:	9301      	str	r3, [sp, #4]
 800799e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	4623      	mov	r3, r4
 80079a4:	4602      	mov	r2, r0
 80079a6:	68f8      	ldr	r0, [r7, #12]
 80079a8:	f7ff fe5e 	bl	8007668 <enable_ref_spads>
 80079ac:	4603      	mov	r3, r0
 80079ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80079b2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d174      	bne.n	8007aa4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 80079be:	f107 0312 	add.w	r3, r7, #18
 80079c2:	4619      	mov	r1, r3
 80079c4:	68f8      	ldr	r0, [r7, #12]
 80079c6:	f7ff fecb 	bl	8007760 <perform_ref_signal_measurement>
 80079ca:	4603      	mov	r3, r0
 80079cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80079d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d161      	bne.n	8007a9c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80079d8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80079da:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80079dc:	429a      	cmp	r2, r3
 80079de:	d25d      	bcs.n	8007a9c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 80079e0:	2300      	movs	r3, #0
 80079e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80079e4:	e009      	b.n	80079fa <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079ea:	4413      	add	r3, r2
 80079ec:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80079f0:	2200      	movs	r2, #0
 80079f2:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 80079f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079f6:	3301      	adds	r3, #1
 80079f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80079fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80079fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d3f1      	bcc.n	80079e6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8007a02:	e002      	b.n	8007a0a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8007a04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a06:	3301      	adds	r3, #1
 8007a08:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8007a0a:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8007a0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a10:	4413      	add	r3, r2
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7ff fdb0 	bl	8007578 <is_aperture>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d103      	bne.n	8007a26 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8007a1e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d3ee      	bcc.n	8007a04 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8007a26:	2301      	movs	r3, #1
 8007a28:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8007a2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a2c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8007a3a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8007a3e:	f107 0218 	add.w	r2, r7, #24
 8007a42:	9204      	str	r2, [sp, #16]
 8007a44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a46:	9203      	str	r2, [sp, #12]
 8007a48:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007a4a:	9202      	str	r2, [sp, #8]
 8007a4c:	9301      	str	r3, [sp, #4]
 8007a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a50:	9300      	str	r3, [sp, #0]
 8007a52:	4623      	mov	r3, r4
 8007a54:	4602      	mov	r2, r0
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	f7ff fe06 	bl	8007668 <enable_ref_spads>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8007a62:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d11b      	bne.n	8007aa2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8007a6e:	f107 0312 	add.w	r3, r7, #18
 8007a72:	4619      	mov	r1, r3
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f7ff fe73 	bl	8007760 <perform_ref_signal_measurement>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8007a80:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d10c      	bne.n	8007aa2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8007a88:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8007a8a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d208      	bcs.n	8007aa2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8007a90:	2301      	movs	r3, #1
 8007a92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8007a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a98:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8007a9a:	e002      	b.n	8007aa2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007aa0:	e000      	b.n	8007aa4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8007aa2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8007aa4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f040 80af 	bne.w	8007c0c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8007aae:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8007ab0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	f240 80aa 	bls.w	8007c0c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8007ab8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007aba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8007abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ac0:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8007ac8:	f107 031c 	add.w	r3, r7, #28
 8007acc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f00a fd37 	bl	8012542 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8007ad4:	8a7b      	ldrh	r3, [r7, #18]
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007ada:	1ad3      	subs	r3, r2, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	bfb8      	it	lt
 8007ae0:	425b      	neglt	r3, r3
 8007ae2:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8007aea:	e086      	b.n	8007bfa <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8007af2:	f107 0314 	add.w	r3, r7, #20
 8007af6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007af8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007afa:	f7ff fcdf 	bl	80074bc <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b04:	d103      	bne.n	8007b0e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007b06:	23ce      	movs	r3, #206	; 0xce
 8007b08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8007b0c:	e07e      	b.n	8007c0c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8007b0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b10:	3301      	adds	r3, #1
 8007b12:	63fb      	str	r3, [r7, #60]	; 0x3c

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8007b14:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	4413      	add	r3, r2
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7ff fd2b 	bl	8007578 <is_aperture>
 8007b22:	4603      	mov	r3, r0
 8007b24:	461a      	mov	r2, r3
 8007b26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d003      	beq.n	8007b34 <VL53L0X_perform_ref_spad_management+0x300>
					needAptSpads) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007b2c:	23ce      	movs	r3, #206	; 0xce
 8007b2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8007b32:	e06b      	b.n	8007c0c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			currentSpadIndex = nextGoodSpad;
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8007b3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007b40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7ff fd32 	bl	80075ac <enable_spad_bit>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8007b4e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10c      	bne.n	8007b70 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8007b56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b58:	3301      	adds	r3, #1
 8007b5a:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8007b62:	4619      	mov	r1, r3
 8007b64:	68f8      	ldr	r0, [r7, #12]
 8007b66:	f7ff fd59 	bl	800761c <set_ref_spad_map>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8007b70:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d146      	bne.n	8007c06 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8007b78:	f107 0312 	add.w	r3, r7, #18
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	68f8      	ldr	r0, [r7, #12]
 8007b80:	f7ff fdee 	bl	8007760 <perform_ref_signal_measurement>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8007b8a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d13b      	bne.n	8007c0a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8007b92:	8a7b      	ldrh	r3, [r7, #18]
 8007b94:	461a      	mov	r2, r3
 8007b96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007b98:	1ad3      	subs	r3, r2, r3
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	bfb8      	it	lt
 8007b9e:	425b      	neglt	r3, r3
 8007ba0:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8007ba2:	8a7b      	ldrh	r3, [r7, #18]
 8007ba4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d21c      	bcs.n	8007be4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8007baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d914      	bls.n	8007bdc <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8007bb2:	f107 031c 	add.w	r3, r7, #28
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f7ff fd2f 	bl	800761c <set_ref_spad_map>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8007bca:	f107 011c 	add.w	r1, r7, #28
 8007bce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f00a fcb6 	bl	8012542 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8007bd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bd8:	3b01      	subs	r3, #1
 8007bda:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007be2:	e00a      	b.n	8007bfa <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8007be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be6:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8007bee:	f107 031c 	add.w	r3, r7, #28
 8007bf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f00a fca4 	bl	8012542 <memcpy>
		while (!complete) {
 8007bfa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f43f af74 	beq.w	8007aec <VL53L0X_perform_ref_spad_management+0x2b8>
 8007c04:	e002      	b.n	8007c0c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007c06:	bf00      	nop
 8007c08:	e000      	b.n	8007c0c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007c0a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007c0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d115      	bne.n	8007c40 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007c18:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8007c20:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2201      	movs	r2, #1
 8007c26:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	781a      	ldrb	r2, [r3, #0]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8007c40:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	375c      	adds	r7, #92	; 0x5c
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd90      	pop	{r4, r7, pc}

08007c4c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8007c4c:	b590      	push	{r4, r7, lr}
 8007c4e:	b093      	sub	sp, #76	; 0x4c
 8007c50:	af06      	add	r7, sp, #24
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	4613      	mov	r3, r2
 8007c58:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8007c60:	2300      	movs	r3, #0
 8007c62:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8007c64:	23b4      	movs	r3, #180	; 0xb4
 8007c66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8007c6a:	2306      	movs	r3, #6
 8007c6c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8007c6e:	232c      	movs	r3, #44	; 0x2c
 8007c70:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007c72:	2201      	movs	r2, #1
 8007c74:	21ff      	movs	r1, #255	; 0xff
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f002 ff10 	bl	800aa9c <VL53L0X_WrByte>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007c82:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d107      	bne.n	8007c9a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	214f      	movs	r1, #79	; 0x4f
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f002 ff04 	bl	800aa9c <VL53L0X_WrByte>
 8007c94:	4603      	mov	r3, r0
 8007c96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8007c9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d107      	bne.n	8007cb2 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8007ca2:	222c      	movs	r2, #44	; 0x2c
 8007ca4:	214e      	movs	r1, #78	; 0x4e
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f002 fef8 	bl	800aa9c <VL53L0X_WrByte>
 8007cac:	4603      	mov	r3, r0
 8007cae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8007cb2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d107      	bne.n	8007cca <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007cba:	2200      	movs	r2, #0
 8007cbc:	21ff      	movs	r1, #255	; 0xff
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f002 feec 	bl	800aa9c <VL53L0X_WrByte>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007cca:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d109      	bne.n	8007ce6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8007cd2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	21b6      	movs	r1, #182	; 0xb6
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f002 fede 	bl	800aa9c <VL53L0X_WrByte>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8007cea:	e009      	b.n	8007d00 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8007d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d02:	69fb      	ldr	r3, [r7, #28]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d3f1      	bcc.n	8007cec <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8007d08:	79fb      	ldrb	r3, [r7, #7]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d011      	beq.n	8007d32 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8007d0e:	e002      	b.n	8007d16 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8007d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d12:	3301      	adds	r3, #1
 8007d14:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8007d16:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d1c:	4413      	add	r3, r2
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7ff fc2a 	bl	8007578 <is_aperture>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d103      	bne.n	8007d32 <VL53L0X_set_reference_spads+0xe6>
 8007d2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d3ee      	bcc.n	8007d10 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8007d3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d42:	79f9      	ldrb	r1, [r7, #7]
 8007d44:	f107 0214 	add.w	r2, r7, #20
 8007d48:	9204      	str	r2, [sp, #16]
 8007d4a:	68ba      	ldr	r2, [r7, #8]
 8007d4c:	9203      	str	r2, [sp, #12]
 8007d4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d50:	9202      	str	r2, [sp, #8]
 8007d52:	9301      	str	r3, [sp, #4]
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	9300      	str	r3, [sp, #0]
 8007d58:	4623      	mov	r3, r4
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f7ff fc83 	bl	8007668 <enable_ref_spads>
 8007d62:	4603      	mov	r3, r0
 8007d64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8007d68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d10c      	bne.n	8007d8a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	b2da      	uxtb	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	79fa      	ldrb	r2, [r7, #7]
 8007d86:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8007d8a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3734      	adds	r7, #52	; 0x34
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd90      	pop	{r4, r7, pc}

08007d96 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8007d96:	b580      	push	{r7, lr}
 8007d98:	b084      	sub	sp, #16
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
 8007d9e:	460b      	mov	r3, r1
 8007da0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007da2:	2300      	movs	r3, #0
 8007da4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d10a      	bne.n	8007dc4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8007dae:	78fb      	ldrb	r3, [r7, #3]
 8007db0:	f043 0301 	orr.w	r3, r3, #1
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	461a      	mov	r2, r3
 8007db8:	2100      	movs	r1, #0
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f002 fe6e 	bl	800aa9c <VL53L0X_WrByte>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8007dc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d104      	bne.n	8007dd6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 f9bf 	bl	8008150 <VL53L0X_measurement_poll_for_completion>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d105      	bne.n	8007dea <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007dde:	2100      	movs	r1, #0
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f7ff fab5 	bl	8007350 <VL53L0X_ClearInterruptMask>
 8007de6:	4603      	mov	r3, r0
 8007de8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d106      	bne.n	8007e00 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8007df2:	2200      	movs	r2, #0
 8007df4:	2100      	movs	r1, #0
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f002 fe50 	bl	800aa9c <VL53L0X_WrByte>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	73fb      	strb	r3, [r7, #15]

	return Status;
 8007e00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3710      	adds	r7, #16
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	4608      	mov	r0, r1
 8007e16:	4611      	mov	r1, r2
 8007e18:	461a      	mov	r2, r3
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	70fb      	strb	r3, [r7, #3]
 8007e1e:	460b      	mov	r3, r1
 8007e20:	70bb      	strb	r3, [r7, #2]
 8007e22:	4613      	mov	r3, r2
 8007e24:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e26:	2300      	movs	r3, #0
 8007e28:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007e2e:	2201      	movs	r2, #1
 8007e30:	21ff      	movs	r1, #255	; 0xff
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f002 fe32 	bl	800aa9c <VL53L0X_WrByte>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	7bfb      	ldrb	r3, [r7, #15]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007e42:	2200      	movs	r2, #0
 8007e44:	2100      	movs	r1, #0
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f002 fe28 	bl	800aa9c <VL53L0X_WrByte>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	461a      	mov	r2, r3
 8007e50:	7bfb      	ldrb	r3, [r7, #15]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007e56:	2200      	movs	r2, #0
 8007e58:	21ff      	movs	r1, #255	; 0xff
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f002 fe1e 	bl	800aa9c <VL53L0X_WrByte>
 8007e60:	4603      	mov	r3, r0
 8007e62:	461a      	mov	r2, r3
 8007e64:	7bfb      	ldrb	r3, [r7, #15]
 8007e66:	4313      	orrs	r3, r2
 8007e68:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8007e6a:	78fb      	ldrb	r3, [r7, #3]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d01e      	beq.n	8007eae <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8007e70:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d009      	beq.n	8007e8c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8007e78:	69ba      	ldr	r2, [r7, #24]
 8007e7a:	21cb      	movs	r1, #203	; 0xcb
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f002 fd12 	bl	800a8a6 <VL53L0X_RdByte>
 8007e82:	4603      	mov	r3, r0
 8007e84:	461a      	mov	r2, r3
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007e8c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d02a      	beq.n	8007eea <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8007e94:	f107 030e 	add.w	r3, r7, #14
 8007e98:	461a      	mov	r2, r3
 8007e9a:	21ee      	movs	r1, #238	; 0xee
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f002 fd02 	bl	800a8a6 <VL53L0X_RdByte>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	73fb      	strb	r3, [r7, #15]
 8007eac:	e01d      	b.n	8007eea <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8007eae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d00a      	beq.n	8007ecc <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8007eb6:	78bb      	ldrb	r3, [r7, #2]
 8007eb8:	461a      	mov	r2, r3
 8007eba:	21cb      	movs	r1, #203	; 0xcb
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f002 fded 	bl	800aa9c <VL53L0X_WrByte>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	7bfb      	ldrb	r3, [r7, #15]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007ecc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d00a      	beq.n	8007eea <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8007ed4:	787b      	ldrb	r3, [r7, #1]
 8007ed6:	2280      	movs	r2, #128	; 0x80
 8007ed8:	21ee      	movs	r1, #238	; 0xee
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f002 fe2c 	bl	800ab38 <VL53L0X_UpdateByte>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007eea:	2201      	movs	r2, #1
 8007eec:	21ff      	movs	r1, #255	; 0xff
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f002 fdd4 	bl	800aa9c <VL53L0X_WrByte>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	7bfb      	ldrb	r3, [r7, #15]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007efe:	2201      	movs	r2, #1
 8007f00:	2100      	movs	r1, #0
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f002 fdca 	bl	800aa9c <VL53L0X_WrByte>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007f12:	2200      	movs	r2, #0
 8007f14:	21ff      	movs	r1, #255	; 0xff
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f002 fdc0 	bl	800aa9c <VL53L0X_WrByte>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	461a      	mov	r2, r3
 8007f20:	7bfb      	ldrb	r3, [r7, #15]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8007f26:	7bbb      	ldrb	r3, [r7, #14]
 8007f28:	f023 0310 	bic.w	r3, r3, #16
 8007f2c:	b2da      	uxtb	r2, r3
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	701a      	strb	r2, [r3, #0]

	return Status;
 8007f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007f3e:	b580      	push	{r7, lr}
 8007f40:	b08a      	sub	sp, #40	; 0x28
 8007f42:	af04      	add	r7, sp, #16
 8007f44:	60f8      	str	r0, [r7, #12]
 8007f46:	60b9      	str	r1, [r7, #8]
 8007f48:	4611      	mov	r1, r2
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	71fb      	strb	r3, [r7, #7]
 8007f50:	4613      	mov	r3, r2
 8007f52:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f54:	2300      	movs	r3, #0
 8007f56:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007f60:	2300      	movs	r3, #0
 8007f62:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8007f64:	2300      	movs	r3, #0
 8007f66:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007f68:	79bb      	ldrb	r3, [r7, #6]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d003      	beq.n	8007f76 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007f74:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8007f76:	2201      	movs	r2, #1
 8007f78:	2101      	movs	r1, #1
 8007f7a:	68f8      	ldr	r0, [r7, #12]
 8007f7c:	f002 fd8e 	bl	800aa9c <VL53L0X_WrByte>
 8007f80:	4603      	mov	r3, r0
 8007f82:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007f84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d105      	bne.n	8007f98 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8007f8c:	2140      	movs	r1, #64	; 0x40
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f7ff ff01 	bl	8007d96 <VL53L0X_perform_single_ref_calibration>
 8007f94:	4603      	mov	r3, r0
 8007f96:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007f98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d115      	bne.n	8007fcc <VL53L0X_perform_vhv_calibration+0x8e>
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d112      	bne.n	8007fcc <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007fa6:	7d39      	ldrb	r1, [r7, #20]
 8007fa8:	7d7a      	ldrb	r2, [r7, #21]
 8007faa:	2300      	movs	r3, #0
 8007fac:	9303      	str	r3, [sp, #12]
 8007fae:	2301      	movs	r3, #1
 8007fb0:	9302      	str	r3, [sp, #8]
 8007fb2:	f107 0313 	add.w	r3, r7, #19
 8007fb6:	9301      	str	r3, [sp, #4]
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	f7ff ff23 	bl	8007e0c <VL53L0X_ref_calibration_io>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	75fb      	strb	r3, [r7, #23]
 8007fca:	e002      	b.n	8007fd2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007fd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d112      	bne.n	8008000 <VL53L0X_perform_vhv_calibration+0xc2>
 8007fda:	79bb      	ldrb	r3, [r7, #6]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00f      	beq.n	8008000 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007fe0:	7dbb      	ldrb	r3, [r7, #22]
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	2101      	movs	r1, #1
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f002 fd58 	bl	800aa9c <VL53L0X_WrByte>
 8007fec:	4603      	mov	r3, r0
 8007fee:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007ff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d103      	bne.n	8008000 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	7dba      	ldrb	r2, [r7, #22]
 8007ffc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8008000:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008004:	4618      	mov	r0, r3
 8008006:	3718      	adds	r7, #24
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b08a      	sub	sp, #40	; 0x28
 8008010:	af04      	add	r7, sp, #16
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	4611      	mov	r1, r2
 8008018:	461a      	mov	r2, r3
 800801a:	460b      	mov	r3, r1
 800801c:	71fb      	strb	r3, [r7, #7]
 800801e:	4613      	mov	r3, r2
 8008020:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008022:	2300      	movs	r3, #0
 8008024:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008026:	2300      	movs	r3, #0
 8008028:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800802a:	2300      	movs	r3, #0
 800802c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800802e:	2300      	movs	r3, #0
 8008030:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8008032:	79bb      	ldrb	r3, [r7, #6]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d003      	beq.n	8008040 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800803e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8008040:	2202      	movs	r2, #2
 8008042:	2101      	movs	r1, #1
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f002 fd29 	bl	800aa9c <VL53L0X_WrByte>
 800804a:	4603      	mov	r3, r0
 800804c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800804e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d105      	bne.n	8008062 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8008056:	2100      	movs	r1, #0
 8008058:	68f8      	ldr	r0, [r7, #12]
 800805a:	f7ff fe9c 	bl	8007d96 <VL53L0X_perform_single_ref_calibration>
 800805e:	4603      	mov	r3, r0
 8008060:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8008062:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d115      	bne.n	8008096 <VL53L0X_perform_phase_calibration+0x8a>
 800806a:	79fb      	ldrb	r3, [r7, #7]
 800806c:	2b01      	cmp	r3, #1
 800806e:	d112      	bne.n	8008096 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8008070:	7d39      	ldrb	r1, [r7, #20]
 8008072:	7d7a      	ldrb	r2, [r7, #21]
 8008074:	2301      	movs	r3, #1
 8008076:	9303      	str	r3, [sp, #12]
 8008078:	2300      	movs	r3, #0
 800807a:	9302      	str	r3, [sp, #8]
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	9301      	str	r3, [sp, #4]
 8008080:	f107 0313 	add.w	r3, r7, #19
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	460b      	mov	r3, r1
 8008088:	2101      	movs	r1, #1
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f7ff febe 	bl	8007e0c <VL53L0X_ref_calibration_io>
 8008090:	4603      	mov	r3, r0
 8008092:	75fb      	strb	r3, [r7, #23]
 8008094:	e002      	b.n	800809c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	2200      	movs	r2, #0
 800809a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800809c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d112      	bne.n	80080ca <VL53L0X_perform_phase_calibration+0xbe>
 80080a4:	79bb      	ldrb	r3, [r7, #6]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00f      	beq.n	80080ca <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80080aa:	7dbb      	ldrb	r3, [r7, #22]
 80080ac:	461a      	mov	r2, r3
 80080ae:	2101      	movs	r1, #1
 80080b0:	68f8      	ldr	r0, [r7, #12]
 80080b2:	f002 fcf3 	bl	800aa9c <VL53L0X_WrByte>
 80080b6:	4603      	mov	r3, r0
 80080b8:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80080ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d103      	bne.n	80080ca <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	7dba      	ldrb	r2, [r7, #22]
 80080c6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 80080ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3718      	adds	r7, #24
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}

080080d6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b086      	sub	sp, #24
 80080da:	af00      	add	r7, sp, #0
 80080dc:	60f8      	str	r0, [r7, #12]
 80080de:	60b9      	str	r1, [r7, #8]
 80080e0:	607a      	str	r2, [r7, #4]
 80080e2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80080e4:	2300      	movs	r3, #0
 80080e6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80080e8:	2300      	movs	r3, #0
 80080ea:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80080f2:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 80080f4:	78fa      	ldrb	r2, [r7, #3]
 80080f6:	2300      	movs	r3, #0
 80080f8:	68b9      	ldr	r1, [r7, #8]
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	f7ff ff1f 	bl	8007f3e <VL53L0X_perform_vhv_calibration>
 8008100:	4603      	mov	r3, r0
 8008102:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8008104:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d107      	bne.n	800811c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800810c:	78fa      	ldrb	r2, [r7, #3]
 800810e:	2300      	movs	r3, #0
 8008110:	6879      	ldr	r1, [r7, #4]
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f7ff ff7a 	bl	800800c <VL53L0X_perform_phase_calibration>
 8008118:	4603      	mov	r3, r0
 800811a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800811c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d10f      	bne.n	8008144 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008124:	7dbb      	ldrb	r3, [r7, #22]
 8008126:	461a      	mov	r2, r3
 8008128:	2101      	movs	r1, #1
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f002 fcb6 	bl	800aa9c <VL53L0X_WrByte>
 8008130:	4603      	mov	r3, r0
 8008132:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008134:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d103      	bne.n	8008144 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	7dba      	ldrb	r2, [r7, #22]
 8008140:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8008144:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3718      	adds	r7, #24
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b086      	sub	sp, #24
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008158:	2300      	movs	r3, #0
 800815a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800815c:	2300      	movs	r3, #0
 800815e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8008160:	2300      	movs	r3, #0
 8008162:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8008164:	f107 030f 	add.w	r3, r7, #15
 8008168:	4619      	mov	r1, r3
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f7fe fe02 	bl	8006d74 <VL53L0X_GetMeasurementDataReady>
 8008170:	4603      	mov	r3, r0
 8008172:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8008174:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d10f      	bne.n	800819c <VL53L0X_measurement_poll_for_completion+0x4c>
			break; /* the error is set */

		if (NewDataReady == 1)
 800817c:	7bfb      	ldrb	r3, [r7, #15]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d00e      	beq.n	80081a0 <VL53L0X_measurement_poll_for_completion+0x50>
			break; /* done note that status == 0 */

		LoopNb++;
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	3301      	adds	r3, #1
 8008186:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	2bc7      	cmp	r3, #199	; 0xc7
 800818c:	d902      	bls.n	8008194 <VL53L0X_measurement_poll_for_completion+0x44>
			Status = VL53L0X_ERROR_TIME_OUT;
 800818e:	23f9      	movs	r3, #249	; 0xf9
 8008190:	75fb      	strb	r3, [r7, #23]
			break;
 8008192:	e006      	b.n	80081a2 <VL53L0X_measurement_poll_for_completion+0x52>
		}

		VL53L0X_PollingDelay(Dev);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f002 fd03 	bl	800aba0 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800819a:	e7e3      	b.n	8008164 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800819c:	bf00      	nop
 800819e:	e000      	b.n	80081a2 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */
 80081a0:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 80081a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3718      	adds	r7, #24
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80081ae:	b480      	push	{r7}
 80081b0:	b085      	sub	sp, #20
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	4603      	mov	r3, r0
 80081b6:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80081b8:	2300      	movs	r3, #0
 80081ba:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80081bc:	79fb      	ldrb	r3, [r7, #7]
 80081be:	3301      	adds	r3, #1
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	005b      	lsls	r3, r3, #1
 80081c4:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3714      	adds	r7, #20
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	4603      	mov	r3, r0
 80081dc:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 80081de:	2300      	movs	r3, #0
 80081e0:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 80081e2:	79fb      	ldrb	r3, [r7, #7]
 80081e4:	085b      	lsrs	r3, r3, #1
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	3b01      	subs	r3, #1
 80081ea:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3714      	adds	r7, #20
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b085      	sub	sp, #20
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8008202:	2300      	movs	r3, #0
 8008204:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8008206:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800820a:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800820c:	e002      	b.n	8008214 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	089b      	lsrs	r3, r3, #2
 8008212:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	429a      	cmp	r2, r3
 800821a:	d8f8      	bhi.n	800820e <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800821c:	e017      	b.n	800824e <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	4413      	add	r3, r2
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	429a      	cmp	r2, r3
 8008228:	d30b      	bcc.n	8008242 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	4413      	add	r3, r2
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	1ad3      	subs	r3, r2, r3
 8008234:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	085b      	lsrs	r3, r3, #1
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	4413      	add	r3, r2
 800823e:	60fb      	str	r3, [r7, #12]
 8008240:	e002      	b.n	8008248 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	085b      	lsrs	r3, r3, #1
 8008246:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	089b      	lsrs	r3, r3, #2
 800824c:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d1e4      	bne.n	800821e <VL53L0X_isqrt+0x24>
	}

	return res;
 8008254:	68fb      	ldr	r3, [r7, #12]
}
 8008256:	4618      	mov	r0, r3
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr

08008262 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b086      	sub	sp, #24
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800826a:	2300      	movs	r3, #0
 800826c:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800826e:	2200      	movs	r2, #0
 8008270:	2183      	movs	r1, #131	; 0x83
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f002 fc12 	bl	800aa9c <VL53L0X_WrByte>
 8008278:	4603      	mov	r3, r0
 800827a:	461a      	mov	r2, r3
 800827c:	7dfb      	ldrb	r3, [r7, #23]
 800827e:	4313      	orrs	r3, r2
 8008280:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8008282:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d11c      	bne.n	80082c4 <VL53L0X_device_read_strobe+0x62>
		LoopNb = 0;
 800828a:	2300      	movs	r3, #0
 800828c:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800828e:	f107 030f 	add.w	r3, r7, #15
 8008292:	461a      	mov	r2, r3
 8008294:	2183      	movs	r1, #131	; 0x83
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f002 fb05 	bl	800a8a6 <VL53L0X_RdByte>
 800829c:	4603      	mov	r3, r0
 800829e:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80082a0:	7bfb      	ldrb	r3, [r7, #15]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d109      	bne.n	80082ba <VL53L0X_device_read_strobe+0x58>
 80082a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d105      	bne.n	80082ba <VL53L0X_device_read_strobe+0x58>
					break;

			LoopNb = LoopNb + 1;
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	3301      	adds	r3, #1
 80082b2:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	2bc7      	cmp	r3, #199	; 0xc7
 80082b8:	d9e9      	bls.n	800828e <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	2bc7      	cmp	r3, #199	; 0xc7
 80082be:	d901      	bls.n	80082c4 <VL53L0X_device_read_strobe+0x62>
			Status = VL53L0X_ERROR_TIME_OUT;
 80082c0:	23f9      	movs	r3, #249	; 0xf9
 80082c2:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80082c4:	2201      	movs	r2, #1
 80082c6:	2183      	movs	r1, #131	; 0x83
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f002 fbe7 	bl	800aa9c <VL53L0X_WrByte>
 80082ce:	4603      	mov	r3, r0
 80082d0:	461a      	mov	r2, r3
 80082d2:	7dfb      	ldrb	r3, [r7, #23]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80082d8:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80082dc:	4618      	mov	r0, r3
 80082de:	3718      	adds	r7, #24
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b098      	sub	sp, #96	; 0x60
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	460b      	mov	r3, r1
 80082ee:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082f0:	2300      	movs	r3, #0
 80082f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 80082f6:	2300      	movs	r3, #0
 80082f8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 80082fc:	2300      	movs	r3, #0
 80082fe:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8008302:	2300      	movs	r3, #0
 8008304:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8008306:	2300      	movs	r3, #0
 8008308:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800830a:	2300      	movs	r3, #0
 800830c:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800830e:	2300      	movs	r3, #0
 8008310:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8008314:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8008318:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800831a:	2300      	movs	r3, #0
 800831c:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800831e:	2300      	movs	r3, #0
 8008320:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8008322:	2300      	movs	r3, #0
 8008324:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800832c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8008330:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008334:	2b07      	cmp	r3, #7
 8008336:	f000 8408 	beq.w	8008b4a <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800833a:	2201      	movs	r2, #1
 800833c:	2180      	movs	r1, #128	; 0x80
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f002 fbac 	bl	800aa9c <VL53L0X_WrByte>
 8008344:	4603      	mov	r3, r0
 8008346:	461a      	mov	r2, r3
 8008348:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800834c:	4313      	orrs	r3, r2
 800834e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008352:	2201      	movs	r2, #1
 8008354:	21ff      	movs	r1, #255	; 0xff
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f002 fba0 	bl	800aa9c <VL53L0X_WrByte>
 800835c:	4603      	mov	r3, r0
 800835e:	461a      	mov	r2, r3
 8008360:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008364:	4313      	orrs	r3, r2
 8008366:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800836a:	2200      	movs	r2, #0
 800836c:	2100      	movs	r1, #0
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f002 fb94 	bl	800aa9c <VL53L0X_WrByte>
 8008374:	4603      	mov	r3, r0
 8008376:	461a      	mov	r2, r3
 8008378:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800837c:	4313      	orrs	r3, r2
 800837e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8008382:	2206      	movs	r2, #6
 8008384:	21ff      	movs	r1, #255	; 0xff
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f002 fb88 	bl	800aa9c <VL53L0X_WrByte>
 800838c:	4603      	mov	r3, r0
 800838e:	461a      	mov	r2, r3
 8008390:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008394:	4313      	orrs	r3, r2
 8008396:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800839a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800839e:	461a      	mov	r2, r3
 80083a0:	2183      	movs	r1, #131	; 0x83
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f002 fa7f 	bl	800a8a6 <VL53L0X_RdByte>
 80083a8:	4603      	mov	r3, r0
 80083aa:	461a      	mov	r2, r3
 80083ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083b0:	4313      	orrs	r3, r2
 80083b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80083b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80083ba:	f043 0304 	orr.w	r3, r3, #4
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	461a      	mov	r2, r3
 80083c2:	2183      	movs	r1, #131	; 0x83
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f002 fb69 	bl	800aa9c <VL53L0X_WrByte>
 80083ca:	4603      	mov	r3, r0
 80083cc:	461a      	mov	r2, r3
 80083ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083d2:	4313      	orrs	r3, r2
 80083d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80083d8:	2207      	movs	r2, #7
 80083da:	21ff      	movs	r1, #255	; 0xff
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f002 fb5d 	bl	800aa9c <VL53L0X_WrByte>
 80083e2:	4603      	mov	r3, r0
 80083e4:	461a      	mov	r2, r3
 80083e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083ea:	4313      	orrs	r3, r2
 80083ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80083f0:	2201      	movs	r2, #1
 80083f2:	2181      	movs	r1, #129	; 0x81
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f002 fb51 	bl	800aa9c <VL53L0X_WrByte>
 80083fa:	4603      	mov	r3, r0
 80083fc:	461a      	mov	r2, r3
 80083fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008402:	4313      	orrs	r3, r2
 8008404:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f002 fbc9 	bl	800aba0 <VL53L0X_PollingDelay>
 800840e:	4603      	mov	r3, r0
 8008410:	461a      	mov	r2, r3
 8008412:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008416:	4313      	orrs	r3, r2
 8008418:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800841c:	2201      	movs	r2, #1
 800841e:	2180      	movs	r1, #128	; 0x80
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f002 fb3b 	bl	800aa9c <VL53L0X_WrByte>
 8008426:	4603      	mov	r3, r0
 8008428:	461a      	mov	r2, r3
 800842a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800842e:	4313      	orrs	r3, r2
 8008430:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8008434:	78fb      	ldrb	r3, [r7, #3]
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b00      	cmp	r3, #0
 800843c:	f000 8098 	beq.w	8008570 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008440:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008444:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008448:	2b00      	cmp	r3, #0
 800844a:	f040 8091 	bne.w	8008570 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800844e:	226b      	movs	r2, #107	; 0x6b
 8008450:	2194      	movs	r1, #148	; 0x94
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f002 fb22 	bl	800aa9c <VL53L0X_WrByte>
 8008458:	4603      	mov	r3, r0
 800845a:	461a      	mov	r2, r3
 800845c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008460:	4313      	orrs	r3, r2
 8008462:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f7ff fefb 	bl	8008262 <VL53L0X_device_read_strobe>
 800846c:	4603      	mov	r3, r0
 800846e:	461a      	mov	r2, r3
 8008470:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008474:	4313      	orrs	r3, r2
 8008476:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800847a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800847e:	461a      	mov	r2, r3
 8008480:	2190      	movs	r1, #144	; 0x90
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f002 face 	bl	800aa24 <VL53L0X_RdDWord>
 8008488:	4603      	mov	r3, r0
 800848a:	461a      	mov	r2, r3
 800848c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008490:	4313      	orrs	r3, r2
 8008492:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8008496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008498:	0a1b      	lsrs	r3, r3, #8
 800849a:	b2db      	uxtb	r3, r3
 800849c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084a0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80084a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a6:	0bdb      	lsrs	r3, r3, #15
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80084b2:	2224      	movs	r2, #36	; 0x24
 80084b4:	2194      	movs	r1, #148	; 0x94
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f002 faf0 	bl	800aa9c <VL53L0X_WrByte>
 80084bc:	4603      	mov	r3, r0
 80084be:	461a      	mov	r2, r3
 80084c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084c4:	4313      	orrs	r3, r2
 80084c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff fec9 	bl	8008262 <VL53L0X_device_read_strobe>
 80084d0:	4603      	mov	r3, r0
 80084d2:	461a      	mov	r2, r3
 80084d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084d8:	4313      	orrs	r3, r2
 80084da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80084de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80084e2:	461a      	mov	r2, r3
 80084e4:	2190      	movs	r1, #144	; 0x90
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f002 fa9c 	bl	800aa24 <VL53L0X_RdDWord>
 80084ec:	4603      	mov	r3, r0
 80084ee:	461a      	mov	r2, r3
 80084f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084f4:	4313      	orrs	r3, r2
 80084f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80084fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084fc:	0e1b      	lsrs	r3, r3, #24
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8008502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008504:	0c1b      	lsrs	r3, r3, #16
 8008506:	b2db      	uxtb	r3, r3
 8008508:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800850a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850c:	0a1b      	lsrs	r3, r3, #8
 800850e:	b2db      	uxtb	r3, r3
 8008510:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8008512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008514:	b2db      	uxtb	r3, r3
 8008516:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8008518:	2225      	movs	r2, #37	; 0x25
 800851a:	2194      	movs	r1, #148	; 0x94
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f002 fabd 	bl	800aa9c <VL53L0X_WrByte>
 8008522:	4603      	mov	r3, r0
 8008524:	461a      	mov	r2, r3
 8008526:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800852a:	4313      	orrs	r3, r2
 800852c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7ff fe96 	bl	8008262 <VL53L0X_device_read_strobe>
 8008536:	4603      	mov	r3, r0
 8008538:	461a      	mov	r2, r3
 800853a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800853e:	4313      	orrs	r3, r2
 8008540:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008544:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008548:	461a      	mov	r2, r3
 800854a:	2190      	movs	r1, #144	; 0x90
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f002 fa69 	bl	800aa24 <VL53L0X_RdDWord>
 8008552:	4603      	mov	r3, r0
 8008554:	461a      	mov	r2, r3
 8008556:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800855a:	4313      	orrs	r3, r2
 800855c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8008560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008562:	0e1b      	lsrs	r3, r3, #24
 8008564:	b2db      	uxtb	r3, r3
 8008566:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8008568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856a:	0c1b      	lsrs	r3, r3, #16
 800856c:	b2db      	uxtb	r3, r3
 800856e:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8008570:	78fb      	ldrb	r3, [r7, #3]
 8008572:	f003 0302 	and.w	r3, r3, #2
 8008576:	2b00      	cmp	r3, #0
 8008578:	f000 8189 	beq.w	800888e <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800857c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008580:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8008584:	2b00      	cmp	r3, #0
 8008586:	f040 8182 	bne.w	800888e <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800858a:	2202      	movs	r2, #2
 800858c:	2194      	movs	r1, #148	; 0x94
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f002 fa84 	bl	800aa9c <VL53L0X_WrByte>
 8008594:	4603      	mov	r3, r0
 8008596:	461a      	mov	r2, r3
 8008598:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800859c:	4313      	orrs	r3, r2
 800859e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f7ff fe5d 	bl	8008262 <VL53L0X_device_read_strobe>
 80085a8:	4603      	mov	r3, r0
 80085aa:	461a      	mov	r2, r3
 80085ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085b0:	4313      	orrs	r3, r2
 80085b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80085b6:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80085ba:	461a      	mov	r2, r3
 80085bc:	2190      	movs	r1, #144	; 0x90
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f002 f971 	bl	800a8a6 <VL53L0X_RdByte>
 80085c4:	4603      	mov	r3, r0
 80085c6:	461a      	mov	r2, r3
 80085c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085cc:	4313      	orrs	r3, r2
 80085ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80085d2:	227b      	movs	r2, #123	; 0x7b
 80085d4:	2194      	movs	r1, #148	; 0x94
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f002 fa60 	bl	800aa9c <VL53L0X_WrByte>
 80085dc:	4603      	mov	r3, r0
 80085de:	461a      	mov	r2, r3
 80085e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085e4:	4313      	orrs	r3, r2
 80085e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f7ff fe39 	bl	8008262 <VL53L0X_device_read_strobe>
 80085f0:	4603      	mov	r3, r0
 80085f2:	461a      	mov	r2, r3
 80085f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085f8:	4313      	orrs	r3, r2
 80085fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80085fe:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8008602:	461a      	mov	r2, r3
 8008604:	2190      	movs	r1, #144	; 0x90
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f002 f94d 	bl	800a8a6 <VL53L0X_RdByte>
 800860c:	4603      	mov	r3, r0
 800860e:	461a      	mov	r2, r3
 8008610:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008614:	4313      	orrs	r3, r2
 8008616:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800861a:	2277      	movs	r2, #119	; 0x77
 800861c:	2194      	movs	r1, #148	; 0x94
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f002 fa3c 	bl	800aa9c <VL53L0X_WrByte>
 8008624:	4603      	mov	r3, r0
 8008626:	461a      	mov	r2, r3
 8008628:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800862c:	4313      	orrs	r3, r2
 800862e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7ff fe15 	bl	8008262 <VL53L0X_device_read_strobe>
 8008638:	4603      	mov	r3, r0
 800863a:	461a      	mov	r2, r3
 800863c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008640:	4313      	orrs	r3, r2
 8008642:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008646:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800864a:	461a      	mov	r2, r3
 800864c:	2190      	movs	r1, #144	; 0x90
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f002 f9e8 	bl	800aa24 <VL53L0X_RdDWord>
 8008654:	4603      	mov	r3, r0
 8008656:	461a      	mov	r2, r3
 8008658:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800865c:	4313      	orrs	r3, r2
 800865e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8008662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008664:	0e5b      	lsrs	r3, r3, #25
 8008666:	b2db      	uxtb	r3, r3
 8008668:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800866c:	b2db      	uxtb	r3, r3
 800866e:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8008670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008672:	0c9b      	lsrs	r3, r3, #18
 8008674:	b2db      	uxtb	r3, r3
 8008676:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800867a:	b2db      	uxtb	r3, r3
 800867c:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800867e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008680:	0adb      	lsrs	r3, r3, #11
 8008682:	b2db      	uxtb	r3, r3
 8008684:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008688:	b2db      	uxtb	r3, r3
 800868a:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800868c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800868e:	091b      	lsrs	r3, r3, #4
 8008690:	b2db      	uxtb	r3, r3
 8008692:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008696:	b2db      	uxtb	r3, r3
 8008698:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800869a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869c:	b2db      	uxtb	r3, r3
 800869e:	00db      	lsls	r3, r3, #3
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	f003 0378 	and.w	r3, r3, #120	; 0x78
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80086ac:	2278      	movs	r2, #120	; 0x78
 80086ae:	2194      	movs	r1, #148	; 0x94
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f002 f9f3 	bl	800aa9c <VL53L0X_WrByte>
 80086b6:	4603      	mov	r3, r0
 80086b8:	461a      	mov	r2, r3
 80086ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086be:	4313      	orrs	r3, r2
 80086c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f7ff fdcc 	bl	8008262 <VL53L0X_device_read_strobe>
 80086ca:	4603      	mov	r3, r0
 80086cc:	461a      	mov	r2, r3
 80086ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086d2:	4313      	orrs	r3, r2
 80086d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80086d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80086dc:	461a      	mov	r2, r3
 80086de:	2190      	movs	r1, #144	; 0x90
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f002 f99f 	bl	800aa24 <VL53L0X_RdDWord>
 80086e6:	4603      	mov	r3, r0
 80086e8:	461a      	mov	r2, r3
 80086ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086ee:	4313      	orrs	r3, r2
 80086f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 80086f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f6:	0f5b      	lsrs	r3, r3, #29
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086fe:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8008700:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008704:	4413      	add	r3, r2
 8008706:	b2db      	uxtb	r3, r3
 8008708:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800870a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870c:	0d9b      	lsrs	r3, r3, #22
 800870e:	b2db      	uxtb	r3, r3
 8008710:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008714:	b2db      	uxtb	r3, r3
 8008716:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871a:	0bdb      	lsrs	r3, r3, #15
 800871c:	b2db      	uxtb	r3, r3
 800871e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008722:	b2db      	uxtb	r3, r3
 8008724:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8008726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008728:	0a1b      	lsrs	r3, r3, #8
 800872a:	b2db      	uxtb	r3, r3
 800872c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008730:	b2db      	uxtb	r3, r3
 8008732:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8008734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008736:	085b      	lsrs	r3, r3, #1
 8008738:	b2db      	uxtb	r3, r3
 800873a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800873e:	b2db      	uxtb	r3, r3
 8008740:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8008742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008744:	b2db      	uxtb	r3, r3
 8008746:	019b      	lsls	r3, r3, #6
 8008748:	b2db      	uxtb	r3, r3
 800874a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800874e:	b2db      	uxtb	r3, r3
 8008750:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8008754:	2279      	movs	r2, #121	; 0x79
 8008756:	2194      	movs	r1, #148	; 0x94
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f002 f99f 	bl	800aa9c <VL53L0X_WrByte>
 800875e:	4603      	mov	r3, r0
 8008760:	461a      	mov	r2, r3
 8008762:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008766:	4313      	orrs	r3, r2
 8008768:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f7ff fd78 	bl	8008262 <VL53L0X_device_read_strobe>
 8008772:	4603      	mov	r3, r0
 8008774:	461a      	mov	r2, r3
 8008776:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800877a:	4313      	orrs	r3, r2
 800877c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008780:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008784:	461a      	mov	r2, r3
 8008786:	2190      	movs	r1, #144	; 0x90
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f002 f94b 	bl	800aa24 <VL53L0X_RdDWord>
 800878e:	4603      	mov	r3, r0
 8008790:	461a      	mov	r2, r3
 8008792:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008796:	4313      	orrs	r3, r2
 8008798:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800879c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879e:	0e9b      	lsrs	r3, r3, #26
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087a6:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80087a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80087ac:	4413      	add	r3, r2
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80087b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b4:	0cdb      	lsrs	r3, r3, #19
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087bc:	b2db      	uxtb	r3, r3
 80087be:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80087c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c2:	0b1b      	lsrs	r3, r3, #12
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80087ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d0:	095b      	lsrs	r3, r3, #5
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80087dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80087ee:	227a      	movs	r2, #122	; 0x7a
 80087f0:	2194      	movs	r1, #148	; 0x94
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f002 f952 	bl	800aa9c <VL53L0X_WrByte>
 80087f8:	4603      	mov	r3, r0
 80087fa:	461a      	mov	r2, r3
 80087fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008800:	4313      	orrs	r3, r2
 8008802:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f7ff fd2b 	bl	8008262 <VL53L0X_device_read_strobe>
 800880c:	4603      	mov	r3, r0
 800880e:	461a      	mov	r2, r3
 8008810:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008814:	4313      	orrs	r3, r2
 8008816:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800881a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800881e:	461a      	mov	r2, r3
 8008820:	2190      	movs	r1, #144	; 0x90
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f002 f8fe 	bl	800aa24 <VL53L0X_RdDWord>
 8008828:	4603      	mov	r3, r0
 800882a:	461a      	mov	r2, r3
 800882c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008830:	4313      	orrs	r3, r2
 8008832:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8008836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008838:	0f9b      	lsrs	r3, r3, #30
 800883a:	b2db      	uxtb	r3, r3
 800883c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008840:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8008842:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008846:	4413      	add	r3, r2
 8008848:	b2db      	uxtb	r3, r3
 800884a:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800884c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800884e:	0ddb      	lsrs	r3, r3, #23
 8008850:	b2db      	uxtb	r3, r3
 8008852:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008856:	b2db      	uxtb	r3, r3
 8008858:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800885a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800885c:	0c1b      	lsrs	r3, r3, #16
 800885e:	b2db      	uxtb	r3, r3
 8008860:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008864:	b2db      	uxtb	r3, r3
 8008866:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8008868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886a:	0a5b      	lsrs	r3, r3, #9
 800886c:	b2db      	uxtb	r3, r3
 800886e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008872:	b2db      	uxtb	r3, r3
 8008874:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8008878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887a:	089b      	lsrs	r3, r3, #2
 800887c:	b2db      	uxtb	r3, r3
 800887e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008882:	b2db      	uxtb	r3, r3
 8008884:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8008888:	2300      	movs	r3, #0
 800888a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800888e:	78fb      	ldrb	r3, [r7, #3]
 8008890:	f003 0304 	and.w	r3, r3, #4
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 80f1 	beq.w	8008a7c <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800889a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800889e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f040 80ea 	bne.w	8008a7c <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80088a8:	227b      	movs	r2, #123	; 0x7b
 80088aa:	2194      	movs	r1, #148	; 0x94
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f002 f8f5 	bl	800aa9c <VL53L0X_WrByte>
 80088b2:	4603      	mov	r3, r0
 80088b4:	461a      	mov	r2, r3
 80088b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80088ba:	4313      	orrs	r3, r2
 80088bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7ff fcce 	bl	8008262 <VL53L0X_device_read_strobe>
 80088c6:	4603      	mov	r3, r0
 80088c8:	461a      	mov	r2, r3
 80088ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80088ce:	4313      	orrs	r3, r2
 80088d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80088d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80088d8:	461a      	mov	r2, r3
 80088da:	2190      	movs	r1, #144	; 0x90
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f002 f8a1 	bl	800aa24 <VL53L0X_RdDWord>
 80088e2:	4603      	mov	r3, r0
 80088e4:	461a      	mov	r2, r3
 80088e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80088ea:	4313      	orrs	r3, r2
 80088ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 80088f0:	227c      	movs	r2, #124	; 0x7c
 80088f2:	2194      	movs	r1, #148	; 0x94
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f002 f8d1 	bl	800aa9c <VL53L0X_WrByte>
 80088fa:	4603      	mov	r3, r0
 80088fc:	461a      	mov	r2, r3
 80088fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008902:	4313      	orrs	r3, r2
 8008904:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f7ff fcaa 	bl	8008262 <VL53L0X_device_read_strobe>
 800890e:	4603      	mov	r3, r0
 8008910:	461a      	mov	r2, r3
 8008912:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008916:	4313      	orrs	r3, r2
 8008918:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800891c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008920:	461a      	mov	r2, r3
 8008922:	2190      	movs	r1, #144	; 0x90
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f002 f87d 	bl	800aa24 <VL53L0X_RdDWord>
 800892a:	4603      	mov	r3, r0
 800892c:	461a      	mov	r2, r3
 800892e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008932:	4313      	orrs	r3, r2
 8008934:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8008938:	2273      	movs	r2, #115	; 0x73
 800893a:	2194      	movs	r1, #148	; 0x94
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f002 f8ad 	bl	800aa9c <VL53L0X_WrByte>
 8008942:	4603      	mov	r3, r0
 8008944:	461a      	mov	r2, r3
 8008946:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800894a:	4313      	orrs	r3, r2
 800894c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f7ff fc86 	bl	8008262 <VL53L0X_device_read_strobe>
 8008956:	4603      	mov	r3, r0
 8008958:	461a      	mov	r2, r3
 800895a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800895e:	4313      	orrs	r3, r2
 8008960:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008964:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008968:	461a      	mov	r2, r3
 800896a:	2190      	movs	r1, #144	; 0x90
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f002 f859 	bl	800aa24 <VL53L0X_RdDWord>
 8008972:	4603      	mov	r3, r0
 8008974:	461a      	mov	r2, r3
 8008976:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800897a:	4313      	orrs	r3, r2
 800897c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;
 8008980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008982:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8008984:	b29b      	uxth	r3, r3
 8008986:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8008988:	2274      	movs	r2, #116	; 0x74
 800898a:	2194      	movs	r1, #148	; 0x94
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f002 f885 	bl	800aa9c <VL53L0X_WrByte>
 8008992:	4603      	mov	r3, r0
 8008994:	461a      	mov	r2, r3
 8008996:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800899a:	4313      	orrs	r3, r2
 800899c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7ff fc5e 	bl	8008262 <VL53L0X_device_read_strobe>
 80089a6:	4603      	mov	r3, r0
 80089a8:	461a      	mov	r2, r3
 80089aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089ae:	4313      	orrs	r3, r2
 80089b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80089b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80089b8:	461a      	mov	r2, r3
 80089ba:	2190      	movs	r1, #144	; 0x90
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f002 f831 	bl	800aa24 <VL53L0X_RdDWord>
 80089c2:	4603      	mov	r3, r0
 80089c4:	461a      	mov	r2, r3
 80089c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089ca:	4313      	orrs	r3, r2
 80089cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80089d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d2:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80089d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80089d6:	4313      	orrs	r3, r2
 80089d8:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80089da:	2275      	movs	r2, #117	; 0x75
 80089dc:	2194      	movs	r1, #148	; 0x94
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f002 f85c 	bl	800aa9c <VL53L0X_WrByte>
 80089e4:	4603      	mov	r3, r0
 80089e6:	461a      	mov	r2, r3
 80089e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089ec:	4313      	orrs	r3, r2
 80089ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7ff fc35 	bl	8008262 <VL53L0X_device_read_strobe>
 80089f8:	4603      	mov	r3, r0
 80089fa:	461a      	mov	r2, r3
 80089fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a00:	4313      	orrs	r3, r2
 8008a02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008a06:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	2190      	movs	r1, #144	; 0x90
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f002 f808 	bl	800aa24 <VL53L0X_RdDWord>
 8008a14:	4603      	mov	r3, r0
 8008a16:	461a      	mov	r2, r3
 8008a18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 8008a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a24:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8008a2a:	2276      	movs	r2, #118	; 0x76
 8008a2c:	2194      	movs	r1, #148	; 0x94
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f002 f834 	bl	800aa9c <VL53L0X_WrByte>
 8008a34:	4603      	mov	r3, r0
 8008a36:	461a      	mov	r2, r3
 8008a38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7ff fc0d 	bl	8008262 <VL53L0X_device_read_strobe>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a50:	4313      	orrs	r3, r2
 8008a52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008a56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	2190      	movs	r1, #144	; 0x90
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f001 ffe0 	bl	800aa24 <VL53L0X_RdDWord>
 8008a64:	4603      	mov	r3, r0
 8008a66:	461a      	mov	r2, r3
 8008a68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8008a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a74:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8008a76:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	2181      	movs	r1, #129	; 0x81
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f002 f80b 	bl	800aa9c <VL53L0X_WrByte>
 8008a86:	4603      	mov	r3, r0
 8008a88:	461a      	mov	r2, r3
 8008a8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8008a94:	2206      	movs	r2, #6
 8008a96:	21ff      	movs	r1, #255	; 0xff
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f001 ffff 	bl	800aa9c <VL53L0X_WrByte>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8008aac:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	2183      	movs	r1, #131	; 0x83
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f001 fef6 	bl	800a8a6 <VL53L0X_RdByte>
 8008aba:	4603      	mov	r3, r0
 8008abc:	461a      	mov	r2, r3
 8008abe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8008ac8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008acc:	f023 0304 	bic.w	r3, r3, #4
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	2183      	movs	r1, #131	; 0x83
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f001 ffe0 	bl	800aa9c <VL53L0X_WrByte>
 8008adc:	4603      	mov	r3, r0
 8008ade:	461a      	mov	r2, r3
 8008ae0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008aea:	2201      	movs	r2, #1
 8008aec:	21ff      	movs	r1, #255	; 0xff
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f001 ffd4 	bl	800aa9c <VL53L0X_WrByte>
 8008af4:	4603      	mov	r3, r0
 8008af6:	461a      	mov	r2, r3
 8008af8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008afc:	4313      	orrs	r3, r2
 8008afe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008b02:	2201      	movs	r2, #1
 8008b04:	2100      	movs	r1, #0
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f001 ffc8 	bl	800aa9c <VL53L0X_WrByte>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	461a      	mov	r2, r3
 8008b10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b14:	4313      	orrs	r3, r2
 8008b16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	21ff      	movs	r1, #255	; 0xff
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f001 ffbc 	bl	800aa9c <VL53L0X_WrByte>
 8008b24:	4603      	mov	r3, r0
 8008b26:	461a      	mov	r2, r3
 8008b28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008b32:	2200      	movs	r2, #0
 8008b34:	2180      	movs	r1, #128	; 0x80
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f001 ffb0 	bl	800aa9c <VL53L0X_WrByte>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	461a      	mov	r2, r3
 8008b40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b44:	4313      	orrs	r3, r2
 8008b46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008b4a:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f040 808f 	bne.w	8008c72 <VL53L0X_get_info_from_device+0x98e>
 8008b54:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008b58:	2b07      	cmp	r3, #7
 8008b5a:	f000 808a 	beq.w	8008c72 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8008b5e:	78fb      	ldrb	r3, [r7, #3]
 8008b60:	f003 0301 	and.w	r3, r3, #1
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d024      	beq.n	8008bb2 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008b68:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008b6c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d11e      	bne.n	8008bb2 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8008b7a:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8008b84:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8008b88:	2300      	movs	r3, #0
 8008b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b8c:	e00e      	b.n	8008bac <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8008b8e:	f107 0208 	add.w	r2, r7, #8
 8008b92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b94:	4413      	add	r3, r2
 8008b96:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8008b98:	687a      	ldr	r2, [r7, #4]
 8008b9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b9c:	4413      	add	r3, r2
 8008b9e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8008ba2:	460a      	mov	r2, r1
 8008ba4:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8008ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ba8:	3301      	adds	r3, #1
 8008baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bae:	2b05      	cmp	r3, #5
 8008bb0:	dded      	ble.n	8008b8e <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8008bb2:	78fb      	ldrb	r3, [r7, #3]
 8008bb4:	f003 0302 	and.w	r3, r3, #2
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d018      	beq.n	8008bee <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8008bbc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008bc0:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d112      	bne.n	8008bee <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008bc8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008bd2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	33f3      	adds	r3, #243	; 0xf3
 8008be0:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8008be2:	f107 0310 	add.w	r3, r7, #16
 8008be6:	4619      	mov	r1, r3
 8008be8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008bea:	f00a fb04 	bl	80131f6 <strcpy>

		}

		if (((option & 4) == 4) &&
 8008bee:	78fb      	ldrb	r3, [r7, #3]
 8008bf0:	f003 0304 	and.w	r3, r3, #4
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d030      	beq.n	8008c5a <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8008bf8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008bfc:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d12a      	bne.n	8008c5a <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008c04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8008c14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c16:	025b      	lsls	r3, r3, #9
 8008c18:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c1e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8008c22:	2300      	movs	r3, #0
 8008c24:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8008c28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d011      	beq.n	8008c52 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8008c2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c32:	1ad3      	subs	r3, r2, r3
 8008c34:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8008c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008c3c:	fb02 f303 	mul.w	r3, r2, r3
 8008c40:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8008c42:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 8008c46:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8008c4a:	425b      	negs	r3, r3
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8008c52:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8008c5a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8008c5e:	78fb      	ldrb	r3, [r7, #3]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	b2db      	uxtb	r3, r3
 8008c64:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8008c68:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008c72:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3760      	adds	r7, #96	; 0x60
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8008c7e:	b480      	push	{r7}
 8008c80:	b087      	sub	sp, #28
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
 8008c86:	460b      	mov	r3, r1
 8008c88:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8008c8a:	f240 6277 	movw	r2, #1655	; 0x677
 8008c8e:	f04f 0300 	mov.w	r3, #0
 8008c92:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8008c96:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8008c9a:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8008c9c:	78fb      	ldrb	r3, [r7, #3]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8008ca4:	693a      	ldr	r2, [r7, #16]
 8008ca6:	fb02 f303 	mul.w	r3, r2, r3
 8008caa:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8008cac:	68bb      	ldr	r3, [r7, #8]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	371c      	adds	r7, #28
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr

08008cba <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b087      	sub	sp, #28
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d017      	beq.n	8008d04 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008cda:	e005      	b.n	8008ce8 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	085b      	lsrs	r3, r3, #1
 8008ce0:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8008ce2:	89fb      	ldrh	r3, [r7, #14]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d1f4      	bne.n	8008cdc <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8008cf2:	89fb      	ldrh	r3, [r7, #14]
 8008cf4:	021b      	lsls	r3, r3, #8
 8008cf6:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8008d00:	4413      	add	r3, r2
 8008d02:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8008d04:	8afb      	ldrh	r3, [r7, #22]

}
 8008d06:	4618      	mov	r0, r3
 8008d08:	371c      	adds	r7, #28
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b085      	sub	sp, #20
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	4603      	mov	r3, r0
 8008d1a:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008d20:	88fb      	ldrh	r3, [r7, #6]
 8008d22:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8008d24:	88fa      	ldrh	r2, [r7, #6]
 8008d26:	0a12      	lsrs	r2, r2, #8
 8008d28:	b292      	uxth	r2, r2
 8008d2a:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8008d30:	68fb      	ldr	r3, [r7, #12]
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3714      	adds	r7, #20
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr
	...

08008d40 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b088      	sub	sp, #32
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008d52:	79fb      	ldrb	r3, [r7, #7]
 8008d54:	4619      	mov	r1, r3
 8008d56:	68f8      	ldr	r0, [r7, #12]
 8008d58:	f7ff ff91 	bl	8008c7e <VL53L0X_calc_macro_period_ps>
 8008d5c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008d64:	4a0a      	ldr	r2, [pc, #40]	; (8008d90 <VL53L0X_calc_timeout_mclks+0x50>)
 8008d66:	fba2 2303 	umull	r2, r3, r2, r3
 8008d6a:	099b      	lsrs	r3, r3, #6
 8008d6c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008d74:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	085b      	lsrs	r3, r3, #1
 8008d7c:	441a      	add	r2, r3
	timeout_period_mclks =
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d84:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 8008d86:	69fb      	ldr	r3, [r7, #28]
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3720      	adds	r7, #32
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	10624dd3 	.word	0x10624dd3

08008d94 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b086      	sub	sp, #24
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	807b      	strh	r3, [r7, #2]
 8008da0:	4613      	mov	r3, r2
 8008da2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8008da4:	2300      	movs	r3, #0
 8008da6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008da8:	787b      	ldrb	r3, [r7, #1]
 8008daa:	4619      	mov	r1, r3
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f7ff ff66 	bl	8008c7e <VL53L0X_calc_macro_period_ps>
 8008db2:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008dba:	4a0b      	ldr	r2, [pc, #44]	; (8008de8 <VL53L0X_calc_timeout_us+0x54>)
 8008dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8008dc0:	099b      	lsrs	r3, r3, #6
 8008dc2:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
 8008dc4:	887b      	ldrh	r3, [r7, #2]
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / 1000;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	085b      	lsrs	r3, r3, #1
 8008dd0:	4413      	add	r3, r2
	actual_timeout_period_us =
 8008dd2:	4a05      	ldr	r2, [pc, #20]	; (8008de8 <VL53L0X_calc_timeout_us+0x54>)
 8008dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd8:	099b      	lsrs	r3, r3, #6
 8008dda:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8008ddc:	697b      	ldr	r3, [r7, #20]
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3718      	adds	r7, #24
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	10624dd3 	.word	0x10624dd3

08008dec <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b08c      	sub	sp, #48	; 0x30
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	460b      	mov	r3, r1
 8008df6:	607a      	str	r2, [r7, #4]
 8008df8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8008e00:	2300      	movs	r3, #0
 8008e02:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8008e06:	2300      	movs	r3, #0
 8008e08:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008e12:	7afb      	ldrb	r3, [r7, #11]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d005      	beq.n	8008e24 <get_sequence_step_timeout+0x38>
 8008e18:	7afb      	ldrb	r3, [r7, #11]
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d002      	beq.n	8008e24 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008e1e:	7afb      	ldrb	r3, [r7, #11]
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d128      	bne.n	8008e76 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008e24:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008e28:	461a      	mov	r2, r3
 8008e2a:	2100      	movs	r1, #0
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f7fd fa73 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8008e32:	4603      	mov	r3, r0
 8008e34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8008e38:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d109      	bne.n	8008e54 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8008e40:	f107 0320 	add.w	r3, r7, #32
 8008e44:	461a      	mov	r2, r3
 8008e46:	2146      	movs	r1, #70	; 0x46
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f001 fd2c 	bl	800a8a6 <VL53L0X_RdByte>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8008e54:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7ff ff59 	bl	8008d12 <VL53L0X_decode_timeout>
 8008e60:	4603      	mov	r3, r0
 8008e62:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008e64:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008e68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	68f8      	ldr	r0, [r7, #12]
 8008e6e:	f7ff ff91 	bl	8008d94 <VL53L0X_calc_timeout_us>
 8008e72:	62b8      	str	r0, [r7, #40]	; 0x28
 8008e74:	e092      	b.n	8008f9c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008e76:	7afb      	ldrb	r3, [r7, #11]
 8008e78:	2b03      	cmp	r3, #3
 8008e7a:	d135      	bne.n	8008ee8 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008e7c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008e80:	461a      	mov	r2, r3
 8008e82:	2100      	movs	r1, #0
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f7fd fa47 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008e90:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f040 8081 	bne.w	8008f9c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008e9a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	2100      	movs	r1, #0
 8008ea2:	68f8      	ldr	r0, [r7, #12]
 8008ea4:	f7fd fa38 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8008eae:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d109      	bne.n	8008eca <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8008eb6:	f107 031e 	add.w	r3, r7, #30
 8008eba:	461a      	mov	r2, r3
 8008ebc:	2151      	movs	r1, #81	; 0x51
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f001 fd78 	bl	800a9b4 <VL53L0X_RdWord>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008eca:	8bfb      	ldrh	r3, [r7, #30]
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f7ff ff20 	bl	8008d12 <VL53L0X_decode_timeout>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008ed6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008eda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008edc:	4619      	mov	r1, r3
 8008ede:	68f8      	ldr	r0, [r7, #12]
 8008ee0:	f7ff ff58 	bl	8008d94 <VL53L0X_calc_timeout_us>
 8008ee4:	62b8      	str	r0, [r7, #40]	; 0x28
 8008ee6:	e059      	b.n	8008f9c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008ee8:	7afb      	ldrb	r3, [r7, #11]
 8008eea:	2b04      	cmp	r3, #4
 8008eec:	d156      	bne.n	8008f9c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008eee:	f107 0314 	add.w	r3, r7, #20
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f7fd fb1b 	bl	8006530 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8008efa:	2300      	movs	r3, #0
 8008efc:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8008efe:	7dfb      	ldrb	r3, [r7, #23]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d01d      	beq.n	8008f40 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008f04:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008f08:	461a      	mov	r2, r3
 8008f0a:	2100      	movs	r1, #0
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f7fd fa03 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8008f12:	4603      	mov	r3, r0
 8008f14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8008f18:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d10f      	bne.n	8008f40 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8008f20:	f107 031e 	add.w	r3, r7, #30
 8008f24:	461a      	mov	r2, r3
 8008f26:	2151      	movs	r1, #81	; 0x51
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	f001 fd43 	bl	800a9b4 <VL53L0X_RdWord>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008f34:	8bfb      	ldrh	r3, [r7, #30]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff feeb 	bl	8008d12 <VL53L0X_decode_timeout>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008f40:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d109      	bne.n	8008f5c <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008f48:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	2101      	movs	r1, #1
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f7fd f9e1 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8008f56:	4603      	mov	r3, r0
 8008f58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008f5c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d10f      	bne.n	8008f84 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8008f64:	f107 031c 	add.w	r3, r7, #28
 8008f68:	461a      	mov	r2, r3
 8008f6a:	2171      	movs	r1, #113	; 0x71
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f001 fd21 	bl	800a9b4 <VL53L0X_RdWord>
 8008f72:	4603      	mov	r3, r0
 8008f74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008f78:	8bbb      	ldrh	r3, [r7, #28]
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f7ff fec9 	bl	8008d12 <VL53L0X_decode_timeout>
 8008f80:	4603      	mov	r3, r0
 8008f82:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8008f84:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008f86:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008f88:	1ad3      	subs	r3, r2, r3
 8008f8a:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008f8c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008f90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f92:	4619      	mov	r1, r3
 8008f94:	68f8      	ldr	r0, [r7, #12]
 8008f96:	f7ff fefd 	bl	8008d94 <VL53L0X_calc_timeout_us>
 8008f9a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fa0:	601a      	str	r2, [r3, #0]

	return Status;
 8008fa2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3730      	adds	r7, #48	; 0x30
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b08a      	sub	sp, #40	; 0x28
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	60f8      	str	r0, [r7, #12]
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	607a      	str	r2, [r7, #4]
 8008fba:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008fc2:	7afb      	ldrb	r3, [r7, #11]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d005      	beq.n	8008fd4 <set_sequence_step_timeout+0x26>
 8008fc8:	7afb      	ldrb	r3, [r7, #11]
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d002      	beq.n	8008fd4 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008fce:	7afb      	ldrb	r3, [r7, #11]
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	d138      	bne.n	8009046 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008fd4:	f107 031d 	add.w	r3, r7, #29
 8008fd8:	461a      	mov	r2, r3
 8008fda:	2100      	movs	r1, #0
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f7fd f99b 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8008fe8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d11a      	bne.n	8009026 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8008ff0:	7f7b      	ldrb	r3, [r7, #29]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	6879      	ldr	r1, [r7, #4]
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f7ff fea2 	bl	8008d40 <VL53L0X_calc_timeout_mclks>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	83fb      	strh	r3, [r7, #30]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8009000:	8bfb      	ldrh	r3, [r7, #30]
 8009002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009006:	d903      	bls.n	8009010 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8009008:	23ff      	movs	r3, #255	; 0xff
 800900a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800900e:	e004      	b.n	800901a <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8009010:	8bfb      	ldrh	r3, [r7, #30]
 8009012:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8009014:	3b01      	subs	r3, #1
 8009016:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800901a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800901e:	b29a      	uxth	r2, r3
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009026:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800902a:	2b00      	cmp	r3, #0
 800902c:	f040 80ad 	bne.w	800918a <set_sequence_step_timeout+0x1dc>
			Status = VL53L0X_WrByte(Dev,
 8009030:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009034:	461a      	mov	r2, r3
 8009036:	2146      	movs	r1, #70	; 0x46
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	f001 fd2f 	bl	800aa9c <VL53L0X_WrByte>
 800903e:	4603      	mov	r3, r0
 8009040:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8009044:	e0a1      	b.n	800918a <set_sequence_step_timeout+0x1dc>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8009046:	7afb      	ldrb	r3, [r7, #11]
 8009048:	2b03      	cmp	r3, #3
 800904a:	d135      	bne.n	80090b8 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800904c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009050:	2b00      	cmp	r3, #0
 8009052:	d11b      	bne.n	800908c <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009054:	f107 031d 	add.w	r3, r7, #29
 8009058:	461a      	mov	r2, r3
 800905a:	2100      	movs	r1, #0
 800905c:	68f8      	ldr	r0, [r7, #12]
 800905e:	f7fd f95b 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8009062:	4603      	mov	r3, r0
 8009064:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009068:	7f7b      	ldrb	r3, [r7, #29]
 800906a:	461a      	mov	r2, r3
 800906c:	6879      	ldr	r1, [r7, #4]
 800906e:	68f8      	ldr	r0, [r7, #12]
 8009070:	f7ff fe66 	bl	8008d40 <VL53L0X_calc_timeout_mclks>
 8009074:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8009076:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8009078:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff fe1d 	bl	8008cba <VL53L0X_encode_timeout>
 8009080:	4603      	mov	r3, r0
 8009082:	837b      	strh	r3, [r7, #26]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009084:	8b7a      	ldrh	r2, [r7, #26]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800908c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009090:	2b00      	cmp	r3, #0
 8009092:	d108      	bne.n	80090a6 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8009094:	8b7b      	ldrh	r3, [r7, #26]
 8009096:	461a      	mov	r2, r3
 8009098:	2151      	movs	r1, #81	; 0x51
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f001 fd22 	bl	800aae4 <VL53L0X_WrWord>
 80090a0:	4603      	mov	r3, r0
 80090a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80090a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d16d      	bne.n	800918a <set_sequence_step_timeout+0x1dc>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80090b6:	e068      	b.n	800918a <set_sequence_step_timeout+0x1dc>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80090b8:	7afb      	ldrb	r3, [r7, #11]
 80090ba:	2b04      	cmp	r3, #4
 80090bc:	d162      	bne.n	8009184 <set_sequence_step_timeout+0x1d6>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 80090be:	f107 0314 	add.w	r3, r7, #20
 80090c2:	4619      	mov	r1, r3
 80090c4:	68f8      	ldr	r0, [r7, #12]
 80090c6:	f7fd fa33 	bl	8006530 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 80090ca:	2300      	movs	r3, #0
 80090cc:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 80090ce:	7dfb      	ldrb	r3, [r7, #23]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d01d      	beq.n	8009110 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80090d4:	f107 031d 	add.w	r3, r7, #29
 80090d8:	461a      	mov	r2, r3
 80090da:	2100      	movs	r1, #0
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	f7fd f91b 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 80090e2:	4603      	mov	r3, r0
 80090e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 80090e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d10f      	bne.n	8009110 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 80090f0:	f107 031a 	add.w	r3, r7, #26
 80090f4:	461a      	mov	r2, r3
 80090f6:	2151      	movs	r1, #81	; 0x51
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f001 fc5b 	bl	800a9b4 <VL53L0X_RdWord>
 80090fe:	4603      	mov	r3, r0
 8009100:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8009104:	8b7b      	ldrh	r3, [r7, #26]
 8009106:	4618      	mov	r0, r3
 8009108:	f7ff fe03 	bl	8008d12 <VL53L0X_decode_timeout>
 800910c:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800910e:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8009110:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009114:	2b00      	cmp	r3, #0
 8009116:	d109      	bne.n	800912c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009118:	f107 031d 	add.w	r3, r7, #29
 800911c:	461a      	mov	r2, r3
 800911e:	2101      	movs	r1, #1
 8009120:	68f8      	ldr	r0, [r7, #12]
 8009122:	f7fd f8f9 	bl	8006318 <VL53L0X_GetVcselPulsePeriod>
 8009126:	4603      	mov	r3, r0
 8009128:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800912c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009130:	2b00      	cmp	r3, #0
 8009132:	d12a      	bne.n	800918a <set_sequence_step_timeout+0x1dc>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009134:	7f7b      	ldrb	r3, [r7, #29]
 8009136:	461a      	mov	r2, r3
 8009138:	6879      	ldr	r1, [r7, #4]
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f7ff fe00 	bl	8008d40 <VL53L0X_calc_timeout_mclks>
 8009140:	4603      	mov	r3, r0
				FinalRangeTimeOutMClks =
 8009142:	847b      	strh	r3, [r7, #34]	; 0x22
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8009144:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8009146:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009148:	4413      	add	r3, r2
 800914a:	847b      	strh	r3, [r7, #34]	; 0x22

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800914c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800914e:	4618      	mov	r0, r3
 8009150:	f7ff fdb3 	bl	8008cba <VL53L0X_encode_timeout>
 8009154:	4603      	mov	r3, r0
 8009156:	843b      	strh	r3, [r7, #32]

				if (Status == VL53L0X_ERROR_NONE) {
 8009158:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800915c:	2b00      	cmp	r3, #0
 800915e:	d108      	bne.n	8009172 <set_sequence_step_timeout+0x1c4>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8009160:	8c3b      	ldrh	r3, [r7, #32]
 8009162:	461a      	mov	r2, r3
 8009164:	2171      	movs	r1, #113	; 0x71
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f001 fcbc 	bl	800aae4 <VL53L0X_WrWord>
 800916c:	4603      	mov	r3, r0
 800916e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8009172:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009176:	2b00      	cmp	r3, #0
 8009178:	d107      	bne.n	800918a <set_sequence_step_timeout+0x1dc>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8009182:	e002      	b.n	800918a <set_sequence_step_timeout+0x1dc>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009184:	23fc      	movs	r3, #252	; 0xfc
 8009186:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800918a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800918e:	4618      	mov	r0, r3
 8009190:	3728      	adds	r7, #40	; 0x28
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8009196:	b580      	push	{r7, lr}
 8009198:	b08a      	sub	sp, #40	; 0x28
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
 800919e:	460b      	mov	r3, r1
 80091a0:	70fb      	strb	r3, [r7, #3]
 80091a2:	4613      	mov	r3, r2
 80091a4:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80091a6:	2300      	movs	r3, #0
 80091a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 80091ac:	230c      	movs	r3, #12
 80091ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 80091b2:	2312      	movs	r3, #18
 80091b4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 80091b8:	2308      	movs	r3, #8
 80091ba:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 80091be:	230e      	movs	r3, #14
 80091c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 80091c4:	2300      	movs	r3, #0
 80091c6:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 80091c8:	78bb      	ldrb	r3, [r7, #2]
 80091ca:	f003 0301 	and.w	r3, r3, #1
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d003      	beq.n	80091dc <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80091d4:	23fc      	movs	r3, #252	; 0xfc
 80091d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80091da:	e020      	b.n	800921e <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 80091dc:	78fb      	ldrb	r3, [r7, #3]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d10d      	bne.n	80091fe <VL53L0X_set_vcsel_pulse_period+0x68>
 80091e2:	78ba      	ldrb	r2, [r7, #2]
 80091e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d304      	bcc.n	80091f6 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 80091ec:	78ba      	ldrb	r2, [r7, #2]
 80091ee:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d903      	bls.n	80091fe <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80091f6:	23fc      	movs	r3, #252	; 0xfc
 80091f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80091fc:	e00f      	b.n	800921e <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 80091fe:	78fb      	ldrb	r3, [r7, #3]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d10c      	bne.n	800921e <VL53L0X_set_vcsel_pulse_period+0x88>
 8009204:	78ba      	ldrb	r2, [r7, #2]
 8009206:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800920a:	429a      	cmp	r2, r3
 800920c:	d304      	bcc.n	8009218 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800920e:	78ba      	ldrb	r2, [r7, #2]
 8009210:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009214:	429a      	cmp	r2, r3
 8009216:	d902      	bls.n	800921e <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009218:	23fc      	movs	r3, #252	; 0xfc
 800921a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800921e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009222:	2b00      	cmp	r3, #0
 8009224:	d002      	beq.n	800922c <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8009226:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800922a:	e239      	b.n	80096a0 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800922c:	78fb      	ldrb	r3, [r7, #3]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d150      	bne.n	80092d4 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8009232:	78bb      	ldrb	r3, [r7, #2]
 8009234:	2b0c      	cmp	r3, #12
 8009236:	d110      	bne.n	800925a <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8009238:	2218      	movs	r2, #24
 800923a:	2157      	movs	r1, #87	; 0x57
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f001 fc2d 	bl	800aa9c <VL53L0X_WrByte>
 8009242:	4603      	mov	r3, r0
 8009244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8009248:	2208      	movs	r2, #8
 800924a:	2156      	movs	r1, #86	; 0x56
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f001 fc25 	bl	800aa9c <VL53L0X_WrByte>
 8009252:	4603      	mov	r3, r0
 8009254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009258:	e17f      	b.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800925a:	78bb      	ldrb	r3, [r7, #2]
 800925c:	2b0e      	cmp	r3, #14
 800925e:	d110      	bne.n	8009282 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8009260:	2230      	movs	r2, #48	; 0x30
 8009262:	2157      	movs	r1, #87	; 0x57
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f001 fc19 	bl	800aa9c <VL53L0X_WrByte>
 800926a:	4603      	mov	r3, r0
 800926c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8009270:	2208      	movs	r2, #8
 8009272:	2156      	movs	r1, #86	; 0x56
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f001 fc11 	bl	800aa9c <VL53L0X_WrByte>
 800927a:	4603      	mov	r3, r0
 800927c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009280:	e16b      	b.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8009282:	78bb      	ldrb	r3, [r7, #2]
 8009284:	2b10      	cmp	r3, #16
 8009286:	d110      	bne.n	80092aa <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8009288:	2240      	movs	r2, #64	; 0x40
 800928a:	2157      	movs	r1, #87	; 0x57
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f001 fc05 	bl	800aa9c <VL53L0X_WrByte>
 8009292:	4603      	mov	r3, r0
 8009294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8009298:	2208      	movs	r2, #8
 800929a:	2156      	movs	r1, #86	; 0x56
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f001 fbfd 	bl	800aa9c <VL53L0X_WrByte>
 80092a2:	4603      	mov	r3, r0
 80092a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80092a8:	e157      	b.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 80092aa:	78bb      	ldrb	r3, [r7, #2]
 80092ac:	2b12      	cmp	r3, #18
 80092ae:	f040 8154 	bne.w	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 80092b2:	2250      	movs	r2, #80	; 0x50
 80092b4:	2157      	movs	r1, #87	; 0x57
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f001 fbf0 	bl	800aa9c <VL53L0X_WrByte>
 80092bc:	4603      	mov	r3, r0
 80092be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 80092c2:	2208      	movs	r2, #8
 80092c4:	2156      	movs	r1, #86	; 0x56
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f001 fbe8 	bl	800aa9c <VL53L0X_WrByte>
 80092cc:	4603      	mov	r3, r0
 80092ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80092d2:	e142      	b.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 80092d4:	78fb      	ldrb	r3, [r7, #3]
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	f040 813f 	bne.w	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 80092dc:	78bb      	ldrb	r3, [r7, #2]
 80092de:	2b08      	cmp	r3, #8
 80092e0:	d14c      	bne.n	800937c <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 80092e2:	2210      	movs	r2, #16
 80092e4:	2148      	movs	r1, #72	; 0x48
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f001 fbd8 	bl	800aa9c <VL53L0X_WrByte>
 80092ec:	4603      	mov	r3, r0
 80092ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 80092f2:	2208      	movs	r2, #8
 80092f4:	2147      	movs	r1, #71	; 0x47
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f001 fbd0 	bl	800aa9c <VL53L0X_WrByte>
 80092fc:	4603      	mov	r3, r0
 80092fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009302:	2202      	movs	r2, #2
 8009304:	2132      	movs	r1, #50	; 0x32
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f001 fbc8 	bl	800aa9c <VL53L0X_WrByte>
 800930c:	4603      	mov	r3, r0
 800930e:	461a      	mov	r2, r3
 8009310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009314:	4313      	orrs	r3, r2
 8009316:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800931a:	220c      	movs	r2, #12
 800931c:	2130      	movs	r1, #48	; 0x30
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f001 fbbc 	bl	800aa9c <VL53L0X_WrByte>
 8009324:	4603      	mov	r3, r0
 8009326:	461a      	mov	r2, r3
 8009328:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800932c:	4313      	orrs	r3, r2
 800932e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009332:	2201      	movs	r2, #1
 8009334:	21ff      	movs	r1, #255	; 0xff
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f001 fbb0 	bl	800aa9c <VL53L0X_WrByte>
 800933c:	4603      	mov	r3, r0
 800933e:	461a      	mov	r2, r3
 8009340:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009344:	4313      	orrs	r3, r2
 8009346:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800934a:	2230      	movs	r2, #48	; 0x30
 800934c:	2130      	movs	r1, #48	; 0x30
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f001 fba4 	bl	800aa9c <VL53L0X_WrByte>
 8009354:	4603      	mov	r3, r0
 8009356:	461a      	mov	r2, r3
 8009358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800935c:	4313      	orrs	r3, r2
 800935e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009362:	2200      	movs	r2, #0
 8009364:	21ff      	movs	r1, #255	; 0xff
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f001 fb98 	bl	800aa9c <VL53L0X_WrByte>
 800936c:	4603      	mov	r3, r0
 800936e:	461a      	mov	r2, r3
 8009370:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009374:	4313      	orrs	r3, r2
 8009376:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800937a:	e0ee      	b.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800937c:	78bb      	ldrb	r3, [r7, #2]
 800937e:	2b0a      	cmp	r3, #10
 8009380:	d14c      	bne.n	800941c <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8009382:	2228      	movs	r2, #40	; 0x28
 8009384:	2148      	movs	r1, #72	; 0x48
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f001 fb88 	bl	800aa9c <VL53L0X_WrByte>
 800938c:	4603      	mov	r3, r0
 800938e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8009392:	2208      	movs	r2, #8
 8009394:	2147      	movs	r1, #71	; 0x47
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f001 fb80 	bl	800aa9c <VL53L0X_WrByte>
 800939c:	4603      	mov	r3, r0
 800939e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80093a2:	2203      	movs	r2, #3
 80093a4:	2132      	movs	r1, #50	; 0x32
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f001 fb78 	bl	800aa9c <VL53L0X_WrByte>
 80093ac:	4603      	mov	r3, r0
 80093ae:	461a      	mov	r2, r3
 80093b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093b4:	4313      	orrs	r3, r2
 80093b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80093ba:	2209      	movs	r2, #9
 80093bc:	2130      	movs	r1, #48	; 0x30
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f001 fb6c 	bl	800aa9c <VL53L0X_WrByte>
 80093c4:	4603      	mov	r3, r0
 80093c6:	461a      	mov	r2, r3
 80093c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093cc:	4313      	orrs	r3, r2
 80093ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80093d2:	2201      	movs	r2, #1
 80093d4:	21ff      	movs	r1, #255	; 0xff
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f001 fb60 	bl	800aa9c <VL53L0X_WrByte>
 80093dc:	4603      	mov	r3, r0
 80093de:	461a      	mov	r2, r3
 80093e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093e4:	4313      	orrs	r3, r2
 80093e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80093ea:	2220      	movs	r2, #32
 80093ec:	2130      	movs	r1, #48	; 0x30
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f001 fb54 	bl	800aa9c <VL53L0X_WrByte>
 80093f4:	4603      	mov	r3, r0
 80093f6:	461a      	mov	r2, r3
 80093f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093fc:	4313      	orrs	r3, r2
 80093fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009402:	2200      	movs	r2, #0
 8009404:	21ff      	movs	r1, #255	; 0xff
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f001 fb48 	bl	800aa9c <VL53L0X_WrByte>
 800940c:	4603      	mov	r3, r0
 800940e:	461a      	mov	r2, r3
 8009410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009414:	4313      	orrs	r3, r2
 8009416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800941a:	e09e      	b.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800941c:	78bb      	ldrb	r3, [r7, #2]
 800941e:	2b0c      	cmp	r3, #12
 8009420:	d14c      	bne.n	80094bc <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8009422:	2238      	movs	r2, #56	; 0x38
 8009424:	2148      	movs	r1, #72	; 0x48
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f001 fb38 	bl	800aa9c <VL53L0X_WrByte>
 800942c:	4603      	mov	r3, r0
 800942e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8009432:	2208      	movs	r2, #8
 8009434:	2147      	movs	r1, #71	; 0x47
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f001 fb30 	bl	800aa9c <VL53L0X_WrByte>
 800943c:	4603      	mov	r3, r0
 800943e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009442:	2203      	movs	r2, #3
 8009444:	2132      	movs	r1, #50	; 0x32
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f001 fb28 	bl	800aa9c <VL53L0X_WrByte>
 800944c:	4603      	mov	r3, r0
 800944e:	461a      	mov	r2, r3
 8009450:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009454:	4313      	orrs	r3, r2
 8009456:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800945a:	2208      	movs	r2, #8
 800945c:	2130      	movs	r1, #48	; 0x30
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f001 fb1c 	bl	800aa9c <VL53L0X_WrByte>
 8009464:	4603      	mov	r3, r0
 8009466:	461a      	mov	r2, r3
 8009468:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800946c:	4313      	orrs	r3, r2
 800946e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009472:	2201      	movs	r2, #1
 8009474:	21ff      	movs	r1, #255	; 0xff
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f001 fb10 	bl	800aa9c <VL53L0X_WrByte>
 800947c:	4603      	mov	r3, r0
 800947e:	461a      	mov	r2, r3
 8009480:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009484:	4313      	orrs	r3, r2
 8009486:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800948a:	2220      	movs	r2, #32
 800948c:	2130      	movs	r1, #48	; 0x30
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f001 fb04 	bl	800aa9c <VL53L0X_WrByte>
 8009494:	4603      	mov	r3, r0
 8009496:	461a      	mov	r2, r3
 8009498:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800949c:	4313      	orrs	r3, r2
 800949e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80094a2:	2200      	movs	r2, #0
 80094a4:	21ff      	movs	r1, #255	; 0xff
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f001 faf8 	bl	800aa9c <VL53L0X_WrByte>
 80094ac:	4603      	mov	r3, r0
 80094ae:	461a      	mov	r2, r3
 80094b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094b4:	4313      	orrs	r3, r2
 80094b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80094ba:	e04e      	b.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 80094bc:	78bb      	ldrb	r3, [r7, #2]
 80094be:	2b0e      	cmp	r3, #14
 80094c0:	d14b      	bne.n	800955a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 80094c2:	2248      	movs	r2, #72	; 0x48
 80094c4:	2148      	movs	r1, #72	; 0x48
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f001 fae8 	bl	800aa9c <VL53L0X_WrByte>
 80094cc:	4603      	mov	r3, r0
 80094ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 80094d2:	2208      	movs	r2, #8
 80094d4:	2147      	movs	r1, #71	; 0x47
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f001 fae0 	bl	800aa9c <VL53L0X_WrByte>
 80094dc:	4603      	mov	r3, r0
 80094de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80094e2:	2203      	movs	r2, #3
 80094e4:	2132      	movs	r1, #50	; 0x32
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f001 fad8 	bl	800aa9c <VL53L0X_WrByte>
 80094ec:	4603      	mov	r3, r0
 80094ee:	461a      	mov	r2, r3
 80094f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094f4:	4313      	orrs	r3, r2
 80094f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80094fa:	2207      	movs	r2, #7
 80094fc:	2130      	movs	r1, #48	; 0x30
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f001 facc 	bl	800aa9c <VL53L0X_WrByte>
 8009504:	4603      	mov	r3, r0
 8009506:	461a      	mov	r2, r3
 8009508:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800950c:	4313      	orrs	r3, r2
 800950e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009512:	2201      	movs	r2, #1
 8009514:	21ff      	movs	r1, #255	; 0xff
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f001 fac0 	bl	800aa9c <VL53L0X_WrByte>
 800951c:	4603      	mov	r3, r0
 800951e:	461a      	mov	r2, r3
 8009520:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009524:	4313      	orrs	r3, r2
 8009526:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800952a:	2220      	movs	r2, #32
 800952c:	2130      	movs	r1, #48	; 0x30
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f001 fab4 	bl	800aa9c <VL53L0X_WrByte>
 8009534:	4603      	mov	r3, r0
 8009536:	461a      	mov	r2, r3
 8009538:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800953c:	4313      	orrs	r3, r2
 800953e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009542:	2200      	movs	r2, #0
 8009544:	21ff      	movs	r1, #255	; 0xff
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f001 faa8 	bl	800aa9c <VL53L0X_WrByte>
 800954c:	4603      	mov	r3, r0
 800954e:	461a      	mov	r2, r3
 8009550:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009554:	4313      	orrs	r3, r2
 8009556:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800955a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800955e:	2b00      	cmp	r3, #0
 8009560:	d17f      	bne.n	8009662 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8009562:	78bb      	ldrb	r3, [r7, #2]
 8009564:	4618      	mov	r0, r3
 8009566:	f7fe fe35 	bl	80081d4 <VL53L0X_encode_vcsel_period>
 800956a:	4603      	mov	r3, r0
 800956c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8009570:	78fb      	ldrb	r3, [r7, #3]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d002      	beq.n	800957c <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8009576:	2b01      	cmp	r3, #1
 8009578:	d045      	beq.n	8009606 <VL53L0X_set_vcsel_pulse_period+0x470>
 800957a:	e06e      	b.n	800965a <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800957c:	f107 0314 	add.w	r3, r7, #20
 8009580:	461a      	mov	r2, r3
 8009582:	2103      	movs	r1, #3
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7ff fc31 	bl	8008dec <get_sequence_step_timeout>
 800958a:	4603      	mov	r3, r0
 800958c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009590:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009594:	2b00      	cmp	r3, #0
 8009596:	d109      	bne.n	80095ac <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8009598:	f107 0310 	add.w	r3, r7, #16
 800959c:	461a      	mov	r2, r3
 800959e:	2102      	movs	r1, #2
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7ff fc23 	bl	8008dec <get_sequence_step_timeout>
 80095a6:	4603      	mov	r3, r0
 80095a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80095ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d109      	bne.n	80095c8 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 80095b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80095b8:	461a      	mov	r2, r3
 80095ba:	2150      	movs	r1, #80	; 0x50
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f001 fa6d 	bl	800aa9c <VL53L0X_WrByte>
 80095c2:	4603      	mov	r3, r0
 80095c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80095c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d108      	bne.n	80095e2 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	461a      	mov	r2, r3
 80095d4:	2103      	movs	r1, #3
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f7ff fce9 	bl	8008fae <set_sequence_step_timeout>
 80095dc:	4603      	mov	r3, r0
 80095de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 80095e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d108      	bne.n	80095fc <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	461a      	mov	r2, r3
 80095ee:	2102      	movs	r1, #2
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f7ff fcdc 	bl	8008fae <set_sequence_step_timeout>
 80095f6:	4603      	mov	r3, r0
 80095f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	78ba      	ldrb	r2, [r7, #2]
 8009600:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8009604:	e02e      	b.n	8009664 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8009606:	f107 0318 	add.w	r3, r7, #24
 800960a:	461a      	mov	r2, r3
 800960c:	2104      	movs	r1, #4
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f7ff fbec 	bl	8008dec <get_sequence_step_timeout>
 8009614:	4603      	mov	r3, r0
 8009616:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800961a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800961e:	2b00      	cmp	r3, #0
 8009620:	d109      	bne.n	8009636 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 8009622:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009626:	461a      	mov	r2, r3
 8009628:	2170      	movs	r1, #112	; 0x70
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f001 fa36 	bl	800aa9c <VL53L0X_WrByte>
 8009630:	4603      	mov	r3, r0
 8009632:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8009636:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800963a:	2b00      	cmp	r3, #0
 800963c:	d108      	bne.n	8009650 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800963e:	69bb      	ldr	r3, [r7, #24]
 8009640:	461a      	mov	r2, r3
 8009642:	2104      	movs	r1, #4
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7ff fcb2 	bl	8008fae <set_sequence_step_timeout>
 800964a:	4603      	mov	r3, r0
 800964c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	78ba      	ldrb	r2, [r7, #2]
 8009654:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8009658:	e004      	b.n	8009664 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800965a:	23fc      	movs	r3, #252	; 0xfc
 800965c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009660:	e000      	b.n	8009664 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 8009662:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8009664:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009668:	2b00      	cmp	r3, #0
 800966a:	d109      	bne.n	8009680 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	695b      	ldr	r3, [r3, #20]
 8009670:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8009672:	69f9      	ldr	r1, [r7, #28]
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f7fc fe11 	bl	800629c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800967a:	4603      	mov	r3, r0
 800967c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8009680:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009684:	2b00      	cmp	r3, #0
 8009686:	d109      	bne.n	800969c <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8009688:	f107 010f 	add.w	r1, r7, #15
 800968c:	2301      	movs	r3, #1
 800968e:	2200      	movs	r2, #0
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f7fe fcbb 	bl	800800c <VL53L0X_perform_phase_calibration>
 8009696:	4603      	mov	r3, r0
 8009698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800969c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3728      	adds	r7, #40	; 0x28
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b086      	sub	sp, #24
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	460b      	mov	r3, r1
 80096b2:	607a      	str	r2, [r7, #4]
 80096b4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096b6:	2300      	movs	r3, #0
 80096b8:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80096ba:	7afb      	ldrb	r3, [r7, #11]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d002      	beq.n	80096c6 <VL53L0X_get_vcsel_pulse_period+0x1e>
 80096c0:	2b01      	cmp	r3, #1
 80096c2:	d00a      	beq.n	80096da <VL53L0X_get_vcsel_pulse_period+0x32>
 80096c4:	e013      	b.n	80096ee <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80096c6:	f107 0316 	add.w	r3, r7, #22
 80096ca:	461a      	mov	r2, r3
 80096cc:	2150      	movs	r1, #80	; 0x50
 80096ce:	68f8      	ldr	r0, [r7, #12]
 80096d0:	f001 f8e9 	bl	800a8a6 <VL53L0X_RdByte>
 80096d4:	4603      	mov	r3, r0
 80096d6:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80096d8:	e00b      	b.n	80096f2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80096da:	f107 0316 	add.w	r3, r7, #22
 80096de:	461a      	mov	r2, r3
 80096e0:	2170      	movs	r1, #112	; 0x70
 80096e2:	68f8      	ldr	r0, [r7, #12]
 80096e4:	f001 f8df 	bl	800a8a6 <VL53L0X_RdByte>
 80096e8:	4603      	mov	r3, r0
 80096ea:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80096ec:	e001      	b.n	80096f2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80096ee:	23fc      	movs	r3, #252	; 0xfc
 80096f0:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 80096f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d107      	bne.n	800970a <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80096fa:	7dbb      	ldrb	r3, [r7, #22]
 80096fc:	4618      	mov	r0, r3
 80096fe:	f7fe fd56 	bl	80081ae <VL53L0X_decode_vcsel_period>
 8009702:	4603      	mov	r3, r0
 8009704:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	701a      	strb	r2, [r3, #0]

	return Status;
 800970a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800970e:	4618      	mov	r0, r3
 8009710:	3718      	adds	r7, #24
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b092      	sub	sp, #72	; 0x48
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
 800971e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009720:	2300      	movs	r3, #0
 8009722:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8009726:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800972a:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1320;
 800972c:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8009730:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8009732:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8009736:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009738:	f44f 7325 	mov.w	r3, #660	; 0x294
 800973c:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800973e:	f240 234e 	movw	r3, #590	; 0x24e
 8009742:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8009744:	f240 23b2 	movw	r3, #690	; 0x2b2
 8009748:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800974a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800974e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009750:	f240 2326 	movw	r3, #550	; 0x226
 8009754:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8009756:	2300      	movs	r3, #0
 8009758:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800975a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800975e:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8009760:	2300      	movs	r3, #0
 8009762:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8009764:	683a      	ldr	r2, [r7, #0]
 8009766:	6a3b      	ldr	r3, [r7, #32]
 8009768:	429a      	cmp	r2, r3
 800976a:	d205      	bcs.n	8009778 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800976c:	23fc      	movs	r3, #252	; 0xfc
 800976e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 8009772:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009776:	e0aa      	b.n	80098ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8009778:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800977a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800977c:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009784:	f107 0314 	add.w	r3, r7, #20
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7fc fed0 	bl	8006530 <VL53L0X_GetSequenceStepEnables>
 8009790:	4603      	mov	r3, r0
 8009792:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 8009796:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800979a:	2b00      	cmp	r3, #0
 800979c:	d15b      	bne.n	8009856 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800979e:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d105      	bne.n	80097b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 80097a4:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d102      	bne.n	80097b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 80097aa:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d052      	beq.n	8009856 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 80097b0:	f107 0310 	add.w	r3, r7, #16
 80097b4:	461a      	mov	r2, r3
 80097b6:	2102      	movs	r1, #2
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f7ff fb17 	bl	8008dec <get_sequence_step_timeout>
 80097be:	4603      	mov	r3, r0
 80097c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 80097c4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d002      	beq.n	80097d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80097cc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80097d0:	e07d      	b.n	80098ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80097d2:	7d3b      	ldrb	r3, [r7, #20]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d00f      	beq.n	80097f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80097d8:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80097da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097dc:	4413      	add	r3, r2
 80097de:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 80097e0:	69fa      	ldr	r2, [r7, #28]
 80097e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d204      	bcs.n	80097f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80097e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	1ad3      	subs	r3, r2, r3
 80097ee:	643b      	str	r3, [r7, #64]	; 0x40
 80097f0:	e002      	b.n	80097f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80097f2:	23fc      	movs	r3, #252	; 0xfc
 80097f4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80097f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d002      	beq.n	8009806 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8009800:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009804:	e063      	b.n	80098ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 8009806:	7dbb      	ldrb	r3, [r7, #22]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d011      	beq.n	8009830 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800980c:	693a      	ldr	r2, [r7, #16]
 800980e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009810:	4413      	add	r3, r2
 8009812:	005b      	lsls	r3, r3, #1
 8009814:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009816:	69fa      	ldr	r2, [r7, #28]
 8009818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800981a:	429a      	cmp	r2, r3
 800981c:	d204      	bcs.n	8009828 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800981e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009820:	69fb      	ldr	r3, [r7, #28]
 8009822:	1ad3      	subs	r3, r2, r3
 8009824:	643b      	str	r3, [r7, #64]	; 0x40
 8009826:	e016      	b.n	8009856 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009828:	23fc      	movs	r3, #252	; 0xfc
 800982a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800982e:	e012      	b.n	8009856 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8009830:	7d7b      	ldrb	r3, [r7, #21]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d00f      	beq.n	8009856 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800983a:	4413      	add	r3, r2
 800983c:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800983e:	69fa      	ldr	r2, [r7, #28]
 8009840:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009842:	429a      	cmp	r2, r3
 8009844:	d204      	bcs.n	8009850 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8009846:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	1ad3      	subs	r3, r2, r3
 800984c:	643b      	str	r3, [r7, #64]	; 0x40
 800984e:	e002      	b.n	8009856 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009850:	23fc      	movs	r3, #252	; 0xfc
 8009852:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8009856:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800985a:	2b00      	cmp	r3, #0
 800985c:	d002      	beq.n	8009864 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800985e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009862:	e034      	b.n	80098ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8009864:	7dfb      	ldrb	r3, [r7, #23]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d019      	beq.n	800989e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800986a:	f107 030c 	add.w	r3, r7, #12
 800986e:	461a      	mov	r2, r3
 8009870:	2103      	movs	r1, #3
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f7ff faba 	bl	8008dec <get_sequence_step_timeout>
 8009878:	4603      	mov	r3, r0
 800987a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009882:	4413      	add	r3, r2
 8009884:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009886:	69fa      	ldr	r2, [r7, #28]
 8009888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800988a:	429a      	cmp	r2, r3
 800988c:	d204      	bcs.n	8009898 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800988e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	1ad3      	subs	r3, r2, r3
 8009894:	643b      	str	r3, [r7, #64]	; 0x40
 8009896:	e002      	b.n	800989e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009898:	23fc      	movs	r3, #252	; 0xfc
 800989a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800989e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d111      	bne.n	80098ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 80098a6:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d00e      	beq.n	80098ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 80098ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80098ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	643b      	str	r3, [r7, #64]	; 0x40
		* budget and the sum of all other timeouts within the sequence.
		* If there is no room for the final range timeout, then an error
		* will be set. Otherwise the remaining time will be applied to
		* the final range.
		*/
		Status = set_sequence_step_timeout(Dev,
 80098b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80098b6:	2104      	movs	r1, #4
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f7ff fb78 	bl	8008fae <set_sequence_step_timeout>
 80098be:	4603      	mov	r3, r0
 80098c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			   VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			   FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	683a      	ldr	r2, [r7, #0]
 80098c8:	615a      	str	r2, [r3, #20]
			   MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80098ca:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3748      	adds	r7, #72	; 0x48
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}

080098d6 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80098d6:	b580      	push	{r7, lr}
 80098d8:	b090      	sub	sp, #64	; 0x40
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
 80098de:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098e0:	2300      	movs	r3, #0
 80098e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80098e6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80098ea:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80098ec:	f240 7376 	movw	r3, #1910	; 0x776
 80098f0:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80098f2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80098f6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80098f8:	f44f 7325 	mov.w	r3, #660	; 0x294
 80098fc:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80098fe:	f240 234e 	movw	r3, #590	; 0x24e
 8009902:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 8009904:	f240 23b2 	movw	r3, #690	; 0x2b2
 8009908:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800990a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800990e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009910:	f240 2326 	movw	r3, #550	; 0x226
 8009914:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8009916:	2300      	movs	r3, #0
 8009918:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800991a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800991c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800991e:	441a      	add	r2, r3
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009924:	f107 0318 	add.w	r3, r7, #24
 8009928:	4619      	mov	r1, r3
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f7fc fe00 	bl	8006530 <VL53L0X_GetSequenceStepEnables>
 8009930:	4603      	mov	r3, r0
 8009932:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8009936:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800993a:	2b00      	cmp	r3, #0
 800993c:	d002      	beq.n	8009944 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800993e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009942:	e075      	b.n	8009a30 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8009944:	7e3b      	ldrb	r3, [r7, #24]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d105      	bne.n	8009956 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800994a:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800994c:	2b00      	cmp	r3, #0
 800994e:	d102      	bne.n	8009956 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8009950:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8009952:	2b00      	cmp	r3, #0
 8009954:	d030      	beq.n	80099b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8009956:	f107 0310 	add.w	r3, r7, #16
 800995a:	461a      	mov	r2, r3
 800995c:	2102      	movs	r1, #2
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7ff fa44 	bl	8008dec <get_sequence_step_timeout>
 8009964:	4603      	mov	r3, r0
 8009966:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800996a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800996e:	2b00      	cmp	r3, #0
 8009970:	d122      	bne.n	80099b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8009972:	7e3b      	ldrb	r3, [r7, #24]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d007      	beq.n	8009988 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800997c:	6939      	ldr	r1, [r7, #16]
 800997e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009980:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8009982:	441a      	add	r2, r3
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8009988:	7ebb      	ldrb	r3, [r7, #26]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d009      	beq.n	80099a2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8009992:	6939      	ldr	r1, [r7, #16]
 8009994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009996:	440b      	add	r3, r1
 8009998:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800999a:	441a      	add	r2, r3
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	601a      	str	r2, [r3, #0]
 80099a0:	e00a      	b.n	80099b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 80099a2:	7e7b      	ldrb	r3, [r7, #25]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d007      	beq.n	80099b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80099ac:	6939      	ldr	r1, [r7, #16]
 80099ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b0:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80099b2:	441a      	add	r2, r3
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80099b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d114      	bne.n	80099ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80099c0:	7efb      	ldrb	r3, [r7, #27]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d011      	beq.n	80099ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80099c6:	f107 030c 	add.w	r3, r7, #12
 80099ca:	461a      	mov	r2, r3
 80099cc:	2103      	movs	r1, #3
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f7ff fa0c 	bl	8008dec <get_sequence_step_timeout>
 80099d4:	4603      	mov	r3, r0
 80099d6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80099de:	68f9      	ldr	r1, [r7, #12]
 80099e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80099e4:	441a      	add	r2, r3
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80099ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d114      	bne.n	8009a1c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80099f2:	7f3b      	ldrb	r3, [r7, #28]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d011      	beq.n	8009a1c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80099f8:	f107 0314 	add.w	r3, r7, #20
 80099fc:	461a      	mov	r2, r3
 80099fe:	2104      	movs	r1, #4
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f7ff f9f3 	bl	8008dec <get_sequence_step_timeout>
 8009a06:	4603      	mov	r3, r0
 8009a08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8009a10:	6979      	ldr	r1, [r7, #20]
 8009a12:	6a3b      	ldr	r3, [r7, #32]
 8009a14:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8009a16:	441a      	add	r2, r3
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009a1c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d103      	bne.n	8009a2c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	681a      	ldr	r2, [r3, #0]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009a2c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3740      	adds	r7, #64	; 0x40
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b088      	sub	sp, #32
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009a42:	2300      	movs	r3, #0
 8009a44:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8009a46:	2300      	movs	r3, #0
 8009a48:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8009a4a:	e0c6      	b.n	8009bda <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	4413      	add	r3, r2
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	74fb      	strb	r3, [r7, #19]
		Index++;
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8009a5c:	7cfb      	ldrb	r3, [r7, #19]
 8009a5e:	2bff      	cmp	r3, #255	; 0xff
 8009a60:	f040 808d 	bne.w	8009b7e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	683a      	ldr	r2, [r7, #0]
 8009a68:	4413      	add	r3, r2
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	747b      	strb	r3, [r7, #17]
			Index++;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	3301      	adds	r3, #1
 8009a72:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8009a74:	7c7b      	ldrb	r3, [r7, #17]
 8009a76:	2b03      	cmp	r3, #3
 8009a78:	d87e      	bhi.n	8009b78 <VL53L0X_load_tuning_settings+0x140>
 8009a7a:	a201      	add	r2, pc, #4	; (adr r2, 8009a80 <VL53L0X_load_tuning_settings+0x48>)
 8009a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a80:	08009a91 	.word	0x08009a91
 8009a84:	08009acb 	.word	0x08009acb
 8009a88:	08009b05 	.word	0x08009b05
 8009a8c:	08009b3f 	.word	0x08009b3f
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	683a      	ldr	r2, [r7, #0]
 8009a94:	4413      	add	r3, r2
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	743b      	strb	r3, [r7, #16]
				Index++;
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	683a      	ldr	r2, [r7, #0]
 8009aa4:	4413      	add	r3, r2
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	3301      	adds	r3, #1
 8009aae:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009ab0:	7c3b      	ldrb	r3, [r7, #16]
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	021b      	lsls	r3, r3, #8
 8009ab6:	b29a      	uxth	r2, r3
 8009ab8:	7bfb      	ldrb	r3, [r7, #15]
 8009aba:	b29b      	uxth	r3, r3
 8009abc:	4413      	add	r3, r2
 8009abe:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	89ba      	ldrh	r2, [r7, #12]
 8009ac4:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 8009ac8:	e087      	b.n	8009bda <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	683a      	ldr	r2, [r7, #0]
 8009ace:	4413      	add	r3, r2
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	743b      	strb	r3, [r7, #16]
				Index++;
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	683a      	ldr	r2, [r7, #0]
 8009ade:	4413      	add	r3, r2
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009aea:	7c3b      	ldrb	r3, [r7, #16]
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	021b      	lsls	r3, r3, #8
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	7bfb      	ldrb	r3, [r7, #15]
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	4413      	add	r3, r2
 8009af8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	89ba      	ldrh	r2, [r7, #12]
 8009afe:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 8009b02:	e06a      	b.n	8009bda <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	683a      	ldr	r2, [r7, #0]
 8009b08:	4413      	add	r3, r2
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	743b      	strb	r3, [r7, #16]
				Index++;
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	3301      	adds	r3, #1
 8009b12:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009b14:	697b      	ldr	r3, [r7, #20]
 8009b16:	683a      	ldr	r2, [r7, #0]
 8009b18:	4413      	add	r3, r2
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	3301      	adds	r3, #1
 8009b22:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009b24:	7c3b      	ldrb	r3, [r7, #16]
 8009b26:	b29b      	uxth	r3, r3
 8009b28:	021b      	lsls	r3, r3, #8
 8009b2a:	b29a      	uxth	r2, r3
 8009b2c:	7bfb      	ldrb	r3, [r7, #15]
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	4413      	add	r3, r2
 8009b32:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	89ba      	ldrh	r2, [r7, #12]
 8009b38:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 8009b3c:	e04d      	b.n	8009bda <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	683a      	ldr	r2, [r7, #0]
 8009b42:	4413      	add	r3, r2
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	743b      	strb	r3, [r7, #16]
				Index++;
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	683a      	ldr	r2, [r7, #0]
 8009b52:	4413      	add	r3, r2
 8009b54:	781b      	ldrb	r3, [r3, #0]
 8009b56:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009b5e:	7c3b      	ldrb	r3, [r7, #16]
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	021b      	lsls	r3, r3, #8
 8009b64:	b29a      	uxth	r2, r3
 8009b66:	7bfb      	ldrb	r3, [r7, #15]
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	4413      	add	r3, r2
 8009b6c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	89ba      	ldrh	r2, [r7, #12]
 8009b72:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
				break;
 8009b76:	e030      	b.n	8009bda <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009b78:	23fc      	movs	r3, #252	; 0xfc
 8009b7a:	77fb      	strb	r3, [r7, #31]
 8009b7c:	e02d      	b.n	8009bda <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8009b7e:	7cfb      	ldrb	r3, [r7, #19]
 8009b80:	2b04      	cmp	r3, #4
 8009b82:	d828      	bhi.n	8009bd6 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	683a      	ldr	r2, [r7, #0]
 8009b88:	4413      	add	r3, r2
 8009b8a:	781b      	ldrb	r3, [r3, #0]
 8009b8c:	74bb      	strb	r3, [r7, #18]
			Index++;
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	3301      	adds	r3, #1
 8009b92:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8009b94:	2300      	movs	r3, #0
 8009b96:	61bb      	str	r3, [r7, #24]
 8009b98:	e00f      	b.n	8009bba <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	683a      	ldr	r2, [r7, #0]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	7819      	ldrb	r1, [r3, #0]
 8009ba2:	f107 0208 	add.w	r2, r7, #8
 8009ba6:	69bb      	ldr	r3, [r7, #24]
 8009ba8:	4413      	add	r3, r2
 8009baa:	460a      	mov	r2, r1
 8009bac:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	61bb      	str	r3, [r7, #24]
 8009bba:	7cfb      	ldrb	r3, [r7, #19]
 8009bbc:	69ba      	ldr	r2, [r7, #24]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	dbeb      	blt.n	8009b9a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8009bc2:	7cfb      	ldrb	r3, [r7, #19]
 8009bc4:	f107 0208 	add.w	r2, r7, #8
 8009bc8:	7cb9      	ldrb	r1, [r7, #18]
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 fe96 	bl	800a8fc <VL53L0X_WriteMulti>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	77fb      	strb	r3, [r7, #31]
 8009bd4:	e001      	b.n	8009bda <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009bd6:	23fc      	movs	r3, #252	; 0xfc
 8009bd8:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	683a      	ldr	r2, [r7, #0]
 8009bde:	4413      	add	r3, r2
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d004      	beq.n	8009bf0 <VL53L0X_load_tuning_settings+0x1b8>
 8009be6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	f43f af2e 	beq.w	8009a4c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009bf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3720      	adds	r7, #32
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b088      	sub	sp, #32
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	60f8      	str	r0, [r7, #12]
 8009c04:	60b9      	str	r1, [r7, #8]
 8009c06:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8009c12:	f107 0313 	add.w	r3, r7, #19
 8009c16:	4619      	mov	r1, r3
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f7fc fd55 	bl	80066c8 <VL53L0X_GetXTalkCompensationEnable>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8009c22:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d111      	bne.n	8009c4e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8009c2a:	7cfb      	ldrb	r3, [r7, #19]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d00e      	beq.n	8009c4e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6a1b      	ldr	r3, [r3, #32]
 8009c34:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	8a9b      	ldrh	r3, [r3, #20]
 8009c3a:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8009c3c:	69bb      	ldr	r3, [r7, #24]
 8009c3e:	fb02 f303 	mul.w	r3, r2, r3
 8009c42:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	3380      	adds	r3, #128	; 0x80
 8009c48:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8009c4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3720      	adds	r7, #32
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}

08009c5a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8009c5a:	b580      	push	{r7, lr}
 8009c5c:	b086      	sub	sp, #24
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	60f8      	str	r0, [r7, #12]
 8009c62:	60b9      	str	r1, [r7, #8]
 8009c64:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c66:	2300      	movs	r3, #0
 8009c68:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8009c72:	f107 0310 	add.w	r3, r7, #16
 8009c76:	461a      	mov	r2, r3
 8009c78:	68b9      	ldr	r1, [r7, #8]
 8009c7a:	68f8      	ldr	r0, [r7, #12]
 8009c7c:	f7ff ffbe 	bl	8009bfc <VL53L0X_get_total_xtalk_rate>
 8009c80:	4603      	mov	r3, r0
 8009c82:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8009c84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d105      	bne.n	8009c98 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	441a      	add	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	601a      	str	r2, [r3, #0]

	return Status;
 8009c98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3718      	adds	r7, #24
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b09a      	sub	sp, #104	; 0x68
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]
 8009cb0:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 8009cb2:	2312      	movs	r3, #18
 8009cb4:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 8009cb6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009cba:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8009cbc:	2342      	movs	r3, #66	; 0x42
 8009cbe:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8009cc0:	2306      	movs	r3, #6
 8009cc2:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 8009cc4:	2307      	movs	r3, #7
 8009cc6:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
	dmaxCalRange_mm =
 8009cd4:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8009cdc:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8009cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ce0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ce2:	fb02 f303 	mul.w	r3, r2, r3
 8009ce6:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8009ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cea:	3380      	adds	r3, #128	; 0x80
 8009cec:	0a1b      	lsrs	r3, r3, #8
 8009cee:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8009cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cf2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009cf4:	fb02 f303 	mul.w	r3, r2, r3
 8009cf8:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d01a      	beq.n	8009d3a <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	029b      	lsls	r3, r3, #10
 8009d08:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8009d0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d10:	4413      	add	r3, r2
 8009d12:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8009d14:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d1c:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8009d1e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009d20:	4613      	mov	r3, r2
 8009d22:	005b      	lsls	r3, r3, #1
 8009d24:	4413      	add	r3, r2
 8009d26:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8009d28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d2a:	fb03 f303 	mul.w	r3, r3, r3
 8009d2e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8009d30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009d32:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009d36:	0c1b      	lsrs	r3, r3, #16
 8009d38:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009d3e:	fb02 f303 	mul.w	r3, r2, r3
 8009d42:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8009d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d46:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009d4a:	0c1b      	lsrs	r3, r3, #16
 8009d4c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8009d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d50:	fb03 f303 	mul.w	r3, r3, r3
 8009d54:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8009d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d58:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009d5c:	0c1b      	lsrs	r3, r3, #16
 8009d5e:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8009d60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d62:	085a      	lsrs	r2, r3, #1
 8009d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d66:	441a      	add	r2, r3
 8009d68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d6e:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8009d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d74:	fb02 f303 	mul.w	r3, r2, r3
 8009d78:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 8009d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d80:	d302      	bcc.n	8009d88 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 8009d82:	4b54      	ldr	r3, [pc, #336]	; (8009ed4 <VL53L0X_calc_dmax+0x230>)
 8009d84:	663b      	str	r3, [r7, #96]	; 0x60
 8009d86:	e015      	b.n	8009db4 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8009d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d8a:	085a      	lsrs	r2, r3, #1
 8009d8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d8e:	441a      	add	r2, r3
 8009d90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d96:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8009d98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d9c:	fb02 f303 	mul.w	r3, r2, r3
 8009da0:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8009da2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009da4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009da8:	0c1b      	lsrs	r3, r3, #16
 8009daa:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8009dac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009dae:	fb03 f303 	mul.w	r3, r3, r3
 8009db2:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8009db4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009db6:	039b      	lsls	r3, r3, #14
 8009db8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009dbc:	4a46      	ldr	r2, [pc, #280]	; (8009ed8 <VL53L0X_calc_dmax+0x234>)
 8009dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8009dc2:	099b      	lsrs	r3, r3, #6
 8009dc4:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8009dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc8:	fb03 f303 	mul.w	r3, r3, r3
 8009dcc:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8009dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dd0:	fb03 f303 	mul.w	r3, r3, r3
 8009dd4:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
 8009dd8:	3308      	adds	r3, #8
 8009dda:	091b      	lsrs	r3, r3, #4
 8009ddc:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8009dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009de0:	6a3b      	ldr	r3, [r7, #32]
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8009de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009de8:	4613      	mov	r3, r2
 8009dea:	005b      	lsls	r3, r3, #1
 8009dec:	4413      	add	r3, r2
 8009dee:	011b      	lsls	r3, r3, #4
 8009df0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8009df2:	69fb      	ldr	r3, [r7, #28]
 8009df4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8009df8:	0b9b      	lsrs	r3, r3, #14
 8009dfa:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8009dfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009dfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009e00:	4413      	add	r3, r2
 8009e02:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8009e04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e06:	085b      	lsrs	r3, r3, #1
 8009e08:	69ba      	ldr	r2, [r7, #24]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8009e0e:	69ba      	ldr	r2, [r7, #24]
 8009e10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e16:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8009e18:	69bb      	ldr	r3, [r7, #24]
 8009e1a:	039b      	lsls	r3, r3, #14
 8009e1c:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8009e1e:	69fb      	ldr	r3, [r7, #28]
 8009e20:	085b      	lsrs	r3, r3, #1
 8009e22:	69ba      	ldr	r2, [r7, #24]
 8009e24:	4413      	add	r3, r2
 8009e26:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8009e28:	69ba      	ldr	r2, [r7, #24]
 8009e2a:	69fb      	ldr	r3, [r7, #28]
 8009e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e30:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8009e32:	69bb      	ldr	r3, [r7, #24]
 8009e34:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009e36:	fb02 f303 	mul.w	r3, r2, r3
 8009e3a:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009e42:	4a25      	ldr	r2, [pc, #148]	; (8009ed8 <VL53L0X_calc_dmax+0x234>)
 8009e44:	fba2 2303 	umull	r2, r3, r2, r3
 8009e48:	099b      	lsrs	r3, r3, #6
 8009e4a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8009e4c:	69bb      	ldr	r3, [r7, #24]
 8009e4e:	011b      	lsls	r3, r3, #4
 8009e50:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009e52:	69bb      	ldr	r3, [r7, #24]
 8009e54:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009e58:	4a1f      	ldr	r2, [pc, #124]	; (8009ed8 <VL53L0X_calc_dmax+0x234>)
 8009e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e5e:	099b      	lsrs	r3, r3, #6
 8009e60:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8009e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e64:	3380      	adds	r3, #128	; 0x80
 8009e66:	0a1b      	lsrs	r3, r3, #8
 8009e68:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d008      	beq.n	8009e82 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	085a      	lsrs	r2, r3, #1
 8009e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e76:	441a      	add	r2, r3
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e7e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009e80:	e001      	b.n	8009e86 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8009e82:	2300      	movs	r3, #0
 8009e84:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8009e86:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009e88:	f7fe f9b7 	bl	80081fa <VL53L0X_isqrt>
 8009e8c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8009e8e:	69bb      	ldr	r3, [r7, #24]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d008      	beq.n	8009ea6 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8009e94:	69bb      	ldr	r3, [r7, #24]
 8009e96:	085a      	lsrs	r2, r3, #1
 8009e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e9a:	441a      	add	r2, r3
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ea2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009ea4:	e001      	b.n	8009eaa <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8009eaa:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8009eac:	f7fe f9a5 	bl	80081fa <VL53L0X_isqrt>
 8009eb0:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 8009eb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009eb4:	693a      	ldr	r2, [r7, #16]
 8009eb6:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8009eb8:	693a      	ldr	r2, [r7, #16]
 8009eba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d902      	bls.n	8009ec6 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 8009ec0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009ec2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009ec4:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8009ec6:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3768      	adds	r7, #104	; 0x68
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	fff00000 	.word	0xfff00000
 8009ed8:	10624dd3 	.word	0x10624dd3

08009edc <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b0b2      	sub	sp, #200	; 0xc8
 8009ee0:	af04      	add	r7, sp, #16
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	60b9      	str	r1, [r7, #8]
 8009ee6:	607a      	str	r2, [r7, #4]
 8009ee8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8009eea:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009eee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8009ef2:	f44f 7316 	mov.w	r3, #600	; 0x258
 8009ef6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8009efa:	2342      	movs	r3, #66	; 0x42
 8009efc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8009f00:	f241 235c 	movw	r3, #4700	; 0x125c
 8009f04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8009f08:	4b6b      	ldr	r3, [pc, #428]	; (800a0b8 <VL53L0X_calc_sigma_estimate+0x1dc>)
 8009f0a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8009f0e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8009f12:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8009f16:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8009f1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f22:	67fb      	str	r3, [r7, #124]	; 0x7c
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8009f24:	4b65      	ldr	r3, [pc, #404]	; (800a0bc <VL53L0X_calc_sigma_estimate+0x1e0>)
 8009f26:	67bb      	str	r3, [r7, #120]	; 0x78
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8009f28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f2c:	677b      	str	r3, [r7, #116]	; 0x74
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8009f2e:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8009f32:	673b      	str	r3, [r7, #112]	; 0x70
	const uint32_t cPllPeriod_ps			= 1655;
 8009f34:	f240 6377 	movw	r3, #1655	; 0x677
 8009f38:	66fb      	str	r3, [r7, #108]	; 0x6c
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6a1b      	ldr	r3, [r3, #32]
 8009f44:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	691b      	ldr	r3, [r3, #16]
 8009f4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009f4e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8009f52:	0c1b      	lsrs	r3, r3, #16
 8009f54:	66bb      	str	r3, [r7, #104]	; 0x68

	correctedSignalRate_mcps =
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	667b      	str	r3, [r7, #100]	; 0x64
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8009f5c:	f107 0310 	add.w	r3, r7, #16
 8009f60:	461a      	mov	r2, r3
 8009f62:	68b9      	ldr	r1, [r7, #8]
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f7ff fe78 	bl	8009c5a <VL53L0X_get_total_signal_rate>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8009f70:	f107 0314 	add.w	r3, r7, #20
 8009f74:	461a      	mov	r2, r3
 8009f76:	68b9      	ldr	r1, [r7, #8]
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f7ff fe3f 	bl	8009bfc <VL53L0X_get_total_xtalk_rate>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009f8a:	fb02 f303 	mul.w	r3, r2, r3
 8009f8e:	663b      	str	r3, [r7, #96]	; 0x60
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8009f90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f92:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009f96:	0c1b      	lsrs	r3, r3, #16
 8009f98:	663b      	str	r3, [r7, #96]	; 0x60

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009fa0:	fb02 f303 	mul.w	r3, r2, r3
 8009fa4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8009fa8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8009fac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d902      	bls.n	8009fb8 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8009fb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009fb4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (Status == VL53L0X_ERROR_NONE) {
 8009fb8:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d164      	bne.n	800a08a <VL53L0X_calc_sigma_estimate+0x1ae>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8009fc6:	65fb      	str	r3, [r7, #92]	; 0x5c
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009fce:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009fd2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009fd6:	461a      	mov	r2, r3
 8009fd8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009fda:	68f8      	ldr	r0, [r7, #12]
 8009fdc:	f7fe feb0 	bl	8008d40 <VL53L0X_calc_timeout_mclks>
 8009fe0:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009fe8:	653b      	str	r3, [r7, #80]	; 0x50
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8009ff0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009ff4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	f7fe fe9f 	bl	8008d40 <VL53L0X_calc_timeout_mclks>
 800a002:	64b8      	str	r0, [r7, #72]	; 0x48
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800a004:	2303      	movs	r3, #3
 800a006:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 800a00a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800a00e:	2b08      	cmp	r3, #8
 800a010:	d102      	bne.n	800a018 <VL53L0X_calc_sigma_estimate+0x13c>
			vcselWidth = 2;
 800a012:	2302      	movs	r3, #2
 800a014:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800a018:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a01a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a01c:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800a01e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800a022:	fb02 f303 	mul.w	r3, r2, r3
 800a026:	02db      	lsls	r3, r3, #11
 800a028:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800a02c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a030:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a034:	4a22      	ldr	r2, [pc, #136]	; (800a0c0 <VL53L0X_calc_sigma_estimate+0x1e4>)
 800a036:	fba2 2303 	umull	r2, r3, r2, r3
 800a03a:	099b      	lsrs	r3, r3, #6
 800a03c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us *= cPllPeriod_ps;
 800a040:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a044:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a046:	fb02 f303 	mul.w	r3, r2, r3
 800a04a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800a04e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a052:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a056:	4a1a      	ldr	r2, [pc, #104]	; (800a0c0 <VL53L0X_calc_sigma_estimate+0x1e4>)
 800a058:	fba2 2303 	umull	r2, r3, r2, r3
 800a05c:	099b      	lsrs	r3, r3, #6
 800a05e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	3380      	adds	r3, #128	; 0x80
 800a066:	0a1b      	lsrs	r3, r3, #8
 800a068:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800a06a:	693a      	ldr	r2, [r7, #16]
 800a06c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a070:	fb02 f303 	mul.w	r3, r2, r3
 800a074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800a078:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a07c:	3380      	adds	r3, #128	; 0x80
 800a07e:	0a1b      	lsrs	r3, r3, #8
 800a080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	021b      	lsls	r3, r3, #8
 800a088:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800a08a:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d002      	beq.n	800a098 <VL53L0X_calc_sigma_estimate+0x1bc>
		LOG_FUNCTION_END(Status);
		return Status;
 800a092:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800a096:	e127      	b.n	800a2e8 <VL53L0X_calc_sigma_estimate+0x40c>
	}

	if (peakSignalRate_kcps == 0) {
 800a098:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d112      	bne.n	800a0c4 <VL53L0X_calc_sigma_estimate+0x1e8>
		*pSigmaEstimate = cSigmaEstMax;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a0a4:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a0ac:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		*pDmax_mm = 0;
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	601a      	str	r2, [r3, #0]
 800a0b6:	e115      	b.n	800a2e4 <VL53L0X_calc_sigma_estimate+0x408>
 800a0b8:	028f87ae 	.word	0x028f87ae
 800a0bc:	0006999a 	.word	0x0006999a
 800a0c0:	10624dd3 	.word	0x10624dd3
	} else {
		if (vcselTotalEventsRtn < 1)
 800a0c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d102      	bne.n	800a0d2 <VL53L0X_calc_sigma_estimate+0x1f6>
			vcselTotalEventsRtn = 1;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		 * deltaT_ps represents the time of flight in pico secs for the
		 * current range measurement, using the "TOF per mm" constant
		 * (in ps).
		 */

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800a0d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a0d6:	647b      	str	r3, [r7, #68]	; 0x44

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800a0d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a0da:	041a      	lsls	r2, r3, #16
 800a0dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a0de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800a0e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a0ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d902      	bls.n	800a0f6 <VL53L0X_calc_sigma_estimate+0x21a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800a0f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a0f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800a0f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a0fa:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800a0fe:	fb02 f303 	mul.w	r3, r2, r3
 800a102:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800a106:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a10a:	4613      	mov	r3, r2
 800a10c:	005b      	lsls	r3, r3, #1
 800a10e:	4413      	add	r3, r2
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	4618      	mov	r0, r3
 800a114:	f7fe f871 	bl	80081fa <VL53L0X_isqrt>
 800a118:	4603      	mov	r3, r0
 800a11a:	005b      	lsls	r3, r3, #1
 800a11c:	643b      	str	r3, [r7, #64]	; 0x40

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	891b      	ldrh	r3, [r3, #8]
 800a122:	461a      	mov	r2, r3
 800a124:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a126:	fb02 f303 	mul.w	r3, r2, r3
 800a12a:	63fb      	str	r3, [r7, #60]	; 0x3c
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800a12c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a12e:	041a      	lsls	r2, r3, #16
 800a130:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a134:	1ad3      	subs	r3, r2, r3
			xTalkCompRate_kcps) + 500)/1000;
 800a136:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800a13a:	4a6d      	ldr	r2, [pc, #436]	; (800a2f0 <VL53L0X_calc_sigma_estimate+0x414>)
 800a13c:	fba2 2303 	umull	r2, r3, r2, r3
 800a140:	099b      	lsrs	r3, r3, #6
 800a142:	63bb      	str	r3, [r7, #56]	; 0x38

		/* vcselRate + xtalkCompRate */
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800a144:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a146:	041a      	lsls	r2, r3, #16
 800a148:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a14c:	4413      	add	r3, r2
			xTalkCompRate_kcps) + 500)/1000;
 800a14e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800a152:	4a67      	ldr	r2, [pc, #412]	; (800a2f0 <VL53L0X_calc_sigma_estimate+0x414>)
 800a154:	fba2 2303 	umull	r2, r3, r2, r3
 800a158:	099b      	lsrs	r3, r3, #6
 800a15a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800a15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15e:	021b      	lsls	r3, r3, #8
 800a160:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800a162:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a166:	fbb2 f3f3 	udiv	r3, r2, r3
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	bfb8      	it	lt
 800a16e:	425b      	neglt	r3, r3
 800a170:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800a172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a174:	021b      	lsls	r3, r3, #8
 800a176:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint1616/uint32 = FixPoint1616 */
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800a178:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a17a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a17e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a182:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
		 * values are small enough such that32 bits will not be
		 * exceeded.
		 */
		pwMult *= ((1 << 16) - xTalkCorrection);
 800a184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a186:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800a18a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a18c:	fb02 f303 	mul.w	r3, r2, r3
 800a190:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3232 >> 16) = FixPoint1616 */
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800a192:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a194:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a196:	4413      	add	r3, r2
 800a198:	0c1b      	lsrs	r3, r3, #16
 800a19a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
		pwMult += (1 << 16);
 800a19c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a19e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800a1a2:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * At this point the value will be 1.xx, therefore if we square
		 * the value this will exceed 32 bits. To address this perform
		 * a single shift to the right before the multiplication.
		 */
		pwMult >>= 1;
 800a1a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1a6:	085b      	lsrs	r3, r3, #1
 800a1a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
		pwMult = pwMult * pwMult;
 800a1aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ac:	fb03 f303 	mul.w	r3, r3, r3
 800a1b0:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3430 >> 14) = Fix1616 */
		pwMult >>= 14;
 800a1b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b4:	0b9b      	lsrs	r3, r3, #14
 800a1b6:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800a1b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a1bc:	fb02 f303 	mul.w	r3, r2, r3
 800a1c0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800a1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a1c8:	0c1b      	lsrs	r3, r3, #16
 800a1ca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800a1cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ce:	fb03 f303 	mul.w	r3, r3, r3
 800a1d2:	62bb      	str	r3, [r7, #40]	; 0x28

		sqr2 = sigmaEstimateP2;
 800a1d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a1d8:	627b      	str	r3, [r7, #36]	; 0x24

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800a1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1dc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a1e0:	0c1b      	lsrs	r3, r3, #16
 800a1e2:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e6:	fb03 f303 	mul.w	r3, r3, r3
 800a1ea:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800a1ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1f0:	4413      	add	r3, r2
 800a1f2:	623b      	str	r3, [r7, #32]

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800a1f4:	6a38      	ldr	r0, [r7, #32]
 800a1f6:	f7fe f800 	bl	80081fa <VL53L0X_isqrt>
 800a1fa:	61f8      	str	r0, [r7, #28]

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800a1fc:	69fb      	ldr	r3, [r7, #28]
 800a1fe:	041b      	lsls	r3, r3, #16
 800a200:	61fb      	str	r3, [r7, #28]
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	3332      	adds	r3, #50	; 0x32
 800a206:	4a3b      	ldr	r2, [pc, #236]	; (800a2f4 <VL53L0X_calc_sigma_estimate+0x418>)
 800a208:	fba2 2303 	umull	r2, r3, r2, r3
 800a20c:	095a      	lsrs	r2, r3, #5
 800a20e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a210:	fbb2 f3f3 	udiv	r3, r2, r3
 800a214:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800a218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a21c:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800a220:	fb02 f303 	mul.w	r3, r2, r3
 800a224:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800a228:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a22c:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800a230:	3308      	adds	r3, #8
 800a232:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		sigmaEstRtn		 /= 10000;
 800a236:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a23a:	4a2f      	ldr	r2, [pc, #188]	; (800a2f8 <VL53L0X_calc_sigma_estimate+0x41c>)
 800a23c:	fba2 2303 	umull	r2, r3, r2, r3
 800a240:	0b5b      	lsrs	r3, r3, #13
 800a242:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800a246:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a24a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a24e:	429a      	cmp	r2, r3
 800a250:	d903      	bls.n	800a25a <VL53L0X_calc_sigma_estimate+0x37e>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800a252:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a256:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800a25a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a25e:	fb03 f303 	mul.w	r3, r3, r3
 800a262:	62bb      	str	r3, [r7, #40]	; 0x28
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = cSigmaEstRef * cSigmaEstRef;
 800a264:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a268:	fb03 f303 	mul.w	r3, r3, r3
 800a26c:	627b      	str	r3, [r7, #36]	; 0x24

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800a26e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a272:	4413      	add	r3, r2
 800a274:	4618      	mov	r0, r3
 800a276:	f7fd ffc0 	bl	80081fa <VL53L0X_isqrt>
 800a27a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a282:	fb02 f303 	mul.w	r3, r2, r3
 800a286:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800a28a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d009      	beq.n	800a2a4 <VL53L0X_calc_sigma_estimate+0x3c8>
 800a290:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a294:	2b00      	cmp	r3, #0
 800a296:	d005      	beq.n	800a2a4 <VL53L0X_calc_sigma_estimate+0x3c8>
 800a298:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a29c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d903      	bls.n	800a2ac <VL53L0X_calc_sigma_estimate+0x3d0>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800a2a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a2a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a2b2:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 800a2be:	6939      	ldr	r1, [r7, #16]
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	9303      	str	r3, [sp, #12]
 800a2c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a2c8:	9302      	str	r3, [sp, #8]
 800a2ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a2ce:	9301      	str	r3, [sp, #4]
 800a2d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2d2:	9300      	str	r3, [sp, #0]
 800a2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2d6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a2d8:	68f8      	ldr	r0, [r7, #12]
 800a2da:	f7ff fce3 	bl	8009ca4 <VL53L0X_calc_dmax>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a2e4:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	37b8      	adds	r7, #184	; 0xb8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}
 800a2f0:	10624dd3 	.word	0x10624dd3
 800a2f4:	51eb851f 	.word	0x51eb851f
 800a2f8:	d1b71759 	.word	0xd1b71759

0800a2fc <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b090      	sub	sp, #64	; 0x40
 800a300:	af00      	add	r7, sp, #0
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	607a      	str	r2, [r7, #4]
 800a306:	461a      	mov	r2, r3
 800a308:	460b      	mov	r3, r1
 800a30a:	72fb      	strb	r3, [r7, #11]
 800a30c:	4613      	mov	r3, r2
 800a30e:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a310:	2300      	movs	r3, #0
 800a312:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800a316:	2300      	movs	r3, #0
 800a318:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800a31c:	2300      	movs	r3, #0
 800a31e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800a322:	2300      	movs	r3, #0
 800a324:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800a328:	2300      	movs	r3, #0
 800a32a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800a32e:	2300      	movs	r3, #0
 800a330:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800a334:	2300      	movs	r3, #0
 800a336:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800a33a:	2300      	movs	r3, #0
 800a33c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800a340:	2300      	movs	r3, #0
 800a342:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800a346:	2300      	movs	r3, #0
 800a348:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800a34a:	2300      	movs	r3, #0
 800a34c:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800a34e:	7afb      	ldrb	r3, [r7, #11]
 800a350:	10db      	asrs	r3, r3, #3
 800a352:	b2db      	uxtb	r3, r3
 800a354:	f003 030f 	and.w	r3, r3, #15
 800a358:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800a35c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a360:	2b00      	cmp	r3, #0
 800a362:	d017      	beq.n	800a394 <VL53L0X_get_pal_range_status+0x98>
 800a364:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a368:	2b05      	cmp	r3, #5
 800a36a:	d013      	beq.n	800a394 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800a36c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a370:	2b07      	cmp	r3, #7
 800a372:	d00f      	beq.n	800a394 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800a374:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a378:	2b0c      	cmp	r3, #12
 800a37a:	d00b      	beq.n	800a394 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800a37c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a380:	2b0d      	cmp	r3, #13
 800a382:	d007      	beq.n	800a394 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800a384:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a388:	2b0e      	cmp	r3, #14
 800a38a:	d003      	beq.n	800a394 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800a38c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a390:	2b0f      	cmp	r3, #15
 800a392:	d103      	bne.n	800a39c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800a394:	2301      	movs	r3, #1
 800a396:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800a39a:	e002      	b.n	800a3a2 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800a39c:	2300      	movs	r3, #0
 800a39e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
 800a3a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d107      	bne.n	800a3ba <VL53L0X_get_pal_range_status+0xbe>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	21ff      	movs	r1, #255	; 0xff
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f000 fb74 	bl	800aa9c <VL53L0X_WrByte>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE)
 800a3ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d109      	bne.n	800a3d6 <VL53L0X_get_pal_range_status+0xda>
		Status = VL53L0X_RdWord(Dev,
 800a3c2:	f107 0316 	add.w	r3, r7, #22
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	21b6      	movs	r1, #182	; 0xb6
 800a3ca:	68f8      	ldr	r0, [r7, #12]
 800a3cc:	f000 faf2 	bl	800a9b4 <VL53L0X_RdWord>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800a3d6:	8afb      	ldrh	r3, [r7, #22]
 800a3d8:	025b      	lsls	r3, r3, #9
 800a3da:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (Status == VL53L0X_ERROR_NONE)
 800a3dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d107      	bne.n	800a3f4 <VL53L0X_get_pal_range_status+0xf8>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	21ff      	movs	r1, #255	; 0xff
 800a3e8:	68f8      	ldr	r0, [r7, #12]
 800a3ea:	f000 fb57 	bl	800aa9c <VL53L0X_WrByte>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a3f8:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a3fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a400:	2b00      	cmp	r3, #0
 800a402:	d109      	bne.n	800a418 <VL53L0X_get_pal_range_status+0x11c>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a404:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800a408:	461a      	mov	r2, r3
 800a40a:	2100      	movs	r1, #0
 800a40c:	68f8      	ldr	r0, [r7, #12]
 800a40e:	f7fc fa2f 	bl	8006870 <VL53L0X_GetLimitCheckEnable>
 800a412:	4603      	mov	r3, r0
 800a414:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800a418:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d02e      	beq.n	800a47e <VL53L0X_get_pal_range_status+0x182>
 800a420:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a424:	2b00      	cmp	r3, #0
 800a426:	d12a      	bne.n	800a47e <VL53L0X_get_pal_range_status+0x182>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800a428:	f107 0310 	add.w	r3, r7, #16
 800a42c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800a430:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a432:	68f8      	ldr	r0, [r7, #12]
 800a434:	f7ff fd52 	bl	8009edc <VL53L0X_calc_sigma_estimate>
 800a438:	4603      	mov	r3, r0
 800a43a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800a43e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a442:	2b00      	cmp	r3, #0
 800a444:	d103      	bne.n	800a44e <VL53L0X_get_pal_range_status+0x152>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	b29a      	uxth	r2, r3
 800a44a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a44c:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800a44e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a452:	2b00      	cmp	r3, #0
 800a454:	d113      	bne.n	800a47e <VL53L0X_get_pal_range_status+0x182>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800a456:	f107 0320 	add.w	r3, r7, #32
 800a45a:	461a      	mov	r2, r3
 800a45c:	2100      	movs	r1, #0
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	f7fc fa8c 	bl	800697c <VL53L0X_GetLimitCheckValue>
 800a464:	4603      	mov	r3, r0
 800a466:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800a46a:	6a3b      	ldr	r3, [r7, #32]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d006      	beq.n	800a47e <VL53L0X_get_pal_range_status+0x182>
				(SigmaEstimate > SigmaLimitValue))
 800a470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a472:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800a474:	429a      	cmp	r2, r3
 800a476:	d902      	bls.n	800a47e <VL53L0X_get_pal_range_status+0x182>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800a478:	2301      	movs	r3, #1
 800a47a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a47e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a482:	2b00      	cmp	r3, #0
 800a484:	d109      	bne.n	800a49a <VL53L0X_get_pal_range_status+0x19e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a486:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800a48a:	461a      	mov	r2, r3
 800a48c:	2102      	movs	r1, #2
 800a48e:	68f8      	ldr	r0, [r7, #12]
 800a490:	f7fc f9ee 	bl	8006870 <VL53L0X_GetLimitCheckEnable>
 800a494:	4603      	mov	r3, r0
 800a496:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800a49a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d017      	beq.n	800a4d2 <VL53L0X_get_pal_range_status+0x1d6>
 800a4a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d113      	bne.n	800a4d2 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a4aa:	f107 031c 	add.w	r3, r7, #28
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	2102      	movs	r1, #2
 800a4b2:	68f8      	ldr	r0, [r7, #12]
 800a4b4:	f7fc fa62 	bl	800697c <VL53L0X_GetLimitCheckValue>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 800a4be:	69fb      	ldr	r3, [r7, #28]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d006      	beq.n	800a4d2 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800a4c4:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800a4c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d902      	bls.n	800a4d2 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a4d2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d109      	bne.n	800a4ee <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a4da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a4de:	461a      	mov	r2, r3
 800a4e0:	2103      	movs	r1, #3
 800a4e2:	68f8      	ldr	r0, [r7, #12]
 800a4e4:	f7fc f9c4 	bl	8006870 <VL53L0X_GetLimitCheckEnable>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800a4ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d023      	beq.n	800a53e <VL53L0X_get_pal_range_status+0x242>
 800a4f6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d11f      	bne.n	800a53e <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800a4fe:	893b      	ldrh	r3, [r7, #8]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d102      	bne.n	800a50a <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800a504:	2300      	movs	r3, #0
 800a506:	637b      	str	r3, [r7, #52]	; 0x34
 800a508:	e005      	b.n	800a516 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	021a      	lsls	r2, r3, #8
 800a50e:	893b      	ldrh	r3, [r7, #8]
 800a510:	fbb2 f3f3 	udiv	r3, r2, r3
 800a514:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a516:	f107 0318 	add.w	r3, r7, #24
 800a51a:	461a      	mov	r2, r3
 800a51c:	2103      	movs	r1, #3
 800a51e:	68f8      	ldr	r0, [r7, #12]
 800a520:	f7fc fa2c 	bl	800697c <VL53L0X_GetLimitCheckValue>
 800a524:	4603      	mov	r3, r0
 800a526:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d006      	beq.n	800a53e <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800a530:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800a532:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a534:	429a      	cmp	r2, r3
 800a536:	d202      	bcs.n	800a53e <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800a538:	2301      	movs	r3, #1
 800a53a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a53e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a542:	2b00      	cmp	r3, #0
 800a544:	d14a      	bne.n	800a5dc <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800a546:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d103      	bne.n	800a556 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800a54e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a550:	22ff      	movs	r2, #255	; 0xff
 800a552:	701a      	strb	r2, [r3, #0]
 800a554:	e042      	b.n	800a5dc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800a556:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a55a:	2b01      	cmp	r3, #1
 800a55c:	d007      	beq.n	800a56e <VL53L0X_get_pal_range_status+0x272>
 800a55e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a562:	2b02      	cmp	r3, #2
 800a564:	d003      	beq.n	800a56e <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800a566:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a56a:	2b03      	cmp	r3, #3
 800a56c:	d103      	bne.n	800a576 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800a56e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a570:	2205      	movs	r2, #5
 800a572:	701a      	strb	r2, [r3, #0]
 800a574:	e032      	b.n	800a5dc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800a576:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a57a:	2b06      	cmp	r3, #6
 800a57c:	d003      	beq.n	800a586 <VL53L0X_get_pal_range_status+0x28a>
 800a57e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a582:	2b09      	cmp	r3, #9
 800a584:	d103      	bne.n	800a58e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800a586:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a588:	2204      	movs	r2, #4
 800a58a:	701a      	strb	r2, [r3, #0]
 800a58c:	e026      	b.n	800a5dc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800a58e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a592:	2b08      	cmp	r3, #8
 800a594:	d007      	beq.n	800a5a6 <VL53L0X_get_pal_range_status+0x2aa>
 800a596:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a59a:	2b0a      	cmp	r3, #10
 800a59c:	d003      	beq.n	800a5a6 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800a59e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d103      	bne.n	800a5ae <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800a5a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5a8:	2203      	movs	r2, #3
 800a5aa:	701a      	strb	r2, [r3, #0]
 800a5ac:	e016      	b.n	800a5dc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800a5ae:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a5b2:	2b04      	cmp	r3, #4
 800a5b4:	d003      	beq.n	800a5be <VL53L0X_get_pal_range_status+0x2c2>
 800a5b6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d103      	bne.n	800a5c6 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800a5be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5c0:	2202      	movs	r2, #2
 800a5c2:	701a      	strb	r2, [r3, #0]
 800a5c4:	e00a      	b.n	800a5dc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800a5c6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d103      	bne.n	800a5d6 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800a5ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5d0:	2201      	movs	r2, #1
 800a5d2:	701a      	strb	r2, [r3, #0]
 800a5d4:	e002      	b.n	800a5dc <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800a5d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5d8:	2200      	movs	r2, #0
 800a5da:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800a5dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5de:	781b      	ldrb	r3, [r3, #0]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d102      	bne.n	800a5ea <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800a5e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a5ea:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	2101      	movs	r1, #1
 800a5f2:	68f8      	ldr	r0, [r7, #12]
 800a5f4:	f7fc f93c 	bl	8006870 <VL53L0X_GetLimitCheckEnable>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800a5fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a602:	2b00      	cmp	r3, #0
 800a604:	d14f      	bne.n	800a6a6 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800a606:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d003      	beq.n	800a616 <VL53L0X_get_pal_range_status+0x31a>
 800a60e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a612:	2b01      	cmp	r3, #1
 800a614:	d103      	bne.n	800a61e <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800a616:	2301      	movs	r3, #1
 800a618:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a61c:	e002      	b.n	800a624 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800a61e:	2300      	movs	r3, #0
 800a620:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a62a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800a62e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a632:	2b04      	cmp	r3, #4
 800a634:	d003      	beq.n	800a63e <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800a636:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d103      	bne.n	800a646 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800a63e:	2301      	movs	r3, #1
 800a640:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a644:	e002      	b.n	800a64c <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800a646:	2300      	movs	r3, #0
 800a648:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a652:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800a656:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d003      	beq.n	800a666 <VL53L0X_get_pal_range_status+0x36a>
 800a65e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a662:	2b01      	cmp	r3, #1
 800a664:	d103      	bne.n	800a66e <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800a666:	2301      	movs	r3, #1
 800a668:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a66c:	e002      	b.n	800a674 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800a66e:	2300      	movs	r3, #0
 800a670:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a67a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800a67e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a682:	2b00      	cmp	r3, #0
 800a684:	d003      	beq.n	800a68e <VL53L0X_get_pal_range_status+0x392>
 800a686:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d103      	bne.n	800a696 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800a68e:	2301      	movs	r3, #1
 800a690:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a694:	e002      	b.n	800a69c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800a696:	2300      	movs	r3, #0
 800a698:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a6a2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a6a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3740      	adds	r7, #64	; 0x40
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}

0800a6b2 <VL53L0X_check_part_used>:
/* Functions Definition ------------------------------------------------------*/

VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800a6b2:	b580      	push	{r7, lr}
 800a6b4:	b086      	sub	sp, #24
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	60f8      	str	r0, [r7, #12]
 800a6ba:	60b9      	str	r1, [r7, #8]
 800a6bc:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800a6c2:	2102      	movs	r1, #2
 800a6c4:	68f8      	ldr	r0, [r7, #12]
 800a6c6:	f7fd fe0d 	bl	80082e4 <VL53L0X_get_info_from_device>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800a6ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d11c      	bne.n	800a710 <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 800a6dc:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800a6de:	7dbb      	ldrb	r3, [r7, #22]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d107      	bne.n	800a6f4 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	3340      	adds	r3, #64	; 0x40
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	701a      	strb	r2, [r3, #0]
 800a6f2:	e00d      	b.n	800a710 <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	33f3      	adds	r3, #243	; 0xf3
 800a702:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	3340      	adds	r3, #64	; 0x40
 800a708:	6939      	ldr	r1, [r7, #16]
 800a70a:	4618      	mov	r0, r3
 800a70c:	f008 fd73 	bl	80131f6 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a710:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a714:	4618      	mov	r0, r3
 800a716:	3718      	adds	r7, #24
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}

0800a71c <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800a71c:	b5b0      	push	{r4, r5, r7, lr}
 800a71e:	b084      	sub	sp, #16
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a726:	2300      	movs	r3, #0
 800a728:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800a72a:	f107 030d 	add.w	r3, r7, #13
 800a72e:	683a      	ldr	r2, [r7, #0]
 800a730:	4619      	mov	r1, r3
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f7ff ffbd 	bl	800a6b2 <VL53L0X_check_part_used>
 800a738:	4603      	mov	r3, r0
 800a73a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800a73c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d13b      	bne.n	800a7bc <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800a744:	7b7b      	ldrb	r3, [r7, #13]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d108      	bne.n	800a75c <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	4a30      	ldr	r2, [pc, #192]	; (800a810 <VL53L0X_get_device_info+0xf4>)
 800a74e:	461c      	mov	r4, r3
 800a750:	4613      	mov	r3, r2
 800a752:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a754:	6020      	str	r0, [r4, #0]
 800a756:	6061      	str	r1, [r4, #4]
 800a758:	60a2      	str	r2, [r4, #8]
 800a75a:	e027      	b.n	800a7ac <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800a75c:	7b7b      	ldrb	r3, [r7, #13]
 800a75e:	2b22      	cmp	r3, #34	; 0x22
 800a760:	d80b      	bhi.n	800a77a <VL53L0X_get_device_info+0x5e>
 800a762:	7b7b      	ldrb	r3, [r7, #13]
 800a764:	2b20      	cmp	r3, #32
 800a766:	d008      	beq.n	800a77a <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	4a2a      	ldr	r2, [pc, #168]	; (800a814 <VL53L0X_get_device_info+0xf8>)
 800a76c:	461c      	mov	r4, r3
 800a76e:	4613      	mov	r3, r2
 800a770:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a772:	6020      	str	r0, [r4, #0]
 800a774:	6061      	str	r1, [r4, #4]
 800a776:	60a2      	str	r2, [r4, #8]
 800a778:	e018      	b.n	800a7ac <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800a77a:	7b7b      	ldrb	r3, [r7, #13]
 800a77c:	2b26      	cmp	r3, #38	; 0x26
 800a77e:	d808      	bhi.n	800a792 <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	4a25      	ldr	r2, [pc, #148]	; (800a818 <VL53L0X_get_device_info+0xfc>)
 800a784:	461c      	mov	r4, r3
 800a786:	4613      	mov	r3, r2
 800a788:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a78a:	6020      	str	r0, [r4, #0]
 800a78c:	6061      	str	r1, [r4, #4]
 800a78e:	60a2      	str	r2, [r4, #8]
 800a790:	e00c      	b.n	800a7ac <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	4a21      	ldr	r2, [pc, #132]	; (800a81c <VL53L0X_get_device_info+0x100>)
 800a796:	461d      	mov	r5, r3
 800a798:	4614      	mov	r4, r2
 800a79a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a79c:	6028      	str	r0, [r5, #0]
 800a79e:	6069      	str	r1, [r5, #4]
 800a7a0:	60aa      	str	r2, [r5, #8]
 800a7a2:	60eb      	str	r3, [r5, #12]
 800a7a4:	6820      	ldr	r0, [r4, #0]
 800a7a6:	6128      	str	r0, [r5, #16]
 800a7a8:	7923      	ldrb	r3, [r4, #4]
 800a7aa:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	3320      	adds	r3, #32
 800a7b0:	491b      	ldr	r1, [pc, #108]	; (800a820 <VL53L0X_get_device_info+0x104>)
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	cb03      	ldmia	r3!, {r0, r1}
 800a7b8:	6010      	str	r0, [r2, #0]
 800a7ba:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a7bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d108      	bne.n	800a7d6 <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	3360      	adds	r3, #96	; 0x60
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	21c0      	movs	r1, #192	; 0xc0
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 f86a 	bl	800a8a6 <VL53L0X_RdByte>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a7d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d112      	bne.n	800a804 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800a7de:	f107 030e 	add.w	r3, r7, #14
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	21c2      	movs	r1, #194	; 0xc2
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 f85d 	bl	800a8a6 <VL53L0X_RdByte>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800a7f8:	7bbb      	ldrb	r3, [r7, #14]
 800a7fa:	091b      	lsrs	r3, r3, #4
 800a7fc:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}

	return Status;
 800a804:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3710      	adds	r7, #16
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bdb0      	pop	{r4, r5, r7, pc}
 800a810:	08015a18 	.word	0x08015a18
 800a814:	08015a24 	.word	0x08015a24
 800a818:	08015a30 	.word	0x08015a30
 800a81c:	08015a3c 	.word	0x08015a3c
 800a820:	08015a54 	.word	0x08015a54

0800a824 <_I2CWrite>:
int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count);

/* Exported functions --------------------------------------------------------*/

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b088      	sub	sp, #32
 800a828:	af02      	add	r7, sp, #8
 800a82a:	60f8      	str	r0, [r7, #12]
 800a82c:	60b9      	str	r1, [r7, #8]
 800a82e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	330a      	adds	r3, #10
 800a834:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a842:	b299      	uxth	r1, r3
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	b29a      	uxth	r2, r3
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	4613      	mov	r3, r2
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	f001 f806 	bl	800b860 <HAL_I2C_Master_Transmit>
 800a854:	4603      	mov	r3, r0
 800a856:	613b      	str	r3, [r7, #16]

    return status;
 800a858:	693b      	ldr	r3, [r7, #16]
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3718      	adds	r7, #24
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}

0800a862 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800a862:	b580      	push	{r7, lr}
 800a864:	b088      	sub	sp, #32
 800a866:	af02      	add	r7, sp, #8
 800a868:	60f8      	str	r0, [r7, #12]
 800a86a:	60b9      	str	r1, [r7, #8]
 800a86c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	330a      	adds	r3, #10
 800a872:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a880:	f043 0301 	orr.w	r3, r3, #1
 800a884:	b2db      	uxtb	r3, r3
 800a886:	b299      	uxth	r1, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	b29a      	uxth	r2, r3
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	9300      	str	r3, [sp, #0]
 800a890:	4613      	mov	r3, r2
 800a892:	68ba      	ldr	r2, [r7, #8]
 800a894:	f001 f8d8 	bl	800ba48 <HAL_I2C_Master_Receive>
 800a898:	4603      	mov	r3, r0
 800a89a:	613b      	str	r3, [r7, #16]

    return status;
 800a89c:	693b      	ldr	r3, [r7, #16]
}
 800a89e:	4618      	mov	r0, r3
 800a8a0:	3718      	adds	r7, #24
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}

0800a8a6 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data)
{
 800a8a6:	b580      	push	{r7, lr}
 800a8a8:	b086      	sub	sp, #24
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	60f8      	str	r0, [r7, #12]
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	607a      	str	r2, [r7, #4]
 800a8b2:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800a8b8:	f107 030b 	add.w	r3, r7, #11
 800a8bc:	2201      	movs	r2, #1
 800a8be:	4619      	mov	r1, r3
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f7ff ffaf 	bl	800a824 <_I2CWrite>
 800a8c6:	6138      	str	r0, [r7, #16]

    if (status_int)
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d002      	beq.n	800a8d4 <VL53L0X_RdByte+0x2e>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a8ce:	23ec      	movs	r3, #236	; 0xec
 800a8d0:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a8d2:	e00c      	b.n	800a8ee <VL53L0X_RdByte+0x48>
    }

    status_int = _I2CRead(Dev, data, 1);
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	6879      	ldr	r1, [r7, #4]
 800a8d8:	68f8      	ldr	r0, [r7, #12]
 800a8da:	f7ff ffc2 	bl	800a862 <_I2CRead>
 800a8de:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d002      	beq.n	800a8ec <VL53L0X_RdByte+0x46>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a8e6:	23ec      	movs	r3, #236	; 0xec
 800a8e8:	75fb      	strb	r3, [r7, #23]
 800a8ea:	e000      	b.n	800a8ee <VL53L0X_RdByte+0x48>
    }
done:
 800a8ec:	bf00      	nop
    return Status;
 800a8ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3718      	adds	r7, #24
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
	...

0800a8fc <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];


VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b086      	sub	sp, #24
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	607a      	str	r2, [r7, #4]
 800a906:	603b      	str	r3, [r7, #0]
 800a908:	460b      	mov	r3, r1
 800a90a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a90c:	2300      	movs	r3, #0
 800a90e:	75fb      	strb	r3, [r7, #23]

    if (count > sizeof(_I2CBuffer) - 1) {
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	2b3f      	cmp	r3, #63	; 0x3f
 800a914:	d902      	bls.n	800a91c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800a916:	f06f 0303 	mvn.w	r3, #3
 800a91a:	e016      	b.n	800a94a <VL53L0X_WriteMulti+0x4e>
    }

    _I2CBuffer[0] = index;
 800a91c:	4a0d      	ldr	r2, [pc, #52]	; (800a954 <VL53L0X_WriteMulti+0x58>)
 800a91e:	7afb      	ldrb	r3, [r7, #11]
 800a920:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800a922:	683a      	ldr	r2, [r7, #0]
 800a924:	6879      	ldr	r1, [r7, #4]
 800a926:	480c      	ldr	r0, [pc, #48]	; (800a958 <VL53L0X_WriteMulti+0x5c>)
 800a928:	f007 fe0b 	bl	8012542 <memcpy>

    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	3301      	adds	r3, #1
 800a930:	461a      	mov	r2, r3
 800a932:	4908      	ldr	r1, [pc, #32]	; (800a954 <VL53L0X_WriteMulti+0x58>)
 800a934:	68f8      	ldr	r0, [r7, #12]
 800a936:	f7ff ff75 	bl	800a824 <_I2CWrite>
 800a93a:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d001      	beq.n	800a946 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a942:	23ec      	movs	r3, #236	; 0xec
 800a944:	75fb      	strb	r3, [r7, #23]
    }

    return Status;
 800a946:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3718      	adds	r7, #24
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	20010e0c 	.word	0x20010e0c
 800a958:	20010e0d 	.word	0x20010e0d

0800a95c <VL53L0X_ReadMulti>:

VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b086      	sub	sp, #24
 800a960:	af00      	add	r7, sp, #0
 800a962:	60f8      	str	r0, [r7, #12]
 800a964:	607a      	str	r2, [r7, #4]
 800a966:	603b      	str	r3, [r7, #0]
 800a968:	460b      	mov	r3, r1
 800a96a:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a96c:	2300      	movs	r3, #0
 800a96e:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800a970:	f107 030b 	add.w	r3, r7, #11
 800a974:	2201      	movs	r2, #1
 800a976:	4619      	mov	r1, r3
 800a978:	68f8      	ldr	r0, [r7, #12]
 800a97a:	f7ff ff53 	bl	800a824 <_I2CWrite>
 800a97e:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d002      	beq.n	800a98c <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a986:	23ec      	movs	r3, #236	; 0xec
 800a988:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a98a:	e00c      	b.n	800a9a6 <VL53L0X_ReadMulti+0x4a>
    }

    status_int = _I2CRead(Dev, pdata, count);
 800a98c:	683a      	ldr	r2, [r7, #0]
 800a98e:	6879      	ldr	r1, [r7, #4]
 800a990:	68f8      	ldr	r0, [r7, #12]
 800a992:	f7ff ff66 	bl	800a862 <_I2CRead>
 800a996:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d002      	beq.n	800a9a4 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a99e:	23ec      	movs	r3, #236	; 0xec
 800a9a0:	75fb      	strb	r3, [r7, #23]
 800a9a2:	e000      	b.n	800a9a6 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800a9a4:	bf00      	nop
    return Status;
 800a9a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3718      	adds	r7, #24
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
	...

0800a9b4 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b086      	sub	sp, #24
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	60f8      	str	r0, [r7, #12]
 800a9bc:	460b      	mov	r3, r1
 800a9be:	607a      	str	r2, [r7, #4]
 800a9c0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800a9c6:	f107 030b 	add.w	r3, r7, #11
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	4619      	mov	r1, r3
 800a9ce:	68f8      	ldr	r0, [r7, #12]
 800a9d0:	f7ff ff28 	bl	800a824 <_I2CWrite>
 800a9d4:	6138      	str	r0, [r7, #16]

    if (status_int)
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d002      	beq.n	800a9e2 <VL53L0X_RdWord+0x2e>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a9dc:	23ec      	movs	r3, #236	; 0xec
 800a9de:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a9e0:	e017      	b.n	800aa12 <VL53L0X_RdWord+0x5e>
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800a9e2:	2202      	movs	r2, #2
 800a9e4:	490e      	ldr	r1, [pc, #56]	; (800aa20 <VL53L0X_RdWord+0x6c>)
 800a9e6:	68f8      	ldr	r0, [r7, #12]
 800a9e8:	f7ff ff3b 	bl	800a862 <_I2CRead>
 800a9ec:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d002      	beq.n	800a9fa <VL53L0X_RdWord+0x46>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a9f4:	23ec      	movs	r3, #236	; 0xec
 800a9f6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a9f8:	e00b      	b.n	800aa12 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800a9fa:	4b09      	ldr	r3, [pc, #36]	; (800aa20 <VL53L0X_RdWord+0x6c>)
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	021b      	lsls	r3, r3, #8
 800aa02:	b29a      	uxth	r2, r3
 800aa04:	4b06      	ldr	r3, [pc, #24]	; (800aa20 <VL53L0X_RdWord+0x6c>)
 800aa06:	785b      	ldrb	r3, [r3, #1]
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	4413      	add	r3, r2
 800aa0c:	b29a      	uxth	r2, r3
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	801a      	strh	r2, [r3, #0]
done:
    return Status;
 800aa12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3718      	adds	r7, #24
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	20010e0c 	.word	0x20010e0c

0800aa24 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b086      	sub	sp, #24
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	460b      	mov	r3, r1
 800aa2e:	607a      	str	r2, [r7, #4]
 800aa30:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aa32:	2300      	movs	r3, #0
 800aa34:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800aa36:	f107 030b 	add.w	r3, r7, #11
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	68f8      	ldr	r0, [r7, #12]
 800aa40:	f7ff fef0 	bl	800a824 <_I2CWrite>
 800aa44:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d002      	beq.n	800aa52 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800aa4c:	23ec      	movs	r3, #236	; 0xec
 800aa4e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800aa50:	e01b      	b.n	800aa8a <VL53L0X_RdDWord+0x66>
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800aa52:	2204      	movs	r2, #4
 800aa54:	4910      	ldr	r1, [pc, #64]	; (800aa98 <VL53L0X_RdDWord+0x74>)
 800aa56:	68f8      	ldr	r0, [r7, #12]
 800aa58:	f7ff ff03 	bl	800a862 <_I2CRead>
 800aa5c:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800aa5e:	693b      	ldr	r3, [r7, #16]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d002      	beq.n	800aa6a <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800aa64:	23ec      	movs	r3, #236	; 0xec
 800aa66:	75fb      	strb	r3, [r7, #23]
        goto done;
 800aa68:	e00f      	b.n	800aa8a <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800aa6a:	4b0b      	ldr	r3, [pc, #44]	; (800aa98 <VL53L0X_RdDWord+0x74>)
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	061a      	lsls	r2, r3, #24
 800aa70:	4b09      	ldr	r3, [pc, #36]	; (800aa98 <VL53L0X_RdDWord+0x74>)
 800aa72:	785b      	ldrb	r3, [r3, #1]
 800aa74:	041b      	lsls	r3, r3, #16
 800aa76:	441a      	add	r2, r3
 800aa78:	4b07      	ldr	r3, [pc, #28]	; (800aa98 <VL53L0X_RdDWord+0x74>)
 800aa7a:	789b      	ldrb	r3, [r3, #2]
 800aa7c:	021b      	lsls	r3, r3, #8
 800aa7e:	4413      	add	r3, r2
 800aa80:	4a05      	ldr	r2, [pc, #20]	; (800aa98 <VL53L0X_RdDWord+0x74>)
 800aa82:	78d2      	ldrb	r2, [r2, #3]
 800aa84:	441a      	add	r2, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	601a      	str	r2, [r3, #0]

done:
    return Status;
 800aa8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3718      	adds	r7, #24
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop
 800aa98:	20010e0c 	.word	0x20010e0c

0800aa9c <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	70fb      	strb	r3, [r7, #3]
 800aaa8:	4613      	mov	r3, r2
 800aaaa:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aaac:	2300      	movs	r3, #0
 800aaae:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800aab0:	4a0b      	ldr	r2, [pc, #44]	; (800aae0 <VL53L0X_WrByte+0x44>)
 800aab2:	78fb      	ldrb	r3, [r7, #3]
 800aab4:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800aab6:	4a0a      	ldr	r2, [pc, #40]	; (800aae0 <VL53L0X_WrByte+0x44>)
 800aab8:	78bb      	ldrb	r3, [r7, #2]
 800aaba:	7053      	strb	r3, [r2, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800aabc:	2202      	movs	r2, #2
 800aabe:	4908      	ldr	r1, [pc, #32]	; (800aae0 <VL53L0X_WrByte+0x44>)
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7ff feaf 	bl	800a824 <_I2CWrite>
 800aac6:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d001      	beq.n	800aad2 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800aace:	23ec      	movs	r3, #236	; 0xec
 800aad0:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 800aad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	20010e0c 	.word	0x20010e0c

0800aae4 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	460b      	mov	r3, r1
 800aaee:	70fb      	strb	r3, [r7, #3]
 800aaf0:	4613      	mov	r3, r2
 800aaf2:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800aaf8:	4a0e      	ldr	r2, [pc, #56]	; (800ab34 <VL53L0X_WrWord+0x50>)
 800aafa:	78fb      	ldrb	r3, [r7, #3]
 800aafc:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800aafe:	883b      	ldrh	r3, [r7, #0]
 800ab00:	0a1b      	lsrs	r3, r3, #8
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	b2da      	uxtb	r2, r3
 800ab06:	4b0b      	ldr	r3, [pc, #44]	; (800ab34 <VL53L0X_WrWord+0x50>)
 800ab08:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800ab0a:	883b      	ldrh	r3, [r7, #0]
 800ab0c:	b2da      	uxtb	r2, r3
 800ab0e:	4b09      	ldr	r3, [pc, #36]	; (800ab34 <VL53L0X_WrWord+0x50>)
 800ab10:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800ab12:	2203      	movs	r2, #3
 800ab14:	4907      	ldr	r1, [pc, #28]	; (800ab34 <VL53L0X_WrWord+0x50>)
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f7ff fe84 	bl	800a824 <_I2CWrite>
 800ab1c:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d001      	beq.n	800ab28 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ab24:	23ec      	movs	r3, #236	; 0xec
 800ab26:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 800ab28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3710      	adds	r7, #16
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	20010e0c 	.word	0x20010e0c

0800ab38 <VL53L0X_UpdateByte>:

    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	4608      	mov	r0, r1
 800ab42:	4611      	mov	r1, r2
 800ab44:	461a      	mov	r2, r3
 800ab46:	4603      	mov	r3, r0
 800ab48:	70fb      	strb	r3, [r7, #3]
 800ab4a:	460b      	mov	r3, r1
 800ab4c:	70bb      	strb	r3, [r7, #2]
 800ab4e:	4613      	mov	r3, r2
 800ab50:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab52:	2300      	movs	r3, #0
 800ab54:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800ab56:	f107 020e 	add.w	r2, r7, #14
 800ab5a:	78fb      	ldrb	r3, [r7, #3]
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f7ff fea1 	bl	800a8a6 <VL53L0X_RdByte>
 800ab64:	4603      	mov	r3, r0
 800ab66:	73fb      	strb	r3, [r7, #15]

    if (Status) {
 800ab68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d110      	bne.n	800ab92 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }

    data = (data & AndData) | OrData;
 800ab70:	7bba      	ldrb	r2, [r7, #14]
 800ab72:	78bb      	ldrb	r3, [r7, #2]
 800ab74:	4013      	ands	r3, r2
 800ab76:	b2da      	uxtb	r2, r3
 800ab78:	787b      	ldrb	r3, [r7, #1]
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	b2db      	uxtb	r3, r3
 800ab7e:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800ab80:	7bba      	ldrb	r2, [r7, #14]
 800ab82:	78fb      	ldrb	r3, [r7, #3]
 800ab84:	4619      	mov	r1, r3
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f7ff ff88 	bl	800aa9c <VL53L0X_WrByte>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	73fb      	strb	r3, [r7, #15]
 800ab90:	e000      	b.n	800ab94 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800ab92:	bf00      	nop
done:
    return Status;
 800ab94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3710      	adds	r7, #16
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b084      	sub	sp, #16
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800aba8:	2300      	movs	r3, #0
 800abaa:	73fb      	strb	r3, [r7, #15]

    /* do nothing */
    VL53L0X_OsDelay();
 800abac:	2002      	movs	r0, #2
 800abae:	f000 f987 	bl	800aec0 <HAL_Delay>
    return status;
 800abb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3710      	adds	r7, #16
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
	...

0800abc0 <VL53L0X_PROXIMITY_Init>:

/**
  * @brief  VL53L0X proximity sensor Initialization.
  */
void VL53L0X_PROXIMITY_Init(void)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b09a      	sub	sp, #104	; 0x68
 800abc4:	af00      	add	r7, sp, #0
  uint16_t vl53l0x_id = 0; 
 800abc6:	2300      	movs	r3, #0
 800abc8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  
  /* Initialize IO interface */
  BSP_I2C2_Init();
 800abcc:	f7f7 fca2 	bl	8002514 <BSP_I2C2_Init>
  VL53L0X_PROXIMITY_MspInit();
 800abd0:	f000 f84e 	bl	800ac70 <VL53L0X_PROXIMITY_MspInit>
  
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 800abd4:	463b      	mov	r3, r7
 800abd6:	2263      	movs	r2, #99	; 0x63
 800abd8:	2100      	movs	r1, #0
 800abda:	4618      	mov	r0, r3
 800abdc:	f007 fcbf 	bl	801255e <memset>
  
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 800abe0:	463b      	mov	r3, r7
 800abe2:	4619      	mov	r1, r3
 800abe4:	4817      	ldr	r0, [pc, #92]	; (800ac44 <VL53L0X_PROXIMITY_Init+0x84>)
 800abe6:	f7fa ffb8 	bl	8005b5a <VL53L0X_GetDeviceInfo>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d121      	bne.n	800ac34 <VL53L0X_PROXIMITY_Init+0x74>
  {  
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 800abf0:	f107 0366 	add.w	r3, r7, #102	; 0x66
 800abf4:	461a      	mov	r2, r3
 800abf6:	21c0      	movs	r1, #192	; 0xc0
 800abf8:	4812      	ldr	r0, [pc, #72]	; (800ac44 <VL53L0X_PROXIMITY_Init+0x84>)
 800abfa:	f7ff fedb 	bl	800a9b4 <VL53L0X_RdWord>
 800abfe:	4603      	mov	r3, r0
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d113      	bne.n	800ac2c <VL53L0X_PROXIMITY_Init+0x6c>
    {
      if (vl53l0x_id == VL53L0X_ID)
 800ac04:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ac08:	f64e 62aa 	movw	r2, #61098	; 0xeeaa
 800ac0c:	4293      	cmp	r3, r2
 800ac0e:	d114      	bne.n	800ac3a <VL53L0X_PROXIMITY_Init+0x7a>
      {
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&Dev))
 800ac10:	480c      	ldr	r0, [pc, #48]	; (800ac44 <VL53L0X_PROXIMITY_Init+0x84>)
 800ac12:	f7fa ffc9 	bl	8005ba8 <VL53L0X_DataInit>
 800ac16:	4603      	mov	r3, r0
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d10e      	bne.n	800ac3a <VL53L0X_PROXIMITY_Init+0x7a>
        {
          Dev.Present = 1;
 800ac1c:	4b09      	ldr	r3, [pc, #36]	; (800ac44 <VL53L0X_PROXIMITY_Init+0x84>)
 800ac1e:	2201      	movs	r2, #1
 800ac20:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
          SetupSingleShot(&Dev);
 800ac24:	4807      	ldr	r0, [pc, #28]	; (800ac44 <VL53L0X_PROXIMITY_Init+0x84>)
 800ac26:	f000 f843 	bl	800acb0 <SetupSingleShot>
  }
  else
  {
    printf("VL53L0X Time of Flight Failed to get infos!\n");
  }  
}
 800ac2a:	e006      	b.n	800ac3a <VL53L0X_PROXIMITY_Init+0x7a>
      printf("VL53L0X Time of Flight Failed to Initialize!\n");
 800ac2c:	4806      	ldr	r0, [pc, #24]	; (800ac48 <VL53L0X_PROXIMITY_Init+0x88>)
 800ac2e:	f008 f9e9 	bl	8013004 <puts>
}
 800ac32:	e002      	b.n	800ac3a <VL53L0X_PROXIMITY_Init+0x7a>
    printf("VL53L0X Time of Flight Failed to get infos!\n");
 800ac34:	4805      	ldr	r0, [pc, #20]	; (800ac4c <VL53L0X_PROXIMITY_Init+0x8c>)
 800ac36:	f008 f9e5 	bl	8013004 <puts>
}
 800ac3a:	bf00      	nop
 800ac3c:	3768      	adds	r7, #104	; 0x68
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}
 800ac42:	bf00      	nop
 800ac44:	20000424 	.word	0x20000424
 800ac48:	08015ebc 	.word	0x08015ebc
 800ac4c:	08015eec 	.word	0x08015eec

0800ac50 <VL53L0X_PROXIMITY_GetDistance>:
/**
  * @brief  Get distance from VL53L0X proximity sensor.
  * @retval Distance in mm
  */
uint16_t VL53L0X_PROXIMITY_GetDistance(void)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b088      	sub	sp, #32
 800ac54:	af00      	add	r7, sp, #0
  VL53L0X_RangingMeasurementData_t RangingMeasurementData;
  
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 800ac56:	1d3b      	adds	r3, r7, #4
 800ac58:	4619      	mov	r1, r3
 800ac5a:	4804      	ldr	r0, [pc, #16]	; (800ac6c <VL53L0X_PROXIMITY_GetDistance+0x1c>)
 800ac5c:	f7fc f9ee 	bl	800703c <VL53L0X_PerformSingleRangingMeasurement>
  
  return RangingMeasurementData.RangeMilliMeter;  
 800ac60:	89bb      	ldrh	r3, [r7, #12]
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3720      	adds	r7, #32
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	20000424 	.word	0x20000424

0800ac70 <VL53L0X_PROXIMITY_MspInit>:

/**
  * @brief  VL53L0X proximity sensor Msp Initialization.
  */
void VL53L0X_PROXIMITY_MspInit(void)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b086      	sub	sp, #24
 800ac74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 800ac76:	2340      	movs	r3, #64	; 0x40
 800ac78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ac7e:	2301      	movs	r3, #1
 800ac80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800ac82:	2302      	movs	r3, #2
 800ac84:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 800ac86:	1d3b      	adds	r3, r7, #4
 800ac88:	4619      	mov	r1, r3
 800ac8a:	4808      	ldr	r0, [pc, #32]	; (800acac <VL53L0X_PROXIMITY_MspInit+0x3c>)
 800ac8c:	f000 fa1e 	bl	800b0cc <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_SET);
 800ac90:	2201      	movs	r2, #1
 800ac92:	2140      	movs	r1, #64	; 0x40
 800ac94:	4805      	ldr	r0, [pc, #20]	; (800acac <VL53L0X_PROXIMITY_MspInit+0x3c>)
 800ac96:	f000 fccf 	bl	800b638 <HAL_GPIO_WritePin>
  
  HAL_Delay(1000);  
 800ac9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800ac9e:	f000 f90f 	bl	800aec0 <HAL_Delay>
}
 800aca2:	bf00      	nop
 800aca4:	3718      	adds	r7, #24
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	48000800 	.word	0x48000800

0800acb0 <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(VL53L0X_Dev_t* pDev)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b08a      	sub	sp, #40	; 0x28
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
  int status;
  uint8_t VhvSettings;
  uint8_t PhaseCal;
  uint32_t refSpadCount;
  uint8_t isApertureSpads;
  FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 800acb8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800acbc:	627b      	str	r3, [r7, #36]	; 0x24
  FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 800acbe:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800acc2:	623b      	str	r3, [r7, #32]
  uint32_t timingBudget = 33000;
 800acc4:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800acc8:	61fb      	str	r3, [r7, #28]
  uint8_t preRangeVcselPeriod = 14;
 800acca:	230e      	movs	r3, #14
 800accc:	76fb      	strb	r3, [r7, #27]
  uint8_t finalRangeVcselPeriod = 10;
 800acce:	230a      	movs	r3, #10
 800acd0:	76bb      	strb	r3, [r7, #26]
                          
  if (pDev->Present)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800acd8:	2b00      	cmp	r3, #0
 800acda:	f000 80a4 	beq.w	800ae26 <SetupSingleShot+0x176>
  {
    status = VL53L0X_StaticInit(pDev);
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f7fb f86c 	bl	8005dbc <VL53L0X_StaticInit>
 800ace4:	4603      	mov	r3, r0
 800ace6:	617b      	str	r3, [r7, #20]
    if (status)
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d002      	beq.n	800acf4 <SetupSingleShot+0x44>
    {
      printf("VL53L0X_StaticInit failed\n");
 800acee:	4850      	ldr	r0, [pc, #320]	; (800ae30 <SetupSingleShot+0x180>)
 800acf0:	f008 f988 	bl	8013004 <puts>
    }
    
    status = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal);
 800acf4:	f107 0212 	add.w	r2, r7, #18
 800acf8:	f107 0313 	add.w	r3, r7, #19
 800acfc:	4619      	mov	r1, r3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f7fb ff30 	bl	8006b64 <VL53L0X_PerformRefCalibration>
 800ad04:	4603      	mov	r3, r0
 800ad06:	617b      	str	r3, [r7, #20]
    if (status)
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d002      	beq.n	800ad14 <SetupSingleShot+0x64>
    {
      printf("VL53L0X_PerformRefCalibration failed\n");
 800ad0e:	4849      	ldr	r0, [pc, #292]	; (800ae34 <SetupSingleShot+0x184>)
 800ad10:	f008 f978 	bl	8013004 <puts>
    }
    
    status = VL53L0X_PerformRefSpadManagement(pDev, &refSpadCount, &isApertureSpads);
 800ad14:	f107 020b 	add.w	r2, r7, #11
 800ad18:	f107 030c 	add.w	r3, r7, #12
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f7fc fb78 	bl	8007414 <VL53L0X_PerformRefSpadManagement>
 800ad24:	4603      	mov	r3, r0
 800ad26:	617b      	str	r3, [r7, #20]
    if (status)
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d002      	beq.n	800ad34 <SetupSingleShot+0x84>
    {
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 800ad2e:	4842      	ldr	r0, [pc, #264]	; (800ae38 <SetupSingleShot+0x188>)
 800ad30:	f008 f968 	bl	8013004 <puts>
    }
    
    status = VL53L0X_SetDeviceMode(pDev, VL53L0X_DEVICEMODE_SINGLE_RANGING); /* Setup in single ranging mode */
 800ad34:	2100      	movs	r1, #0
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7fb fa52 	bl	80061e0 <VL53L0X_SetDeviceMode>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	617b      	str	r3, [r7, #20]
    if (status)
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d002      	beq.n	800ad4c <SetupSingleShot+0x9c>
    {
      printf("VL53L0X_SetDeviceMode failed\n");
 800ad46:	483d      	ldr	r0, [pc, #244]	; (800ae3c <SetupSingleShot+0x18c>)
 800ad48:	f008 f95c 	bl	8013004 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); /* Enable Sigma limit */
 800ad4c:	2201      	movs	r2, #1
 800ad4e:	2100      	movs	r1, #0
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f7fb fd01 	bl	8006758 <VL53L0X_SetLimitCheckEnable>
 800ad56:	4603      	mov	r3, r0
 800ad58:	617b      	str	r3, [r7, #20]
    if (status)
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d002      	beq.n	800ad66 <SetupSingleShot+0xb6>
    {
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800ad60:	4837      	ldr	r0, [pc, #220]	; (800ae40 <SetupSingleShot+0x190>)
 800ad62:	f008 f94f 	bl	8013004 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); /* Enable Signa limit */
 800ad66:	2201      	movs	r2, #1
 800ad68:	2101      	movs	r1, #1
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f7fb fcf4 	bl	8006758 <VL53L0X_SetLimitCheckEnable>
 800ad70:	4603      	mov	r3, r0
 800ad72:	617b      	str	r3, [r7, #20]
    if (status)
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d002      	beq.n	800ad80 <SetupSingleShot+0xd0>
    {
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800ad7a:	4831      	ldr	r0, [pc, #196]	; (800ae40 <SetupSingleShot+0x190>)
 800ad7c:	f008 f942 	bl	8013004 <puts>
    }
    
    /* Ranging configuration */
    signalLimit = (FixPoint1616_t)(0.1*65536);
 800ad80:	f641 1399 	movw	r3, #6553	; 0x1999
 800ad84:	627b      	str	r3, [r7, #36]	; 0x24
    sigmaLimit = (FixPoint1616_t)(60*65536);
 800ad86:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800ad8a:	623b      	str	r3, [r7, #32]
    timingBudget = 33000;
 800ad8c:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800ad90:	61fb      	str	r3, [r7, #28]
    preRangeVcselPeriod = 18;
 800ad92:	2312      	movs	r3, #18
 800ad94:	76fb      	strb	r3, [r7, #27]
    finalRangeVcselPeriod = 14;
 800ad96:	230e      	movs	r3, #14
 800ad98:	76bb      	strb	r3, [r7, #26]
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 800ad9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad9c:	2101      	movs	r1, #1
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f7fb fd8a 	bl	80068b8 <VL53L0X_SetLimitCheckValue>
 800ada4:	4603      	mov	r3, r0
 800ada6:	617b      	str	r3, [r7, #20]
    
    if (status)
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d002      	beq.n	800adb4 <SetupSingleShot+0x104>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800adae:	4825      	ldr	r0, [pc, #148]	; (800ae44 <SetupSingleShot+0x194>)
 800adb0:	f008 f928 	bl	8013004 <puts>
    }
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 800adb4:	6a3a      	ldr	r2, [r7, #32]
 800adb6:	2100      	movs	r1, #0
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f7fb fd7d 	bl	80068b8 <VL53L0X_SetLimitCheckValue>
 800adbe:	4603      	mov	r3, r0
 800adc0:	617b      	str	r3, [r7, #20]
    if (status)
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d002      	beq.n	800adce <SetupSingleShot+0x11e>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800adc8:	481e      	ldr	r0, [pc, #120]	; (800ae44 <SetupSingleShot+0x194>)
 800adca:	f008 f91b 	bl	8013004 <puts>
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,  timingBudget);
 800adce:	69f9      	ldr	r1, [r7, #28]
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f7fb fa63 	bl	800629c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800add6:	4603      	mov	r3, r0
 800add8:	617b      	str	r3, [r7, #20]
    if (status)
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d002      	beq.n	800ade6 <SetupSingleShot+0x136>
    {
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 800ade0:	4819      	ldr	r0, [pc, #100]	; (800ae48 <SetupSingleShot+0x198>)
 800ade2:	f008 f90f 	bl	8013004 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 800ade6:	7efb      	ldrb	r3, [r7, #27]
 800ade8:	461a      	mov	r2, r3
 800adea:	2100      	movs	r1, #0
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f7fb fa7b 	bl	80062e8 <VL53L0X_SetVcselPulsePeriod>
 800adf2:	4603      	mov	r3, r0
 800adf4:	617b      	str	r3, [r7, #20]
    if (status)
 800adf6:	697b      	ldr	r3, [r7, #20]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d002      	beq.n	800ae02 <SetupSingleShot+0x152>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 800adfc:	4813      	ldr	r0, [pc, #76]	; (800ae4c <SetupSingleShot+0x19c>)
 800adfe:	f008 f901 	bl	8013004 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 800ae02:	7ebb      	ldrb	r3, [r7, #26]
 800ae04:	461a      	mov	r2, r3
 800ae06:	2101      	movs	r1, #1
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f7fb fa6d 	bl	80062e8 <VL53L0X_SetVcselPulsePeriod>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	617b      	str	r3, [r7, #20]
    if (status)
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d002      	beq.n	800ae1e <SetupSingleShot+0x16e>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 800ae18:	480c      	ldr	r0, [pc, #48]	; (800ae4c <SetupSingleShot+0x19c>)
 800ae1a:	f008 f8f3 	bl	8013004 <puts>
    }
    
    pDev->LeakyFirst = 1;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2201      	movs	r2, #1
 800ae22:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
  }
}
 800ae26:	bf00      	nop
 800ae28:	3728      	adds	r7, #40	; 0x28
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	08015f18 	.word	0x08015f18
 800ae34:	08015f34 	.word	0x08015f34
 800ae38:	08015f5c 	.word	0x08015f5c
 800ae3c:	08015f84 	.word	0x08015f84
 800ae40:	08015fa4 	.word	0x08015fa4
 800ae44:	08015fc8 	.word	0x08015fc8
 800ae48:	08015fec 	.word	0x08015fec
 800ae4c:	08016024 	.word	0x08016024

0800ae50 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b082      	sub	sp, #8
 800ae54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ae56:	2300      	movs	r3, #0
 800ae58:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ae5a:	2003      	movs	r0, #3
 800ae5c:	f000 f901 	bl	800b062 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800ae60:	200f      	movs	r0, #15
 800ae62:	f7f6 ffdf 	bl	8001e24 <HAL_InitTick>
 800ae66:	4603      	mov	r3, r0
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d002      	beq.n	800ae72 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	71fb      	strb	r3, [r7, #7]
 800ae70:	e001      	b.n	800ae76 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800ae72:	f7f6 fe45 	bl	8001b00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ae76:	79fb      	ldrb	r3, [r7, #7]
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3708      	adds	r7, #8
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ae80:	b480      	push	{r7}
 800ae82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800ae84:	4b06      	ldr	r3, [pc, #24]	; (800aea0 <HAL_IncTick+0x20>)
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	461a      	mov	r2, r3
 800ae8a:	4b06      	ldr	r3, [pc, #24]	; (800aea4 <HAL_IncTick+0x24>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4413      	add	r3, r2
 800ae90:	4a04      	ldr	r2, [pc, #16]	; (800aea4 <HAL_IncTick+0x24>)
 800ae92:	6013      	str	r3, [r2, #0]
}
 800ae94:	bf00      	nop
 800ae96:	46bd      	mov	sp, r7
 800ae98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9c:	4770      	bx	lr
 800ae9e:	bf00      	nop
 800aea0:	200005b0 	.word	0x200005b0
 800aea4:	20010e4c 	.word	0x20010e4c

0800aea8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	af00      	add	r7, sp, #0
  return uwTick;
 800aeac:	4b03      	ldr	r3, [pc, #12]	; (800aebc <HAL_GetTick+0x14>)
 800aeae:	681b      	ldr	r3, [r3, #0]
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr
 800aeba:	bf00      	nop
 800aebc:	20010e4c 	.word	0x20010e4c

0800aec0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b084      	sub	sp, #16
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800aec8:	f7ff ffee 	bl	800aea8 <HAL_GetTick>
 800aecc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aed8:	d005      	beq.n	800aee6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800aeda:	4b0a      	ldr	r3, [pc, #40]	; (800af04 <HAL_Delay+0x44>)
 800aedc:	781b      	ldrb	r3, [r3, #0]
 800aede:	461a      	mov	r2, r3
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	4413      	add	r3, r2
 800aee4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800aee6:	bf00      	nop
 800aee8:	f7ff ffde 	bl	800aea8 <HAL_GetTick>
 800aeec:	4602      	mov	r2, r0
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	1ad3      	subs	r3, r2, r3
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d8f7      	bhi.n	800aee8 <HAL_Delay+0x28>
  {
  }
}
 800aef8:	bf00      	nop
 800aefa:	bf00      	nop
 800aefc:	3710      	adds	r7, #16
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	200005b0 	.word	0x200005b0

0800af08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800af08:	b480      	push	{r7}
 800af0a:	b085      	sub	sp, #20
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f003 0307 	and.w	r3, r3, #7
 800af16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800af18:	4b0c      	ldr	r3, [pc, #48]	; (800af4c <__NVIC_SetPriorityGrouping+0x44>)
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800af1e:	68ba      	ldr	r2, [r7, #8]
 800af20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800af24:	4013      	ands	r3, r2
 800af26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800af30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800af34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800af3a:	4a04      	ldr	r2, [pc, #16]	; (800af4c <__NVIC_SetPriorityGrouping+0x44>)
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	60d3      	str	r3, [r2, #12]
}
 800af40:	bf00      	nop
 800af42:	3714      	adds	r7, #20
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr
 800af4c:	e000ed00 	.word	0xe000ed00

0800af50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800af50:	b480      	push	{r7}
 800af52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800af54:	4b04      	ldr	r3, [pc, #16]	; (800af68 <__NVIC_GetPriorityGrouping+0x18>)
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	0a1b      	lsrs	r3, r3, #8
 800af5a:	f003 0307 	and.w	r3, r3, #7
}
 800af5e:	4618      	mov	r0, r3
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr
 800af68:	e000ed00 	.word	0xe000ed00

0800af6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800af6c:	b480      	push	{r7}
 800af6e:	b083      	sub	sp, #12
 800af70:	af00      	add	r7, sp, #0
 800af72:	4603      	mov	r3, r0
 800af74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800af76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	db0b      	blt.n	800af96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800af7e:	79fb      	ldrb	r3, [r7, #7]
 800af80:	f003 021f 	and.w	r2, r3, #31
 800af84:	4907      	ldr	r1, [pc, #28]	; (800afa4 <__NVIC_EnableIRQ+0x38>)
 800af86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af8a:	095b      	lsrs	r3, r3, #5
 800af8c:	2001      	movs	r0, #1
 800af8e:	fa00 f202 	lsl.w	r2, r0, r2
 800af92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800af96:	bf00      	nop
 800af98:	370c      	adds	r7, #12
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	e000e100 	.word	0xe000e100

0800afa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b083      	sub	sp, #12
 800afac:	af00      	add	r7, sp, #0
 800afae:	4603      	mov	r3, r0
 800afb0:	6039      	str	r1, [r7, #0]
 800afb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800afb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	db0a      	blt.n	800afd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	b2da      	uxtb	r2, r3
 800afc0:	490c      	ldr	r1, [pc, #48]	; (800aff4 <__NVIC_SetPriority+0x4c>)
 800afc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800afc6:	0112      	lsls	r2, r2, #4
 800afc8:	b2d2      	uxtb	r2, r2
 800afca:	440b      	add	r3, r1
 800afcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800afd0:	e00a      	b.n	800afe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	b2da      	uxtb	r2, r3
 800afd6:	4908      	ldr	r1, [pc, #32]	; (800aff8 <__NVIC_SetPriority+0x50>)
 800afd8:	79fb      	ldrb	r3, [r7, #7]
 800afda:	f003 030f 	and.w	r3, r3, #15
 800afde:	3b04      	subs	r3, #4
 800afe0:	0112      	lsls	r2, r2, #4
 800afe2:	b2d2      	uxtb	r2, r2
 800afe4:	440b      	add	r3, r1
 800afe6:	761a      	strb	r2, [r3, #24]
}
 800afe8:	bf00      	nop
 800afea:	370c      	adds	r7, #12
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr
 800aff4:	e000e100 	.word	0xe000e100
 800aff8:	e000ed00 	.word	0xe000ed00

0800affc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800affc:	b480      	push	{r7}
 800affe:	b089      	sub	sp, #36	; 0x24
 800b000:	af00      	add	r7, sp, #0
 800b002:	60f8      	str	r0, [r7, #12]
 800b004:	60b9      	str	r1, [r7, #8]
 800b006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f003 0307 	and.w	r3, r3, #7
 800b00e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	f1c3 0307 	rsb	r3, r3, #7
 800b016:	2b04      	cmp	r3, #4
 800b018:	bf28      	it	cs
 800b01a:	2304      	movcs	r3, #4
 800b01c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b01e:	69fb      	ldr	r3, [r7, #28]
 800b020:	3304      	adds	r3, #4
 800b022:	2b06      	cmp	r3, #6
 800b024:	d902      	bls.n	800b02c <NVIC_EncodePriority+0x30>
 800b026:	69fb      	ldr	r3, [r7, #28]
 800b028:	3b03      	subs	r3, #3
 800b02a:	e000      	b.n	800b02e <NVIC_EncodePriority+0x32>
 800b02c:	2300      	movs	r3, #0
 800b02e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b030:	f04f 32ff 	mov.w	r2, #4294967295
 800b034:	69bb      	ldr	r3, [r7, #24]
 800b036:	fa02 f303 	lsl.w	r3, r2, r3
 800b03a:	43da      	mvns	r2, r3
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	401a      	ands	r2, r3
 800b040:	697b      	ldr	r3, [r7, #20]
 800b042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b044:	f04f 31ff 	mov.w	r1, #4294967295
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	fa01 f303 	lsl.w	r3, r1, r3
 800b04e:	43d9      	mvns	r1, r3
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b054:	4313      	orrs	r3, r2
         );
}
 800b056:	4618      	mov	r0, r3
 800b058:	3724      	adds	r7, #36	; 0x24
 800b05a:	46bd      	mov	sp, r7
 800b05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b060:	4770      	bx	lr

0800b062 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b062:	b580      	push	{r7, lr}
 800b064:	b082      	sub	sp, #8
 800b066:	af00      	add	r7, sp, #0
 800b068:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f7ff ff4c 	bl	800af08 <__NVIC_SetPriorityGrouping>
}
 800b070:	bf00      	nop
 800b072:	3708      	adds	r7, #8
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b086      	sub	sp, #24
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	4603      	mov	r3, r0
 800b080:	60b9      	str	r1, [r7, #8]
 800b082:	607a      	str	r2, [r7, #4]
 800b084:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b086:	2300      	movs	r3, #0
 800b088:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b08a:	f7ff ff61 	bl	800af50 <__NVIC_GetPriorityGrouping>
 800b08e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b090:	687a      	ldr	r2, [r7, #4]
 800b092:	68b9      	ldr	r1, [r7, #8]
 800b094:	6978      	ldr	r0, [r7, #20]
 800b096:	f7ff ffb1 	bl	800affc <NVIC_EncodePriority>
 800b09a:	4602      	mov	r2, r0
 800b09c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0a0:	4611      	mov	r1, r2
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f7ff ff80 	bl	800afa8 <__NVIC_SetPriority>
}
 800b0a8:	bf00      	nop
 800b0aa:	3718      	adds	r7, #24
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}

0800b0b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b082      	sub	sp, #8
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b0ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f7ff ff54 	bl	800af6c <__NVIC_EnableIRQ>
}
 800b0c4:	bf00      	nop
 800b0c6:	3708      	adds	r7, #8
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}

0800b0cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b087      	sub	sp, #28
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b0da:	e17f      	b.n	800b3dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	681a      	ldr	r2, [r3, #0]
 800b0e0:	2101      	movs	r1, #1
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	fa01 f303 	lsl.w	r3, r1, r3
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	f000 8171 	beq.w	800b3d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d00b      	beq.n	800b114 <HAL_GPIO_Init+0x48>
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	2b02      	cmp	r3, #2
 800b102:	d007      	beq.n	800b114 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b108:	2b11      	cmp	r3, #17
 800b10a:	d003      	beq.n	800b114 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	2b12      	cmp	r3, #18
 800b112:	d130      	bne.n	800b176 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	005b      	lsls	r3, r3, #1
 800b11e:	2203      	movs	r2, #3
 800b120:	fa02 f303 	lsl.w	r3, r2, r3
 800b124:	43db      	mvns	r3, r3
 800b126:	693a      	ldr	r2, [r7, #16]
 800b128:	4013      	ands	r3, r2
 800b12a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	68da      	ldr	r2, [r3, #12]
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	005b      	lsls	r3, r3, #1
 800b134:	fa02 f303 	lsl.w	r3, r2, r3
 800b138:	693a      	ldr	r2, [r7, #16]
 800b13a:	4313      	orrs	r3, r2
 800b13c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	693a      	ldr	r2, [r7, #16]
 800b142:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	685b      	ldr	r3, [r3, #4]
 800b148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b14a:	2201      	movs	r2, #1
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	fa02 f303 	lsl.w	r3, r2, r3
 800b152:	43db      	mvns	r3, r3
 800b154:	693a      	ldr	r2, [r7, #16]
 800b156:	4013      	ands	r3, r2
 800b158:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	091b      	lsrs	r3, r3, #4
 800b160:	f003 0201 	and.w	r2, r3, #1
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	fa02 f303 	lsl.w	r3, r2, r3
 800b16a:	693a      	ldr	r2, [r7, #16]
 800b16c:	4313      	orrs	r3, r2
 800b16e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	693a      	ldr	r2, [r7, #16]
 800b174:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	f003 0303 	and.w	r3, r3, #3
 800b17e:	2b03      	cmp	r3, #3
 800b180:	d118      	bne.n	800b1b4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b186:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800b188:	2201      	movs	r2, #1
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	fa02 f303 	lsl.w	r3, r2, r3
 800b190:	43db      	mvns	r3, r3
 800b192:	693a      	ldr	r2, [r7, #16]
 800b194:	4013      	ands	r3, r2
 800b196:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	08db      	lsrs	r3, r3, #3
 800b19e:	f003 0201 	and.w	r2, r3, #1
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	fa02 f303 	lsl.w	r3, r2, r3
 800b1a8:	693a      	ldr	r2, [r7, #16]
 800b1aa:	4313      	orrs	r3, r2
 800b1ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	693a      	ldr	r2, [r7, #16]
 800b1b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	68db      	ldr	r3, [r3, #12]
 800b1b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	005b      	lsls	r3, r3, #1
 800b1be:	2203      	movs	r2, #3
 800b1c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b1c4:	43db      	mvns	r3, r3
 800b1c6:	693a      	ldr	r2, [r7, #16]
 800b1c8:	4013      	ands	r3, r2
 800b1ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	689a      	ldr	r2, [r3, #8]
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	005b      	lsls	r3, r3, #1
 800b1d4:	fa02 f303 	lsl.w	r3, r2, r3
 800b1d8:	693a      	ldr	r2, [r7, #16]
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	693a      	ldr	r2, [r7, #16]
 800b1e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	2b02      	cmp	r3, #2
 800b1ea:	d003      	beq.n	800b1f4 <HAL_GPIO_Init+0x128>
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	2b12      	cmp	r3, #18
 800b1f2:	d123      	bne.n	800b23c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	08da      	lsrs	r2, r3, #3
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	3208      	adds	r2, #8
 800b1fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b200:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	f003 0307 	and.w	r3, r3, #7
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	220f      	movs	r2, #15
 800b20c:	fa02 f303 	lsl.w	r3, r2, r3
 800b210:	43db      	mvns	r3, r3
 800b212:	693a      	ldr	r2, [r7, #16]
 800b214:	4013      	ands	r3, r2
 800b216:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	691a      	ldr	r2, [r3, #16]
 800b21c:	697b      	ldr	r3, [r7, #20]
 800b21e:	f003 0307 	and.w	r3, r3, #7
 800b222:	009b      	lsls	r3, r3, #2
 800b224:	fa02 f303 	lsl.w	r3, r2, r3
 800b228:	693a      	ldr	r2, [r7, #16]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	08da      	lsrs	r2, r3, #3
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	3208      	adds	r2, #8
 800b236:	6939      	ldr	r1, [r7, #16]
 800b238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	005b      	lsls	r3, r3, #1
 800b246:	2203      	movs	r2, #3
 800b248:	fa02 f303 	lsl.w	r3, r2, r3
 800b24c:	43db      	mvns	r3, r3
 800b24e:	693a      	ldr	r2, [r7, #16]
 800b250:	4013      	ands	r3, r2
 800b252:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	f003 0203 	and.w	r2, r3, #3
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	005b      	lsls	r3, r3, #1
 800b260:	fa02 f303 	lsl.w	r3, r2, r3
 800b264:	693a      	ldr	r2, [r7, #16]
 800b266:	4313      	orrs	r3, r2
 800b268:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	693a      	ldr	r2, [r7, #16]
 800b26e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b278:	2b00      	cmp	r3, #0
 800b27a:	f000 80ac 	beq.w	800b3d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b27e:	4b5f      	ldr	r3, [pc, #380]	; (800b3fc <HAL_GPIO_Init+0x330>)
 800b280:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b282:	4a5e      	ldr	r2, [pc, #376]	; (800b3fc <HAL_GPIO_Init+0x330>)
 800b284:	f043 0301 	orr.w	r3, r3, #1
 800b288:	6613      	str	r3, [r2, #96]	; 0x60
 800b28a:	4b5c      	ldr	r3, [pc, #368]	; (800b3fc <HAL_GPIO_Init+0x330>)
 800b28c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b28e:	f003 0301 	and.w	r3, r3, #1
 800b292:	60bb      	str	r3, [r7, #8]
 800b294:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800b296:	4a5a      	ldr	r2, [pc, #360]	; (800b400 <HAL_GPIO_Init+0x334>)
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	089b      	lsrs	r3, r3, #2
 800b29c:	3302      	adds	r3, #2
 800b29e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	f003 0303 	and.w	r3, r3, #3
 800b2aa:	009b      	lsls	r3, r3, #2
 800b2ac:	220f      	movs	r2, #15
 800b2ae:	fa02 f303 	lsl.w	r3, r2, r3
 800b2b2:	43db      	mvns	r3, r3
 800b2b4:	693a      	ldr	r2, [r7, #16]
 800b2b6:	4013      	ands	r3, r2
 800b2b8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b2c0:	d025      	beq.n	800b30e <HAL_GPIO_Init+0x242>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	4a4f      	ldr	r2, [pc, #316]	; (800b404 <HAL_GPIO_Init+0x338>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d01f      	beq.n	800b30a <HAL_GPIO_Init+0x23e>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4a4e      	ldr	r2, [pc, #312]	; (800b408 <HAL_GPIO_Init+0x33c>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d019      	beq.n	800b306 <HAL_GPIO_Init+0x23a>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	4a4d      	ldr	r2, [pc, #308]	; (800b40c <HAL_GPIO_Init+0x340>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d013      	beq.n	800b302 <HAL_GPIO_Init+0x236>
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	4a4c      	ldr	r2, [pc, #304]	; (800b410 <HAL_GPIO_Init+0x344>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d00d      	beq.n	800b2fe <HAL_GPIO_Init+0x232>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	4a4b      	ldr	r2, [pc, #300]	; (800b414 <HAL_GPIO_Init+0x348>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d007      	beq.n	800b2fa <HAL_GPIO_Init+0x22e>
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	4a4a      	ldr	r2, [pc, #296]	; (800b418 <HAL_GPIO_Init+0x34c>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d101      	bne.n	800b2f6 <HAL_GPIO_Init+0x22a>
 800b2f2:	2306      	movs	r3, #6
 800b2f4:	e00c      	b.n	800b310 <HAL_GPIO_Init+0x244>
 800b2f6:	2307      	movs	r3, #7
 800b2f8:	e00a      	b.n	800b310 <HAL_GPIO_Init+0x244>
 800b2fa:	2305      	movs	r3, #5
 800b2fc:	e008      	b.n	800b310 <HAL_GPIO_Init+0x244>
 800b2fe:	2304      	movs	r3, #4
 800b300:	e006      	b.n	800b310 <HAL_GPIO_Init+0x244>
 800b302:	2303      	movs	r3, #3
 800b304:	e004      	b.n	800b310 <HAL_GPIO_Init+0x244>
 800b306:	2302      	movs	r3, #2
 800b308:	e002      	b.n	800b310 <HAL_GPIO_Init+0x244>
 800b30a:	2301      	movs	r3, #1
 800b30c:	e000      	b.n	800b310 <HAL_GPIO_Init+0x244>
 800b30e:	2300      	movs	r3, #0
 800b310:	697a      	ldr	r2, [r7, #20]
 800b312:	f002 0203 	and.w	r2, r2, #3
 800b316:	0092      	lsls	r2, r2, #2
 800b318:	4093      	lsls	r3, r2
 800b31a:	693a      	ldr	r2, [r7, #16]
 800b31c:	4313      	orrs	r3, r2
 800b31e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800b320:	4937      	ldr	r1, [pc, #220]	; (800b400 <HAL_GPIO_Init+0x334>)
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	089b      	lsrs	r3, r3, #2
 800b326:	3302      	adds	r3, #2
 800b328:	693a      	ldr	r2, [r7, #16]
 800b32a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b32e:	4b3b      	ldr	r3, [pc, #236]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	43db      	mvns	r3, r3
 800b338:	693a      	ldr	r2, [r7, #16]
 800b33a:	4013      	ands	r3, r2
 800b33c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b346:	2b00      	cmp	r3, #0
 800b348:	d003      	beq.n	800b352 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	4313      	orrs	r3, r2
 800b350:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b352:	4a32      	ldr	r2, [pc, #200]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800b358:	4b30      	ldr	r3, [pc, #192]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	43db      	mvns	r3, r3
 800b362:	693a      	ldr	r2, [r7, #16]
 800b364:	4013      	ands	r3, r2
 800b366:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	685b      	ldr	r3, [r3, #4]
 800b36c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b370:	2b00      	cmp	r3, #0
 800b372:	d003      	beq.n	800b37c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800b374:	693a      	ldr	r2, [r7, #16]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	4313      	orrs	r3, r2
 800b37a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b37c:	4a27      	ldr	r2, [pc, #156]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b382:	4b26      	ldr	r3, [pc, #152]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b384:	689b      	ldr	r3, [r3, #8]
 800b386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	43db      	mvns	r3, r3
 800b38c:	693a      	ldr	r2, [r7, #16]
 800b38e:	4013      	ands	r3, r2
 800b390:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d003      	beq.n	800b3a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800b39e:	693a      	ldr	r2, [r7, #16]
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b3a6:	4a1d      	ldr	r2, [pc, #116]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b3ac:	4b1b      	ldr	r3, [pc, #108]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b3ae:	68db      	ldr	r3, [r3, #12]
 800b3b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	43db      	mvns	r3, r3
 800b3b6:	693a      	ldr	r2, [r7, #16]
 800b3b8:	4013      	ands	r3, r2
 800b3ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	685b      	ldr	r3, [r3, #4]
 800b3c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d003      	beq.n	800b3d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800b3c8:	693a      	ldr	r2, [r7, #16]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	4313      	orrs	r3, r2
 800b3ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b3d0:	4a12      	ldr	r2, [pc, #72]	; (800b41c <HAL_GPIO_Init+0x350>)
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800b3d6:	697b      	ldr	r3, [r7, #20]
 800b3d8:	3301      	adds	r3, #1
 800b3da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	681a      	ldr	r2, [r3, #0]
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	fa22 f303 	lsr.w	r3, r2, r3
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	f47f ae78 	bne.w	800b0dc <HAL_GPIO_Init+0x10>
  }
}
 800b3ec:	bf00      	nop
 800b3ee:	bf00      	nop
 800b3f0:	371c      	adds	r7, #28
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	40021000 	.word	0x40021000
 800b400:	40010000 	.word	0x40010000
 800b404:	48000400 	.word	0x48000400
 800b408:	48000800 	.word	0x48000800
 800b40c:	48000c00 	.word	0x48000c00
 800b410:	48001000 	.word	0x48001000
 800b414:	48001400 	.word	0x48001400
 800b418:	48001800 	.word	0x48001800
 800b41c:	40010400 	.word	0x40010400

0800b420 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b420:	b480      	push	{r7}
 800b422:	b087      	sub	sp, #28
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b42a:	2300      	movs	r3, #0
 800b42c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800b42e:	e0cd      	b.n	800b5cc <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800b430:	2201      	movs	r2, #1
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	fa02 f303 	lsl.w	r3, r2, r3
 800b438:	683a      	ldr	r2, [r7, #0]
 800b43a:	4013      	ands	r3, r2
 800b43c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	2b00      	cmp	r3, #0
 800b442:	f000 80c0 	beq.w	800b5c6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800b446:	4a68      	ldr	r2, [pc, #416]	; (800b5e8 <HAL_GPIO_DeInit+0x1c8>)
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	089b      	lsrs	r3, r3, #2
 800b44c:	3302      	adds	r3, #2
 800b44e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b452:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	f003 0303 	and.w	r3, r3, #3
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	220f      	movs	r2, #15
 800b45e:	fa02 f303 	lsl.w	r3, r2, r3
 800b462:	68fa      	ldr	r2, [r7, #12]
 800b464:	4013      	ands	r3, r2
 800b466:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b46e:	d025      	beq.n	800b4bc <HAL_GPIO_DeInit+0x9c>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	4a5e      	ldr	r2, [pc, #376]	; (800b5ec <HAL_GPIO_DeInit+0x1cc>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d01f      	beq.n	800b4b8 <HAL_GPIO_DeInit+0x98>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	4a5d      	ldr	r2, [pc, #372]	; (800b5f0 <HAL_GPIO_DeInit+0x1d0>)
 800b47c:	4293      	cmp	r3, r2
 800b47e:	d019      	beq.n	800b4b4 <HAL_GPIO_DeInit+0x94>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	4a5c      	ldr	r2, [pc, #368]	; (800b5f4 <HAL_GPIO_DeInit+0x1d4>)
 800b484:	4293      	cmp	r3, r2
 800b486:	d013      	beq.n	800b4b0 <HAL_GPIO_DeInit+0x90>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4a5b      	ldr	r2, [pc, #364]	; (800b5f8 <HAL_GPIO_DeInit+0x1d8>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d00d      	beq.n	800b4ac <HAL_GPIO_DeInit+0x8c>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	4a5a      	ldr	r2, [pc, #360]	; (800b5fc <HAL_GPIO_DeInit+0x1dc>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d007      	beq.n	800b4a8 <HAL_GPIO_DeInit+0x88>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4a59      	ldr	r2, [pc, #356]	; (800b600 <HAL_GPIO_DeInit+0x1e0>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d101      	bne.n	800b4a4 <HAL_GPIO_DeInit+0x84>
 800b4a0:	2306      	movs	r3, #6
 800b4a2:	e00c      	b.n	800b4be <HAL_GPIO_DeInit+0x9e>
 800b4a4:	2307      	movs	r3, #7
 800b4a6:	e00a      	b.n	800b4be <HAL_GPIO_DeInit+0x9e>
 800b4a8:	2305      	movs	r3, #5
 800b4aa:	e008      	b.n	800b4be <HAL_GPIO_DeInit+0x9e>
 800b4ac:	2304      	movs	r3, #4
 800b4ae:	e006      	b.n	800b4be <HAL_GPIO_DeInit+0x9e>
 800b4b0:	2303      	movs	r3, #3
 800b4b2:	e004      	b.n	800b4be <HAL_GPIO_DeInit+0x9e>
 800b4b4:	2302      	movs	r3, #2
 800b4b6:	e002      	b.n	800b4be <HAL_GPIO_DeInit+0x9e>
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	e000      	b.n	800b4be <HAL_GPIO_DeInit+0x9e>
 800b4bc:	2300      	movs	r3, #0
 800b4be:	697a      	ldr	r2, [r7, #20]
 800b4c0:	f002 0203 	and.w	r2, r2, #3
 800b4c4:	0092      	lsls	r2, r2, #2
 800b4c6:	4093      	lsls	r3, r2
 800b4c8:	68fa      	ldr	r2, [r7, #12]
 800b4ca:	429a      	cmp	r2, r3
 800b4cc:	d132      	bne.n	800b534 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800b4ce:	4b4d      	ldr	r3, [pc, #308]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	43db      	mvns	r3, r3
 800b4d6:	494b      	ldr	r1, [pc, #300]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b4d8:	4013      	ands	r3, r2
 800b4da:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800b4dc:	4b49      	ldr	r3, [pc, #292]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b4de:	685a      	ldr	r2, [r3, #4]
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	43db      	mvns	r3, r3
 800b4e4:	4947      	ldr	r1, [pc, #284]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b4e6:	4013      	ands	r3, r2
 800b4e8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800b4ea:	4b46      	ldr	r3, [pc, #280]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b4ec:	689a      	ldr	r2, [r3, #8]
 800b4ee:	693b      	ldr	r3, [r7, #16]
 800b4f0:	43db      	mvns	r3, r3
 800b4f2:	4944      	ldr	r1, [pc, #272]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b4f4:	4013      	ands	r3, r2
 800b4f6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800b4f8:	4b42      	ldr	r3, [pc, #264]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b4fa:	68da      	ldr	r2, [r3, #12]
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	43db      	mvns	r3, r3
 800b500:	4940      	ldr	r1, [pc, #256]	; (800b604 <HAL_GPIO_DeInit+0x1e4>)
 800b502:	4013      	ands	r3, r2
 800b504:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	f003 0303 	and.w	r3, r3, #3
 800b50c:	009b      	lsls	r3, r3, #2
 800b50e:	220f      	movs	r2, #15
 800b510:	fa02 f303 	lsl.w	r3, r2, r3
 800b514:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800b516:	4a34      	ldr	r2, [pc, #208]	; (800b5e8 <HAL_GPIO_DeInit+0x1c8>)
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	089b      	lsrs	r3, r3, #2
 800b51c:	3302      	adds	r3, #2
 800b51e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	43da      	mvns	r2, r3
 800b526:	4830      	ldr	r0, [pc, #192]	; (800b5e8 <HAL_GPIO_DeInit+0x1c8>)
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	089b      	lsrs	r3, r3, #2
 800b52c:	400a      	ands	r2, r1
 800b52e:	3302      	adds	r3, #2
 800b530:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681a      	ldr	r2, [r3, #0]
 800b538:	697b      	ldr	r3, [r7, #20]
 800b53a:	005b      	lsls	r3, r3, #1
 800b53c:	2103      	movs	r1, #3
 800b53e:	fa01 f303 	lsl.w	r3, r1, r3
 800b542:	431a      	orrs	r2, r3
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	08da      	lsrs	r2, r3, #3
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	3208      	adds	r2, #8
 800b550:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	f003 0307 	and.w	r3, r3, #7
 800b55a:	009b      	lsls	r3, r3, #2
 800b55c:	220f      	movs	r2, #15
 800b55e:	fa02 f303 	lsl.w	r3, r2, r3
 800b562:	43db      	mvns	r3, r3
 800b564:	697a      	ldr	r2, [r7, #20]
 800b566:	08d2      	lsrs	r2, r2, #3
 800b568:	4019      	ands	r1, r3
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	3208      	adds	r2, #8
 800b56e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	689a      	ldr	r2, [r3, #8]
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	005b      	lsls	r3, r3, #1
 800b57a:	2103      	movs	r1, #3
 800b57c:	fa01 f303 	lsl.w	r3, r1, r3
 800b580:	43db      	mvns	r3, r3
 800b582:	401a      	ands	r2, r3
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	685a      	ldr	r2, [r3, #4]
 800b58c:	2101      	movs	r1, #1
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	fa01 f303 	lsl.w	r3, r1, r3
 800b594:	43db      	mvns	r3, r3
 800b596:	401a      	ands	r2, r3
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	68da      	ldr	r2, [r3, #12]
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	005b      	lsls	r3, r3, #1
 800b5a4:	2103      	movs	r1, #3
 800b5a6:	fa01 f303 	lsl.w	r3, r1, r3
 800b5aa:	43db      	mvns	r3, r3
 800b5ac:	401a      	ands	r2, r3
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5b6:	2101      	movs	r1, #1
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	fa01 f303 	lsl.w	r3, r1, r3
 800b5be:	43db      	mvns	r3, r3
 800b5c0:	401a      	ands	r2, r3
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	3301      	adds	r3, #1
 800b5ca:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800b5cc:	683a      	ldr	r2, [r7, #0]
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	fa22 f303 	lsr.w	r3, r2, r3
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	f47f af2b 	bne.w	800b430 <HAL_GPIO_DeInit+0x10>
  }
}
 800b5da:	bf00      	nop
 800b5dc:	bf00      	nop
 800b5de:	371c      	adds	r7, #28
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr
 800b5e8:	40010000 	.word	0x40010000
 800b5ec:	48000400 	.word	0x48000400
 800b5f0:	48000800 	.word	0x48000800
 800b5f4:	48000c00 	.word	0x48000c00
 800b5f8:	48001000 	.word	0x48001000
 800b5fc:	48001400 	.word	0x48001400
 800b600:	48001800 	.word	0x48001800
 800b604:	40010400 	.word	0x40010400

0800b608 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b608:	b480      	push	{r7}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	460b      	mov	r3, r1
 800b612:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	691a      	ldr	r2, [r3, #16]
 800b618:	887b      	ldrh	r3, [r7, #2]
 800b61a:	4013      	ands	r3, r2
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d002      	beq.n	800b626 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b620:	2301      	movs	r3, #1
 800b622:	73fb      	strb	r3, [r7, #15]
 800b624:	e001      	b.n	800b62a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b626:	2300      	movs	r3, #0
 800b628:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b62a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3714      	adds	r7, #20
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr

0800b638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b638:	b480      	push	{r7}
 800b63a:	b083      	sub	sp, #12
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	460b      	mov	r3, r1
 800b642:	807b      	strh	r3, [r7, #2]
 800b644:	4613      	mov	r3, r2
 800b646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b648:	787b      	ldrb	r3, [r7, #1]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d003      	beq.n	800b656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b64e:	887a      	ldrh	r2, [r7, #2]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b654:	e002      	b.n	800b65c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b656:	887a      	ldrh	r2, [r7, #2]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b65c:	bf00      	nop
 800b65e:	370c      	adds	r7, #12
 800b660:	46bd      	mov	sp, r7
 800b662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b666:	4770      	bx	lr

0800b668 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b668:	b480      	push	{r7}
 800b66a:	b085      	sub	sp, #20
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	460b      	mov	r3, r1
 800b672:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	695b      	ldr	r3, [r3, #20]
 800b678:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b67a:	887a      	ldrh	r2, [r7, #2]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	4013      	ands	r3, r2
 800b680:	041a      	lsls	r2, r3, #16
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	43d9      	mvns	r1, r3
 800b686:	887b      	ldrh	r3, [r7, #2]
 800b688:	400b      	ands	r3, r1
 800b68a:	431a      	orrs	r2, r3
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	619a      	str	r2, [r3, #24]
}
 800b690:	bf00      	nop
 800b692:	3714      	adds	r7, #20
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b6a6:	4b08      	ldr	r3, [pc, #32]	; (800b6c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b6a8:	695a      	ldr	r2, [r3, #20]
 800b6aa:	88fb      	ldrh	r3, [r7, #6]
 800b6ac:	4013      	ands	r3, r2
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d006      	beq.n	800b6c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b6b2:	4a05      	ldr	r2, [pc, #20]	; (800b6c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b6b4:	88fb      	ldrh	r3, [r7, #6]
 800b6b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b6b8:	88fb      	ldrh	r3, [r7, #6]
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f000 f806 	bl	800b6cc <HAL_GPIO_EXTI_Callback>
  }
}
 800b6c0:	bf00      	nop
 800b6c2:	3708      	adds	r7, #8
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd80      	pop	{r7, pc}
 800b6c8:	40010400 	.word	0x40010400

0800b6cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b6cc:	b480      	push	{r7}
 800b6ce:	b083      	sub	sp, #12
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800b6d6:	bf00      	nop
 800b6d8:	370c      	adds	r7, #12
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr

0800b6e2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b6e2:	b580      	push	{r7, lr}
 800b6e4:	b082      	sub	sp, #8
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d101      	bne.n	800b6f4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e081      	b.n	800b7f8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d106      	bne.n	800b70e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2200      	movs	r2, #0
 800b704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f7f6 fa21 	bl	8001b50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2224      	movs	r2, #36	; 0x24
 800b712:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	681a      	ldr	r2, [r3, #0]
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f022 0201 	bic.w	r2, r2, #1
 800b724:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	685a      	ldr	r2, [r3, #4]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b732:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	689a      	ldr	r2, [r3, #8]
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b742:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	2b01      	cmp	r3, #1
 800b74a:	d107      	bne.n	800b75c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	689a      	ldr	r2, [r3, #8]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b758:	609a      	str	r2, [r3, #8]
 800b75a:	e006      	b.n	800b76a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	689a      	ldr	r2, [r3, #8]
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b768:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	2b02      	cmp	r3, #2
 800b770:	d104      	bne.n	800b77c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b77a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	685b      	ldr	r3, [r3, #4]
 800b782:	687a      	ldr	r2, [r7, #4]
 800b784:	6812      	ldr	r2, [r2, #0]
 800b786:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b78a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b78e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	68da      	ldr	r2, [r3, #12]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b79e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	691a      	ldr	r2, [r3, #16]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	695b      	ldr	r3, [r3, #20]
 800b7a8:	ea42 0103 	orr.w	r1, r2, r3
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	699b      	ldr	r3, [r3, #24]
 800b7b0:	021a      	lsls	r2, r3, #8
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	430a      	orrs	r2, r1
 800b7b8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	69d9      	ldr	r1, [r3, #28]
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	6a1a      	ldr	r2, [r3, #32]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	430a      	orrs	r2, r1
 800b7c8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	681a      	ldr	r2, [r3, #0]
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f042 0201 	orr.w	r2, r2, #1
 800b7d8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2200      	movs	r2, #0
 800b7de:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2220      	movs	r2, #32
 800b7e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b7f6:	2300      	movs	r3, #0
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3708      	adds	r7, #8
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b082      	sub	sp, #8
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d101      	bne.n	800b812 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800b80e:	2301      	movs	r3, #1
 800b810:	e021      	b.n	800b856 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2224      	movs	r2, #36	; 0x24
 800b816:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	681a      	ldr	r2, [r3, #0]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f022 0201 	bic.w	r2, r2, #1
 800b828:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f7f6 f9ee 	bl	8001c0c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2200      	movs	r2, #0
 800b834:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2200      	movs	r2, #0
 800b83a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2200      	movs	r2, #0
 800b842:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2200      	movs	r2, #0
 800b848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2200      	movs	r2, #0
 800b850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800b854:	2300      	movs	r3, #0
}
 800b856:	4618      	mov	r0, r3
 800b858:	3708      	adds	r7, #8
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}
	...

0800b860 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b088      	sub	sp, #32
 800b864:	af02      	add	r7, sp, #8
 800b866:	60f8      	str	r0, [r7, #12]
 800b868:	607a      	str	r2, [r7, #4]
 800b86a:	461a      	mov	r2, r3
 800b86c:	460b      	mov	r3, r1
 800b86e:	817b      	strh	r3, [r7, #10]
 800b870:	4613      	mov	r3, r2
 800b872:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b87a:	b2db      	uxtb	r3, r3
 800b87c:	2b20      	cmp	r3, #32
 800b87e:	f040 80da 	bne.w	800ba36 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b888:	2b01      	cmp	r3, #1
 800b88a:	d101      	bne.n	800b890 <HAL_I2C_Master_Transmit+0x30>
 800b88c:	2302      	movs	r3, #2
 800b88e:	e0d3      	b.n	800ba38 <HAL_I2C_Master_Transmit+0x1d8>
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	2201      	movs	r2, #1
 800b894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b898:	f7ff fb06 	bl	800aea8 <HAL_GetTick>
 800b89c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	9300      	str	r3, [sp, #0]
 800b8a2:	2319      	movs	r3, #25
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b8aa:	68f8      	ldr	r0, [r7, #12]
 800b8ac:	f000 fcd6 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d001      	beq.n	800b8ba <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	e0be      	b.n	800ba38 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2221      	movs	r2, #33	; 0x21
 800b8be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2210      	movs	r2, #16
 800b8c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	687a      	ldr	r2, [r7, #4]
 800b8d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	893a      	ldrh	r2, [r7, #8]
 800b8da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8e6:	b29b      	uxth	r3, r3
 800b8e8:	2bff      	cmp	r3, #255	; 0xff
 800b8ea:	d90e      	bls.n	800b90a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	22ff      	movs	r2, #255	; 0xff
 800b8f0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8f6:	b2da      	uxtb	r2, r3
 800b8f8:	8979      	ldrh	r1, [r7, #10]
 800b8fa:	4b51      	ldr	r3, [pc, #324]	; (800ba40 <HAL_I2C_Master_Transmit+0x1e0>)
 800b8fc:	9300      	str	r3, [sp, #0]
 800b8fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b902:	68f8      	ldr	r0, [r7, #12]
 800b904:	f000 fe38 	bl	800c578 <I2C_TransferConfig>
 800b908:	e06c      	b.n	800b9e4 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b90e:	b29a      	uxth	r2, r3
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b918:	b2da      	uxtb	r2, r3
 800b91a:	8979      	ldrh	r1, [r7, #10]
 800b91c:	4b48      	ldr	r3, [pc, #288]	; (800ba40 <HAL_I2C_Master_Transmit+0x1e0>)
 800b91e:	9300      	str	r3, [sp, #0]
 800b920:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b924:	68f8      	ldr	r0, [r7, #12]
 800b926:	f000 fe27 	bl	800c578 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800b92a:	e05b      	b.n	800b9e4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b92c:	697a      	ldr	r2, [r7, #20]
 800b92e:	6a39      	ldr	r1, [r7, #32]
 800b930:	68f8      	ldr	r0, [r7, #12]
 800b932:	f000 fcd3 	bl	800c2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800b936:	4603      	mov	r3, r0
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d001      	beq.n	800b940 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800b93c:	2301      	movs	r3, #1
 800b93e:	e07b      	b.n	800ba38 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b944:	781a      	ldrb	r2, [r3, #0]
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b950:	1c5a      	adds	r2, r3, #1
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b95a:	b29b      	uxth	r3, r3
 800b95c:	3b01      	subs	r3, #1
 800b95e:	b29a      	uxth	r2, r3
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b968:	3b01      	subs	r3, #1
 800b96a:	b29a      	uxth	r2, r3
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b974:	b29b      	uxth	r3, r3
 800b976:	2b00      	cmp	r3, #0
 800b978:	d034      	beq.n	800b9e4 <HAL_I2C_Master_Transmit+0x184>
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d130      	bne.n	800b9e4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	9300      	str	r3, [sp, #0]
 800b986:	6a3b      	ldr	r3, [r7, #32]
 800b988:	2200      	movs	r2, #0
 800b98a:	2180      	movs	r1, #128	; 0x80
 800b98c:	68f8      	ldr	r0, [r7, #12]
 800b98e:	f000 fc65 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d001      	beq.n	800b99c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800b998:	2301      	movs	r3, #1
 800b99a:	e04d      	b.n	800ba38 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9a0:	b29b      	uxth	r3, r3
 800b9a2:	2bff      	cmp	r3, #255	; 0xff
 800b9a4:	d90e      	bls.n	800b9c4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	22ff      	movs	r2, #255	; 0xff
 800b9aa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9b0:	b2da      	uxtb	r2, r3
 800b9b2:	8979      	ldrh	r1, [r7, #10]
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	9300      	str	r3, [sp, #0]
 800b9b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b9bc:	68f8      	ldr	r0, [r7, #12]
 800b9be:	f000 fddb 	bl	800c578 <I2C_TransferConfig>
 800b9c2:	e00f      	b.n	800b9e4 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9d2:	b2da      	uxtb	r2, r3
 800b9d4:	8979      	ldrh	r1, [r7, #10]
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	9300      	str	r3, [sp, #0]
 800b9da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b9de:	68f8      	ldr	r0, [r7, #12]
 800b9e0:	f000 fdca 	bl	800c578 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9e8:	b29b      	uxth	r3, r3
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d19e      	bne.n	800b92c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b9ee:	697a      	ldr	r2, [r7, #20]
 800b9f0:	6a39      	ldr	r1, [r7, #32]
 800b9f2:	68f8      	ldr	r0, [r7, #12]
 800b9f4:	f000 fcb2 	bl	800c35c <I2C_WaitOnSTOPFlagUntilTimeout>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d001      	beq.n	800ba02 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800b9fe:	2301      	movs	r3, #1
 800ba00:	e01a      	b.n	800ba38 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2220      	movs	r2, #32
 800ba08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	6859      	ldr	r1, [r3, #4]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681a      	ldr	r2, [r3, #0]
 800ba14:	4b0b      	ldr	r3, [pc, #44]	; (800ba44 <HAL_I2C_Master_Transmit+0x1e4>)
 800ba16:	400b      	ands	r3, r1
 800ba18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	2220      	movs	r2, #32
 800ba1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	2200      	movs	r2, #0
 800ba26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ba32:	2300      	movs	r3, #0
 800ba34:	e000      	b.n	800ba38 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800ba36:	2302      	movs	r3, #2
  }
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	3718      	adds	r7, #24
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}
 800ba40:	80002000 	.word	0x80002000
 800ba44:	fe00e800 	.word	0xfe00e800

0800ba48 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b088      	sub	sp, #32
 800ba4c:	af02      	add	r7, sp, #8
 800ba4e:	60f8      	str	r0, [r7, #12]
 800ba50:	607a      	str	r2, [r7, #4]
 800ba52:	461a      	mov	r2, r3
 800ba54:	460b      	mov	r3, r1
 800ba56:	817b      	strh	r3, [r7, #10]
 800ba58:	4613      	mov	r3, r2
 800ba5a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ba62:	b2db      	uxtb	r3, r3
 800ba64:	2b20      	cmp	r3, #32
 800ba66:	f040 80db 	bne.w	800bc20 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d101      	bne.n	800ba78 <HAL_I2C_Master_Receive+0x30>
 800ba74:	2302      	movs	r3, #2
 800ba76:	e0d4      	b.n	800bc22 <HAL_I2C_Master_Receive+0x1da>
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ba80:	f7ff fa12 	bl	800aea8 <HAL_GetTick>
 800ba84:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	9300      	str	r3, [sp, #0]
 800ba8a:	2319      	movs	r3, #25
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba92:	68f8      	ldr	r0, [r7, #12]
 800ba94:	f000 fbe2 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d001      	beq.n	800baa2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e0bf      	b.n	800bc22 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	2222      	movs	r2, #34	; 0x22
 800baa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2210      	movs	r2, #16
 800baae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	2200      	movs	r2, #0
 800bab6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	687a      	ldr	r2, [r7, #4]
 800babc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	893a      	ldrh	r2, [r7, #8]
 800bac2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2200      	movs	r2, #0
 800bac8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bace:	b29b      	uxth	r3, r3
 800bad0:	2bff      	cmp	r3, #255	; 0xff
 800bad2:	d90e      	bls.n	800baf2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	22ff      	movs	r2, #255	; 0xff
 800bad8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bade:	b2da      	uxtb	r2, r3
 800bae0:	8979      	ldrh	r1, [r7, #10]
 800bae2:	4b52      	ldr	r3, [pc, #328]	; (800bc2c <HAL_I2C_Master_Receive+0x1e4>)
 800bae4:	9300      	str	r3, [sp, #0]
 800bae6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800baea:	68f8      	ldr	r0, [r7, #12]
 800baec:	f000 fd44 	bl	800c578 <I2C_TransferConfig>
 800baf0:	e06d      	b.n	800bbce <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800baf6:	b29a      	uxth	r2, r3
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb00:	b2da      	uxtb	r2, r3
 800bb02:	8979      	ldrh	r1, [r7, #10]
 800bb04:	4b49      	ldr	r3, [pc, #292]	; (800bc2c <HAL_I2C_Master_Receive+0x1e4>)
 800bb06:	9300      	str	r3, [sp, #0]
 800bb08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bb0c:	68f8      	ldr	r0, [r7, #12]
 800bb0e:	f000 fd33 	bl	800c578 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800bb12:	e05c      	b.n	800bbce <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bb14:	697a      	ldr	r2, [r7, #20]
 800bb16:	6a39      	ldr	r1, [r7, #32]
 800bb18:	68f8      	ldr	r0, [r7, #12]
 800bb1a:	f000 fc5b 	bl	800c3d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d001      	beq.n	800bb28 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800bb24:	2301      	movs	r3, #1
 800bb26:	e07c      	b.n	800bc22 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb32:	b2d2      	uxtb	r2, r2
 800bb34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb3a:	1c5a      	adds	r2, r3, #1
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb44:	3b01      	subs	r3, #1
 800bb46:	b29a      	uxth	r2, r3
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb50:	b29b      	uxth	r3, r3
 800bb52:	3b01      	subs	r3, #1
 800bb54:	b29a      	uxth	r2, r3
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d034      	beq.n	800bbce <HAL_I2C_Master_Receive+0x186>
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d130      	bne.n	800bbce <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	9300      	str	r3, [sp, #0]
 800bb70:	6a3b      	ldr	r3, [r7, #32]
 800bb72:	2200      	movs	r2, #0
 800bb74:	2180      	movs	r1, #128	; 0x80
 800bb76:	68f8      	ldr	r0, [r7, #12]
 800bb78:	f000 fb70 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d001      	beq.n	800bb86 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800bb82:	2301      	movs	r3, #1
 800bb84:	e04d      	b.n	800bc22 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb8a:	b29b      	uxth	r3, r3
 800bb8c:	2bff      	cmp	r3, #255	; 0xff
 800bb8e:	d90e      	bls.n	800bbae <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	22ff      	movs	r2, #255	; 0xff
 800bb94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb9a:	b2da      	uxtb	r2, r3
 800bb9c:	8979      	ldrh	r1, [r7, #10]
 800bb9e:	2300      	movs	r3, #0
 800bba0:	9300      	str	r3, [sp, #0]
 800bba2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bba6:	68f8      	ldr	r0, [r7, #12]
 800bba8:	f000 fce6 	bl	800c578 <I2C_TransferConfig>
 800bbac:	e00f      	b.n	800bbce <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbb2:	b29a      	uxth	r2, r3
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbbc:	b2da      	uxtb	r2, r3
 800bbbe:	8979      	ldrh	r1, [r7, #10]
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	9300      	str	r3, [sp, #0]
 800bbc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bbc8:	68f8      	ldr	r0, [r7, #12]
 800bbca:	f000 fcd5 	bl	800c578 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d19d      	bne.n	800bb14 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bbd8:	697a      	ldr	r2, [r7, #20]
 800bbda:	6a39      	ldr	r1, [r7, #32]
 800bbdc:	68f8      	ldr	r0, [r7, #12]
 800bbde:	f000 fbbd 	bl	800c35c <I2C_WaitOnSTOPFlagUntilTimeout>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d001      	beq.n	800bbec <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800bbe8:	2301      	movs	r3, #1
 800bbea:	e01a      	b.n	800bc22 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	2220      	movs	r2, #32
 800bbf2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	6859      	ldr	r1, [r3, #4]
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	681a      	ldr	r2, [r3, #0]
 800bbfe:	4b0c      	ldr	r3, [pc, #48]	; (800bc30 <HAL_I2C_Master_Receive+0x1e8>)
 800bc00:	400b      	ands	r3, r1
 800bc02:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2220      	movs	r2, #32
 800bc08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	2200      	movs	r2, #0
 800bc10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	2200      	movs	r2, #0
 800bc18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	e000      	b.n	800bc22 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800bc20:	2302      	movs	r3, #2
  }
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3718      	adds	r7, #24
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}
 800bc2a:	bf00      	nop
 800bc2c:	80002400 	.word	0x80002400
 800bc30:	fe00e800 	.word	0xfe00e800

0800bc34 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b088      	sub	sp, #32
 800bc38:	af02      	add	r7, sp, #8
 800bc3a:	60f8      	str	r0, [r7, #12]
 800bc3c:	4608      	mov	r0, r1
 800bc3e:	4611      	mov	r1, r2
 800bc40:	461a      	mov	r2, r3
 800bc42:	4603      	mov	r3, r0
 800bc44:	817b      	strh	r3, [r7, #10]
 800bc46:	460b      	mov	r3, r1
 800bc48:	813b      	strh	r3, [r7, #8]
 800bc4a:	4613      	mov	r3, r2
 800bc4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	2b20      	cmp	r3, #32
 800bc58:	f040 80f9 	bne.w	800be4e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc5c:	6a3b      	ldr	r3, [r7, #32]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d002      	beq.n	800bc68 <HAL_I2C_Mem_Write+0x34>
 800bc62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d105      	bne.n	800bc74 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bc6e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800bc70:	2301      	movs	r3, #1
 800bc72:	e0ed      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	d101      	bne.n	800bc82 <HAL_I2C_Mem_Write+0x4e>
 800bc7e:	2302      	movs	r3, #2
 800bc80:	e0e6      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	2201      	movs	r2, #1
 800bc86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bc8a:	f7ff f90d 	bl	800aea8 <HAL_GetTick>
 800bc8e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	2319      	movs	r3, #25
 800bc96:	2201      	movs	r2, #1
 800bc98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bc9c:	68f8      	ldr	r0, [r7, #12]
 800bc9e:	f000 fadd 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800bca2:	4603      	mov	r3, r0
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d001      	beq.n	800bcac <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e0d1      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2221      	movs	r2, #33	; 0x21
 800bcb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	2240      	movs	r2, #64	; 0x40
 800bcb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	6a3a      	ldr	r2, [r7, #32]
 800bcc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bccc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bcd4:	88f8      	ldrh	r0, [r7, #6]
 800bcd6:	893a      	ldrh	r2, [r7, #8]
 800bcd8:	8979      	ldrh	r1, [r7, #10]
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	9301      	str	r3, [sp, #4]
 800bcde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce0:	9300      	str	r3, [sp, #0]
 800bce2:	4603      	mov	r3, r0
 800bce4:	68f8      	ldr	r0, [r7, #12]
 800bce6:	f000 f9ed 	bl	800c0c4 <I2C_RequestMemoryWrite>
 800bcea:	4603      	mov	r3, r0
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d005      	beq.n	800bcfc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	e0a9      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	2bff      	cmp	r3, #255	; 0xff
 800bd04:	d90e      	bls.n	800bd24 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	22ff      	movs	r2, #255	; 0xff
 800bd0a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd10:	b2da      	uxtb	r2, r3
 800bd12:	8979      	ldrh	r1, [r7, #10]
 800bd14:	2300      	movs	r3, #0
 800bd16:	9300      	str	r3, [sp, #0]
 800bd18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bd1c:	68f8      	ldr	r0, [r7, #12]
 800bd1e:	f000 fc2b 	bl	800c578 <I2C_TransferConfig>
 800bd22:	e00f      	b.n	800bd44 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd28:	b29a      	uxth	r2, r3
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd32:	b2da      	uxtb	r2, r3
 800bd34:	8979      	ldrh	r1, [r7, #10]
 800bd36:	2300      	movs	r3, #0
 800bd38:	9300      	str	r3, [sp, #0]
 800bd3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bd3e:	68f8      	ldr	r0, [r7, #12]
 800bd40:	f000 fc1a 	bl	800c578 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bd44:	697a      	ldr	r2, [r7, #20]
 800bd46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bd48:	68f8      	ldr	r0, [r7, #12]
 800bd4a:	f000 fac7 	bl	800c2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d001      	beq.n	800bd58 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bd54:	2301      	movs	r3, #1
 800bd56:	e07b      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd5c:	781a      	ldrb	r2, [r3, #0]
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd68:	1c5a      	adds	r2, r3, #1
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd72:	b29b      	uxth	r3, r3
 800bd74:	3b01      	subs	r3, #1
 800bd76:	b29a      	uxth	r2, r3
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd80:	3b01      	subs	r3, #1
 800bd82:	b29a      	uxth	r2, r3
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd8c:	b29b      	uxth	r3, r3
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d034      	beq.n	800bdfc <HAL_I2C_Mem_Write+0x1c8>
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d130      	bne.n	800bdfc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	9300      	str	r3, [sp, #0]
 800bd9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda0:	2200      	movs	r2, #0
 800bda2:	2180      	movs	r1, #128	; 0x80
 800bda4:	68f8      	ldr	r0, [r7, #12]
 800bda6:	f000 fa59 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d001      	beq.n	800bdb4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	e04d      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bdb8:	b29b      	uxth	r3, r3
 800bdba:	2bff      	cmp	r3, #255	; 0xff
 800bdbc:	d90e      	bls.n	800bddc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	22ff      	movs	r2, #255	; 0xff
 800bdc2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bdc8:	b2da      	uxtb	r2, r3
 800bdca:	8979      	ldrh	r1, [r7, #10]
 800bdcc:	2300      	movs	r3, #0
 800bdce:	9300      	str	r3, [sp, #0]
 800bdd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f000 fbcf 	bl	800c578 <I2C_TransferConfig>
 800bdda:	e00f      	b.n	800bdfc <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bde0:	b29a      	uxth	r2, r3
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bdea:	b2da      	uxtb	r2, r3
 800bdec:	8979      	ldrh	r1, [r7, #10]
 800bdee:	2300      	movs	r3, #0
 800bdf0:	9300      	str	r3, [sp, #0]
 800bdf2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bdf6:	68f8      	ldr	r0, [r7, #12]
 800bdf8:	f000 fbbe 	bl	800c578 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be00:	b29b      	uxth	r3, r3
 800be02:	2b00      	cmp	r3, #0
 800be04:	d19e      	bne.n	800bd44 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800be06:	697a      	ldr	r2, [r7, #20]
 800be08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800be0a:	68f8      	ldr	r0, [r7, #12]
 800be0c:	f000 faa6 	bl	800c35c <I2C_WaitOnSTOPFlagUntilTimeout>
 800be10:	4603      	mov	r3, r0
 800be12:	2b00      	cmp	r3, #0
 800be14:	d001      	beq.n	800be1a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800be16:	2301      	movs	r3, #1
 800be18:	e01a      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	2220      	movs	r2, #32
 800be20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	6859      	ldr	r1, [r3, #4]
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681a      	ldr	r2, [r3, #0]
 800be2c:	4b0a      	ldr	r3, [pc, #40]	; (800be58 <HAL_I2C_Mem_Write+0x224>)
 800be2e:	400b      	ands	r3, r1
 800be30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	2220      	movs	r2, #32
 800be36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	2200      	movs	r2, #0
 800be3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	2200      	movs	r2, #0
 800be46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800be4a:	2300      	movs	r3, #0
 800be4c:	e000      	b.n	800be50 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800be4e:	2302      	movs	r3, #2
  }
}
 800be50:	4618      	mov	r0, r3
 800be52:	3718      	adds	r7, #24
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}
 800be58:	fe00e800 	.word	0xfe00e800

0800be5c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b088      	sub	sp, #32
 800be60:	af02      	add	r7, sp, #8
 800be62:	60f8      	str	r0, [r7, #12]
 800be64:	4608      	mov	r0, r1
 800be66:	4611      	mov	r1, r2
 800be68:	461a      	mov	r2, r3
 800be6a:	4603      	mov	r3, r0
 800be6c:	817b      	strh	r3, [r7, #10]
 800be6e:	460b      	mov	r3, r1
 800be70:	813b      	strh	r3, [r7, #8]
 800be72:	4613      	mov	r3, r2
 800be74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be7c:	b2db      	uxtb	r3, r3
 800be7e:	2b20      	cmp	r3, #32
 800be80:	f040 80fd 	bne.w	800c07e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800be84:	6a3b      	ldr	r3, [r7, #32]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d002      	beq.n	800be90 <HAL_I2C_Mem_Read+0x34>
 800be8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d105      	bne.n	800be9c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be96:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800be98:	2301      	movs	r3, #1
 800be9a:	e0f1      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d101      	bne.n	800beaa <HAL_I2C_Mem_Read+0x4e>
 800bea6:	2302      	movs	r3, #2
 800bea8:	e0ea      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	2201      	movs	r2, #1
 800beae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800beb2:	f7fe fff9 	bl	800aea8 <HAL_GetTick>
 800beb6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	9300      	str	r3, [sp, #0]
 800bebc:	2319      	movs	r3, #25
 800bebe:	2201      	movs	r2, #1
 800bec0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bec4:	68f8      	ldr	r0, [r7, #12]
 800bec6:	f000 f9c9 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800beca:	4603      	mov	r3, r0
 800becc:	2b00      	cmp	r3, #0
 800bece:	d001      	beq.n	800bed4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800bed0:	2301      	movs	r3, #1
 800bed2:	e0d5      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	2222      	movs	r2, #34	; 0x22
 800bed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	2240      	movs	r2, #64	; 0x40
 800bee0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	2200      	movs	r2, #0
 800bee8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	6a3a      	ldr	r2, [r7, #32]
 800beee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bef4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	2200      	movs	r2, #0
 800befa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800befc:	88f8      	ldrh	r0, [r7, #6]
 800befe:	893a      	ldrh	r2, [r7, #8]
 800bf00:	8979      	ldrh	r1, [r7, #10]
 800bf02:	697b      	ldr	r3, [r7, #20]
 800bf04:	9301      	str	r3, [sp, #4]
 800bf06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf08:	9300      	str	r3, [sp, #0]
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	68f8      	ldr	r0, [r7, #12]
 800bf0e:	f000 f92d 	bl	800c16c <I2C_RequestMemoryRead>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d005      	beq.n	800bf24 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800bf20:	2301      	movs	r3, #1
 800bf22:	e0ad      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	2bff      	cmp	r3, #255	; 0xff
 800bf2c:	d90e      	bls.n	800bf4c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	22ff      	movs	r2, #255	; 0xff
 800bf32:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf38:	b2da      	uxtb	r2, r3
 800bf3a:	8979      	ldrh	r1, [r7, #10]
 800bf3c:	4b52      	ldr	r3, [pc, #328]	; (800c088 <HAL_I2C_Mem_Read+0x22c>)
 800bf3e:	9300      	str	r3, [sp, #0]
 800bf40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bf44:	68f8      	ldr	r0, [r7, #12]
 800bf46:	f000 fb17 	bl	800c578 <I2C_TransferConfig>
 800bf4a:	e00f      	b.n	800bf6c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf50:	b29a      	uxth	r2, r3
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf5a:	b2da      	uxtb	r2, r3
 800bf5c:	8979      	ldrh	r1, [r7, #10]
 800bf5e:	4b4a      	ldr	r3, [pc, #296]	; (800c088 <HAL_I2C_Mem_Read+0x22c>)
 800bf60:	9300      	str	r3, [sp, #0]
 800bf62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bf66:	68f8      	ldr	r0, [r7, #12]
 800bf68:	f000 fb06 	bl	800c578 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800bf6c:	697b      	ldr	r3, [r7, #20]
 800bf6e:	9300      	str	r3, [sp, #0]
 800bf70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf72:	2200      	movs	r2, #0
 800bf74:	2104      	movs	r1, #4
 800bf76:	68f8      	ldr	r0, [r7, #12]
 800bf78:	f000 f970 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d001      	beq.n	800bf86 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800bf82:	2301      	movs	r3, #1
 800bf84:	e07c      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf90:	b2d2      	uxtb	r2, r2
 800bf92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf98:	1c5a      	adds	r2, r3, #1
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfa2:	3b01      	subs	r3, #1
 800bfa4:	b29a      	uxth	r2, r3
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfae:	b29b      	uxth	r3, r3
 800bfb0:	3b01      	subs	r3, #1
 800bfb2:	b29a      	uxth	r2, r3
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d034      	beq.n	800c02c <HAL_I2C_Mem_Read+0x1d0>
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d130      	bne.n	800c02c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	9300      	str	r3, [sp, #0]
 800bfce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	2180      	movs	r1, #128	; 0x80
 800bfd4:	68f8      	ldr	r0, [r7, #12]
 800bfd6:	f000 f941 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d001      	beq.n	800bfe4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	e04d      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfe8:	b29b      	uxth	r3, r3
 800bfea:	2bff      	cmp	r3, #255	; 0xff
 800bfec:	d90e      	bls.n	800c00c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	22ff      	movs	r2, #255	; 0xff
 800bff2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bff8:	b2da      	uxtb	r2, r3
 800bffa:	8979      	ldrh	r1, [r7, #10]
 800bffc:	2300      	movs	r3, #0
 800bffe:	9300      	str	r3, [sp, #0]
 800c000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c004:	68f8      	ldr	r0, [r7, #12]
 800c006:	f000 fab7 	bl	800c578 <I2C_TransferConfig>
 800c00a:	e00f      	b.n	800c02c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c010:	b29a      	uxth	r2, r3
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c01a:	b2da      	uxtb	r2, r3
 800c01c:	8979      	ldrh	r1, [r7, #10]
 800c01e:	2300      	movs	r3, #0
 800c020:	9300      	str	r3, [sp, #0]
 800c022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c026:	68f8      	ldr	r0, [r7, #12]
 800c028:	f000 faa6 	bl	800c578 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c030:	b29b      	uxth	r3, r3
 800c032:	2b00      	cmp	r3, #0
 800c034:	d19a      	bne.n	800bf6c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c036:	697a      	ldr	r2, [r7, #20]
 800c038:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c03a:	68f8      	ldr	r0, [r7, #12]
 800c03c:	f000 f98e 	bl	800c35c <I2C_WaitOnSTOPFlagUntilTimeout>
 800c040:	4603      	mov	r3, r0
 800c042:	2b00      	cmp	r3, #0
 800c044:	d001      	beq.n	800c04a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e01a      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	2220      	movs	r2, #32
 800c050:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	6859      	ldr	r1, [r3, #4]
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	681a      	ldr	r2, [r3, #0]
 800c05c:	4b0b      	ldr	r3, [pc, #44]	; (800c08c <HAL_I2C_Mem_Read+0x230>)
 800c05e:	400b      	ands	r3, r1
 800c060:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	2220      	movs	r2, #32
 800c066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	2200      	movs	r2, #0
 800c06e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	2200      	movs	r2, #0
 800c076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c07a:	2300      	movs	r3, #0
 800c07c:	e000      	b.n	800c080 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c07e:	2302      	movs	r3, #2
  }
}
 800c080:	4618      	mov	r0, r3
 800c082:	3718      	adds	r7, #24
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}
 800c088:	80002400 	.word	0x80002400
 800c08c:	fe00e800 	.word	0xfe00e800

0800c090 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800c090:	b480      	push	{r7}
 800c092:	b083      	sub	sp, #12
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c09e:	b2db      	uxtb	r3, r3
}
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	370c      	adds	r7, #12
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0aa:	4770      	bx	lr

0800c0ac <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	b083      	sub	sp, #12
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	370c      	adds	r7, #12
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c2:	4770      	bx	lr

0800c0c4 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b086      	sub	sp, #24
 800c0c8:	af02      	add	r7, sp, #8
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	4608      	mov	r0, r1
 800c0ce:	4611      	mov	r1, r2
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	817b      	strh	r3, [r7, #10]
 800c0d6:	460b      	mov	r3, r1
 800c0d8:	813b      	strh	r3, [r7, #8]
 800c0da:	4613      	mov	r3, r2
 800c0dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c0de:	88fb      	ldrh	r3, [r7, #6]
 800c0e0:	b2da      	uxtb	r2, r3
 800c0e2:	8979      	ldrh	r1, [r7, #10]
 800c0e4:	4b20      	ldr	r3, [pc, #128]	; (800c168 <I2C_RequestMemoryWrite+0xa4>)
 800c0e6:	9300      	str	r3, [sp, #0]
 800c0e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c0ec:	68f8      	ldr	r0, [r7, #12]
 800c0ee:	f000 fa43 	bl	800c578 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c0f2:	69fa      	ldr	r2, [r7, #28]
 800c0f4:	69b9      	ldr	r1, [r7, #24]
 800c0f6:	68f8      	ldr	r0, [r7, #12]
 800c0f8:	f000 f8f0 	bl	800c2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d001      	beq.n	800c106 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c102:	2301      	movs	r3, #1
 800c104:	e02c      	b.n	800c160 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c106:	88fb      	ldrh	r3, [r7, #6]
 800c108:	2b01      	cmp	r3, #1
 800c10a:	d105      	bne.n	800c118 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c10c:	893b      	ldrh	r3, [r7, #8]
 800c10e:	b2da      	uxtb	r2, r3
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	629a      	str	r2, [r3, #40]	; 0x28
 800c116:	e015      	b.n	800c144 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c118:	893b      	ldrh	r3, [r7, #8]
 800c11a:	0a1b      	lsrs	r3, r3, #8
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	b2da      	uxtb	r2, r3
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c126:	69fa      	ldr	r2, [r7, #28]
 800c128:	69b9      	ldr	r1, [r7, #24]
 800c12a:	68f8      	ldr	r0, [r7, #12]
 800c12c:	f000 f8d6 	bl	800c2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800c130:	4603      	mov	r3, r0
 800c132:	2b00      	cmp	r3, #0
 800c134:	d001      	beq.n	800c13a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c136:	2301      	movs	r3, #1
 800c138:	e012      	b.n	800c160 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c13a:	893b      	ldrh	r3, [r7, #8]
 800c13c:	b2da      	uxtb	r2, r3
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c144:	69fb      	ldr	r3, [r7, #28]
 800c146:	9300      	str	r3, [sp, #0]
 800c148:	69bb      	ldr	r3, [r7, #24]
 800c14a:	2200      	movs	r2, #0
 800c14c:	2180      	movs	r1, #128	; 0x80
 800c14e:	68f8      	ldr	r0, [r7, #12]
 800c150:	f000 f884 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800c154:	4603      	mov	r3, r0
 800c156:	2b00      	cmp	r3, #0
 800c158:	d001      	beq.n	800c15e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c15a:	2301      	movs	r3, #1
 800c15c:	e000      	b.n	800c160 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c15e:	2300      	movs	r3, #0
}
 800c160:	4618      	mov	r0, r3
 800c162:	3710      	adds	r7, #16
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}
 800c168:	80002000 	.word	0x80002000

0800c16c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b086      	sub	sp, #24
 800c170:	af02      	add	r7, sp, #8
 800c172:	60f8      	str	r0, [r7, #12]
 800c174:	4608      	mov	r0, r1
 800c176:	4611      	mov	r1, r2
 800c178:	461a      	mov	r2, r3
 800c17a:	4603      	mov	r3, r0
 800c17c:	817b      	strh	r3, [r7, #10]
 800c17e:	460b      	mov	r3, r1
 800c180:	813b      	strh	r3, [r7, #8]
 800c182:	4613      	mov	r3, r2
 800c184:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c186:	88fb      	ldrh	r3, [r7, #6]
 800c188:	b2da      	uxtb	r2, r3
 800c18a:	8979      	ldrh	r1, [r7, #10]
 800c18c:	4b20      	ldr	r3, [pc, #128]	; (800c210 <I2C_RequestMemoryRead+0xa4>)
 800c18e:	9300      	str	r3, [sp, #0]
 800c190:	2300      	movs	r3, #0
 800c192:	68f8      	ldr	r0, [r7, #12]
 800c194:	f000 f9f0 	bl	800c578 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c198:	69fa      	ldr	r2, [r7, #28]
 800c19a:	69b9      	ldr	r1, [r7, #24]
 800c19c:	68f8      	ldr	r0, [r7, #12]
 800c19e:	f000 f89d 	bl	800c2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d001      	beq.n	800c1ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	e02c      	b.n	800c206 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c1ac:	88fb      	ldrh	r3, [r7, #6]
 800c1ae:	2b01      	cmp	r3, #1
 800c1b0:	d105      	bne.n	800c1be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c1b2:	893b      	ldrh	r3, [r7, #8]
 800c1b4:	b2da      	uxtb	r2, r3
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	629a      	str	r2, [r3, #40]	; 0x28
 800c1bc:	e015      	b.n	800c1ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c1be:	893b      	ldrh	r3, [r7, #8]
 800c1c0:	0a1b      	lsrs	r3, r3, #8
 800c1c2:	b29b      	uxth	r3, r3
 800c1c4:	b2da      	uxtb	r2, r3
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c1cc:	69fa      	ldr	r2, [r7, #28]
 800c1ce:	69b9      	ldr	r1, [r7, #24]
 800c1d0:	68f8      	ldr	r0, [r7, #12]
 800c1d2:	f000 f883 	bl	800c2dc <I2C_WaitOnTXISFlagUntilTimeout>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d001      	beq.n	800c1e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	e012      	b.n	800c206 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c1e0:	893b      	ldrh	r3, [r7, #8]
 800c1e2:	b2da      	uxtb	r2, r3
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c1ea:	69fb      	ldr	r3, [r7, #28]
 800c1ec:	9300      	str	r3, [sp, #0]
 800c1ee:	69bb      	ldr	r3, [r7, #24]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	2140      	movs	r1, #64	; 0x40
 800c1f4:	68f8      	ldr	r0, [r7, #12]
 800c1f6:	f000 f831 	bl	800c25c <I2C_WaitOnFlagUntilTimeout>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d001      	beq.n	800c204 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c200:	2301      	movs	r3, #1
 800c202:	e000      	b.n	800c206 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c204:	2300      	movs	r3, #0
}
 800c206:	4618      	mov	r0, r3
 800c208:	3710      	adds	r7, #16
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}
 800c20e:	bf00      	nop
 800c210:	80002000 	.word	0x80002000

0800c214 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c214:	b480      	push	{r7}
 800c216:	b083      	sub	sp, #12
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	699b      	ldr	r3, [r3, #24]
 800c222:	f003 0302 	and.w	r3, r3, #2
 800c226:	2b02      	cmp	r3, #2
 800c228:	d103      	bne.n	800c232 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	2200      	movs	r2, #0
 800c230:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	699b      	ldr	r3, [r3, #24]
 800c238:	f003 0301 	and.w	r3, r3, #1
 800c23c:	2b01      	cmp	r3, #1
 800c23e:	d007      	beq.n	800c250 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	699a      	ldr	r2, [r3, #24]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f042 0201 	orr.w	r2, r2, #1
 800c24e:	619a      	str	r2, [r3, #24]
  }
}
 800c250:	bf00      	nop
 800c252:	370c      	adds	r7, #12
 800c254:	46bd      	mov	sp, r7
 800c256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25a:	4770      	bx	lr

0800c25c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b084      	sub	sp, #16
 800c260:	af00      	add	r7, sp, #0
 800c262:	60f8      	str	r0, [r7, #12]
 800c264:	60b9      	str	r1, [r7, #8]
 800c266:	603b      	str	r3, [r7, #0]
 800c268:	4613      	mov	r3, r2
 800c26a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c26c:	e022      	b.n	800c2b4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c274:	d01e      	beq.n	800c2b4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c276:	f7fe fe17 	bl	800aea8 <HAL_GetTick>
 800c27a:	4602      	mov	r2, r0
 800c27c:	69bb      	ldr	r3, [r7, #24]
 800c27e:	1ad3      	subs	r3, r2, r3
 800c280:	683a      	ldr	r2, [r7, #0]
 800c282:	429a      	cmp	r2, r3
 800c284:	d302      	bcc.n	800c28c <I2C_WaitOnFlagUntilTimeout+0x30>
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d113      	bne.n	800c2b4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c290:	f043 0220 	orr.w	r2, r3, #32
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	2220      	movs	r2, #32
 800c29c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	e00f      	b.n	800c2d4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	699a      	ldr	r2, [r3, #24]
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	4013      	ands	r3, r2
 800c2be:	68ba      	ldr	r2, [r7, #8]
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	bf0c      	ite	eq
 800c2c4:	2301      	moveq	r3, #1
 800c2c6:	2300      	movne	r3, #0
 800c2c8:	b2db      	uxtb	r3, r3
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	79fb      	ldrb	r3, [r7, #7]
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	d0cd      	beq.n	800c26e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c2d2:	2300      	movs	r3, #0
}
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	3710      	adds	r7, #16
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b084      	sub	sp, #16
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	60f8      	str	r0, [r7, #12]
 800c2e4:	60b9      	str	r1, [r7, #8]
 800c2e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c2e8:	e02c      	b.n	800c344 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c2ea:	687a      	ldr	r2, [r7, #4]
 800c2ec:	68b9      	ldr	r1, [r7, #8]
 800c2ee:	68f8      	ldr	r0, [r7, #12]
 800c2f0:	f000 f8dc 	bl	800c4ac <I2C_IsAcknowledgeFailed>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d001      	beq.n	800c2fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e02a      	b.n	800c354 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c304:	d01e      	beq.n	800c344 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c306:	f7fe fdcf 	bl	800aea8 <HAL_GetTick>
 800c30a:	4602      	mov	r2, r0
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	1ad3      	subs	r3, r2, r3
 800c310:	68ba      	ldr	r2, [r7, #8]
 800c312:	429a      	cmp	r2, r3
 800c314:	d302      	bcc.n	800c31c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d113      	bne.n	800c344 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c320:	f043 0220 	orr.w	r2, r3, #32
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	2220      	movs	r2, #32
 800c32c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	2200      	movs	r2, #0
 800c334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	2200      	movs	r2, #0
 800c33c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c340:	2301      	movs	r3, #1
 800c342:	e007      	b.n	800c354 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	699b      	ldr	r3, [r3, #24]
 800c34a:	f003 0302 	and.w	r3, r3, #2
 800c34e:	2b02      	cmp	r3, #2
 800c350:	d1cb      	bne.n	800c2ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c352:	2300      	movs	r3, #0
}
 800c354:	4618      	mov	r0, r3
 800c356:	3710      	adds	r7, #16
 800c358:	46bd      	mov	sp, r7
 800c35a:	bd80      	pop	{r7, pc}

0800c35c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b084      	sub	sp, #16
 800c360:	af00      	add	r7, sp, #0
 800c362:	60f8      	str	r0, [r7, #12]
 800c364:	60b9      	str	r1, [r7, #8]
 800c366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c368:	e028      	b.n	800c3bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c36a:	687a      	ldr	r2, [r7, #4]
 800c36c:	68b9      	ldr	r1, [r7, #8]
 800c36e:	68f8      	ldr	r0, [r7, #12]
 800c370:	f000 f89c 	bl	800c4ac <I2C_IsAcknowledgeFailed>
 800c374:	4603      	mov	r3, r0
 800c376:	2b00      	cmp	r3, #0
 800c378:	d001      	beq.n	800c37e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c37a:	2301      	movs	r3, #1
 800c37c:	e026      	b.n	800c3cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c37e:	f7fe fd93 	bl	800aea8 <HAL_GetTick>
 800c382:	4602      	mov	r2, r0
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	1ad3      	subs	r3, r2, r3
 800c388:	68ba      	ldr	r2, [r7, #8]
 800c38a:	429a      	cmp	r2, r3
 800c38c:	d302      	bcc.n	800c394 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c38e:	68bb      	ldr	r3, [r7, #8]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d113      	bne.n	800c3bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c398:	f043 0220 	orr.w	r2, r3, #32
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	2220      	movs	r2, #32
 800c3a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c3b8:	2301      	movs	r3, #1
 800c3ba:	e007      	b.n	800c3cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	699b      	ldr	r3, [r3, #24]
 800c3c2:	f003 0320 	and.w	r3, r3, #32
 800c3c6:	2b20      	cmp	r3, #32
 800c3c8:	d1cf      	bne.n	800c36a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c3ca:	2300      	movs	r3, #0
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3710      	adds	r7, #16
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}

0800c3d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b084      	sub	sp, #16
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c3e0:	e055      	b.n	800c48e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c3e2:	687a      	ldr	r2, [r7, #4]
 800c3e4:	68b9      	ldr	r1, [r7, #8]
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f000 f860 	bl	800c4ac <I2C_IsAcknowledgeFailed>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d001      	beq.n	800c3f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	e053      	b.n	800c49e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	699b      	ldr	r3, [r3, #24]
 800c3fc:	f003 0320 	and.w	r3, r3, #32
 800c400:	2b20      	cmp	r3, #32
 800c402:	d129      	bne.n	800c458 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	699b      	ldr	r3, [r3, #24]
 800c40a:	f003 0304 	and.w	r3, r3, #4
 800c40e:	2b04      	cmp	r3, #4
 800c410:	d105      	bne.n	800c41e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c416:	2b00      	cmp	r3, #0
 800c418:	d001      	beq.n	800c41e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800c41a:	2300      	movs	r3, #0
 800c41c:	e03f      	b.n	800c49e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2220      	movs	r2, #32
 800c424:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	6859      	ldr	r1, [r3, #4]
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681a      	ldr	r2, [r3, #0]
 800c430:	4b1d      	ldr	r3, [pc, #116]	; (800c4a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800c432:	400b      	ands	r3, r1
 800c434:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2200      	movs	r2, #0
 800c43a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2220      	movs	r2, #32
 800c440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	2200      	movs	r2, #0
 800c448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2200      	movs	r2, #0
 800c450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c454:	2301      	movs	r3, #1
 800c456:	e022      	b.n	800c49e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c458:	f7fe fd26 	bl	800aea8 <HAL_GetTick>
 800c45c:	4602      	mov	r2, r0
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	68ba      	ldr	r2, [r7, #8]
 800c464:	429a      	cmp	r2, r3
 800c466:	d302      	bcc.n	800c46e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d10f      	bne.n	800c48e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c472:	f043 0220 	orr.w	r2, r3, #32
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	2220      	movs	r2, #32
 800c47e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2200      	movs	r2, #0
 800c486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c48a:	2301      	movs	r3, #1
 800c48c:	e007      	b.n	800c49e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	699b      	ldr	r3, [r3, #24]
 800c494:	f003 0304 	and.w	r3, r3, #4
 800c498:	2b04      	cmp	r3, #4
 800c49a:	d1a2      	bne.n	800c3e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c49c:	2300      	movs	r3, #0
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3710      	adds	r7, #16
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
 800c4a6:	bf00      	nop
 800c4a8:	fe00e800 	.word	0xfe00e800

0800c4ac <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b084      	sub	sp, #16
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	699b      	ldr	r3, [r3, #24]
 800c4be:	f003 0310 	and.w	r3, r3, #16
 800c4c2:	2b10      	cmp	r3, #16
 800c4c4:	d151      	bne.n	800c56a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c4c6:	e022      	b.n	800c50e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4ce:	d01e      	beq.n	800c50e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c4d0:	f7fe fcea 	bl	800aea8 <HAL_GetTick>
 800c4d4:	4602      	mov	r2, r0
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	1ad3      	subs	r3, r2, r3
 800c4da:	68ba      	ldr	r2, [r7, #8]
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	d302      	bcc.n	800c4e6 <I2C_IsAcknowledgeFailed+0x3a>
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d113      	bne.n	800c50e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4ea:	f043 0220 	orr.w	r2, r3, #32
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	2220      	movs	r2, #32
 800c4f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	2200      	movs	r2, #0
 800c506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800c50a:	2301      	movs	r3, #1
 800c50c:	e02e      	b.n	800c56c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	699b      	ldr	r3, [r3, #24]
 800c514:	f003 0320 	and.w	r3, r3, #32
 800c518:	2b20      	cmp	r3, #32
 800c51a:	d1d5      	bne.n	800c4c8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	2210      	movs	r2, #16
 800c522:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	2220      	movs	r2, #32
 800c52a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c52c:	68f8      	ldr	r0, [r7, #12]
 800c52e:	f7ff fe71 	bl	800c214 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	6859      	ldr	r1, [r3, #4]
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	681a      	ldr	r2, [r3, #0]
 800c53c:	4b0d      	ldr	r3, [pc, #52]	; (800c574 <I2C_IsAcknowledgeFailed+0xc8>)
 800c53e:	400b      	ands	r3, r1
 800c540:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c546:	f043 0204 	orr.w	r2, r3, #4
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	2220      	movs	r2, #32
 800c552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	2200      	movs	r2, #0
 800c55a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	2200      	movs	r2, #0
 800c562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800c566:	2301      	movs	r3, #1
 800c568:	e000      	b.n	800c56c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800c56a:	2300      	movs	r3, #0
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	3710      	adds	r7, #16
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}
 800c574:	fe00e800 	.word	0xfe00e800

0800c578 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c578:	b480      	push	{r7}
 800c57a:	b085      	sub	sp, #20
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	60f8      	str	r0, [r7, #12]
 800c580:	607b      	str	r3, [r7, #4]
 800c582:	460b      	mov	r3, r1
 800c584:	817b      	strh	r3, [r7, #10]
 800c586:	4613      	mov	r3, r2
 800c588:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	69bb      	ldr	r3, [r7, #24]
 800c592:	0d5b      	lsrs	r3, r3, #21
 800c594:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c598:	4b0d      	ldr	r3, [pc, #52]	; (800c5d0 <I2C_TransferConfig+0x58>)
 800c59a:	430b      	orrs	r3, r1
 800c59c:	43db      	mvns	r3, r3
 800c59e:	ea02 0103 	and.w	r1, r2, r3
 800c5a2:	897b      	ldrh	r3, [r7, #10]
 800c5a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c5a8:	7a7b      	ldrb	r3, [r7, #9]
 800c5aa:	041b      	lsls	r3, r3, #16
 800c5ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c5b0:	431a      	orrs	r2, r3
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	431a      	orrs	r2, r3
 800c5b6:	69bb      	ldr	r3, [r7, #24]
 800c5b8:	431a      	orrs	r2, r3
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	430a      	orrs	r2, r1
 800c5c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800c5c2:	bf00      	nop
 800c5c4:	3714      	adds	r7, #20
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5cc:	4770      	bx	lr
 800c5ce:	bf00      	nop
 800c5d0:	03ff63ff 	.word	0x03ff63ff

0800c5d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	b083      	sub	sp, #12
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
 800c5dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5e4:	b2db      	uxtb	r3, r3
 800c5e6:	2b20      	cmp	r3, #32
 800c5e8:	d138      	bne.n	800c65c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d101      	bne.n	800c5f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c5f4:	2302      	movs	r3, #2
 800c5f6:	e032      	b.n	800c65e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2224      	movs	r2, #36	; 0x24
 800c604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	681a      	ldr	r2, [r3, #0]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f022 0201 	bic.w	r2, r2, #1
 800c616:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	681a      	ldr	r2, [r3, #0]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c626:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	6819      	ldr	r1, [r3, #0]
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	683a      	ldr	r2, [r7, #0]
 800c634:	430a      	orrs	r2, r1
 800c636:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	681a      	ldr	r2, [r3, #0]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f042 0201 	orr.w	r2, r2, #1
 800c646:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2220      	movs	r2, #32
 800c64c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2200      	movs	r2, #0
 800c654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c658:	2300      	movs	r3, #0
 800c65a:	e000      	b.n	800c65e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c65c:	2302      	movs	r3, #2
  }
}
 800c65e:	4618      	mov	r0, r3
 800c660:	370c      	adds	r7, #12
 800c662:	46bd      	mov	sp, r7
 800c664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c668:	4770      	bx	lr

0800c66a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c66a:	b480      	push	{r7}
 800c66c:	b085      	sub	sp, #20
 800c66e:	af00      	add	r7, sp, #0
 800c670:	6078      	str	r0, [r7, #4]
 800c672:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c67a:	b2db      	uxtb	r3, r3
 800c67c:	2b20      	cmp	r3, #32
 800c67e:	d139      	bne.n	800c6f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c686:	2b01      	cmp	r3, #1
 800c688:	d101      	bne.n	800c68e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c68a:	2302      	movs	r3, #2
 800c68c:	e033      	b.n	800c6f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2201      	movs	r2, #1
 800c692:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2224      	movs	r2, #36	; 0x24
 800c69a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	681a      	ldr	r2, [r3, #0]
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f022 0201 	bic.w	r2, r2, #1
 800c6ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c6bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	021b      	lsls	r3, r3, #8
 800c6c2:	68fa      	ldr	r2, [r7, #12]
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	68fa      	ldr	r2, [r7, #12]
 800c6ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f042 0201 	orr.w	r2, r2, #1
 800c6de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2220      	movs	r2, #32
 800c6e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	e000      	b.n	800c6f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c6f4:	2302      	movs	r3, #2
  }
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	3714      	adds	r7, #20
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c700:	4770      	bx	lr
	...

0800c704 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800c704:	b480      	push	{r7}
 800c706:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c708:	4b05      	ldr	r3, [pc, #20]	; (800c720 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	4a04      	ldr	r2, [pc, #16]	; (800c720 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c70e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c712:	6013      	str	r3, [r2, #0]
}
 800c714:	bf00      	nop
 800c716:	46bd      	mov	sp, r7
 800c718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71c:	4770      	bx	lr
 800c71e:	bf00      	nop
 800c720:	40007000 	.word	0x40007000

0800c724 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800c724:	b480      	push	{r7}
 800c726:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800c728:	4b04      	ldr	r3, [pc, #16]	; (800c73c <HAL_PWREx_GetVoltageRange+0x18>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800c730:	4618      	mov	r0, r3
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr
 800c73a:	bf00      	nop
 800c73c:	40007000 	.word	0x40007000

0800c740 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c740:	b480      	push	{r7}
 800c742:	b085      	sub	sp, #20
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c74e:	d130      	bne.n	800c7b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800c750:	4b23      	ldr	r3, [pc, #140]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c75c:	d038      	beq.n	800c7d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c75e:	4b20      	ldr	r3, [pc, #128]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c766:	4a1e      	ldr	r2, [pc, #120]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c768:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c76c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c76e:	4b1d      	ldr	r3, [pc, #116]	; (800c7e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	2232      	movs	r2, #50	; 0x32
 800c774:	fb02 f303 	mul.w	r3, r2, r3
 800c778:	4a1b      	ldr	r2, [pc, #108]	; (800c7e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800c77a:	fba2 2303 	umull	r2, r3, r2, r3
 800c77e:	0c9b      	lsrs	r3, r3, #18
 800c780:	3301      	adds	r3, #1
 800c782:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c784:	e002      	b.n	800c78c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	3b01      	subs	r3, #1
 800c78a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c78c:	4b14      	ldr	r3, [pc, #80]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c78e:	695b      	ldr	r3, [r3, #20]
 800c790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c798:	d102      	bne.n	800c7a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d1f2      	bne.n	800c786 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c7a0:	4b0f      	ldr	r3, [pc, #60]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c7a2:	695b      	ldr	r3, [r3, #20]
 800c7a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c7a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7ac:	d110      	bne.n	800c7d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800c7ae:	2303      	movs	r3, #3
 800c7b0:	e00f      	b.n	800c7d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800c7b2:	4b0b      	ldr	r3, [pc, #44]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c7ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7be:	d007      	beq.n	800c7d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c7c0:	4b07      	ldr	r3, [pc, #28]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c7c8:	4a05      	ldr	r2, [pc, #20]	; (800c7e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c7ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c7ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800c7d0:	2300      	movs	r3, #0
}
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	3714      	adds	r7, #20
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7dc:	4770      	bx	lr
 800c7de:	bf00      	nop
 800c7e0:	40007000 	.word	0x40007000
 800c7e4:	200000a8 	.word	0x200000a8
 800c7e8:	431bde83 	.word	0x431bde83

0800c7ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b088      	sub	sp, #32
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d101      	bne.n	800c7fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	e3d4      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c7fe:	4ba1      	ldr	r3, [pc, #644]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c800:	689b      	ldr	r3, [r3, #8]
 800c802:	f003 030c 	and.w	r3, r3, #12
 800c806:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c808:	4b9e      	ldr	r3, [pc, #632]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c80a:	68db      	ldr	r3, [r3, #12]
 800c80c:	f003 0303 	and.w	r3, r3, #3
 800c810:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	f003 0310 	and.w	r3, r3, #16
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	f000 80e4 	beq.w	800c9e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c820:	69bb      	ldr	r3, [r7, #24]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d007      	beq.n	800c836 <HAL_RCC_OscConfig+0x4a>
 800c826:	69bb      	ldr	r3, [r7, #24]
 800c828:	2b0c      	cmp	r3, #12
 800c82a:	f040 808b 	bne.w	800c944 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800c82e:	697b      	ldr	r3, [r7, #20]
 800c830:	2b01      	cmp	r3, #1
 800c832:	f040 8087 	bne.w	800c944 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c836:	4b93      	ldr	r3, [pc, #588]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f003 0302 	and.w	r3, r3, #2
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d005      	beq.n	800c84e <HAL_RCC_OscConfig+0x62>
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	699b      	ldr	r3, [r3, #24]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d101      	bne.n	800c84e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800c84a:	2301      	movs	r3, #1
 800c84c:	e3ac      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6a1a      	ldr	r2, [r3, #32]
 800c852:	4b8c      	ldr	r3, [pc, #560]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f003 0308 	and.w	r3, r3, #8
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d004      	beq.n	800c868 <HAL_RCC_OscConfig+0x7c>
 800c85e:	4b89      	ldr	r3, [pc, #548]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c866:	e005      	b.n	800c874 <HAL_RCC_OscConfig+0x88>
 800c868:	4b86      	ldr	r3, [pc, #536]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c86a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c86e:	091b      	lsrs	r3, r3, #4
 800c870:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c874:	4293      	cmp	r3, r2
 800c876:	d223      	bcs.n	800c8c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6a1b      	ldr	r3, [r3, #32]
 800c87c:	4618      	mov	r0, r3
 800c87e:	f000 fd73 	bl	800d368 <RCC_SetFlashLatencyFromMSIRange>
 800c882:	4603      	mov	r3, r0
 800c884:	2b00      	cmp	r3, #0
 800c886:	d001      	beq.n	800c88c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800c888:	2301      	movs	r3, #1
 800c88a:	e38d      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c88c:	4b7d      	ldr	r3, [pc, #500]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a7c      	ldr	r2, [pc, #496]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c892:	f043 0308 	orr.w	r3, r3, #8
 800c896:	6013      	str	r3, [r2, #0]
 800c898:	4b7a      	ldr	r3, [pc, #488]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6a1b      	ldr	r3, [r3, #32]
 800c8a4:	4977      	ldr	r1, [pc, #476]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c8aa:	4b76      	ldr	r3, [pc, #472]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	69db      	ldr	r3, [r3, #28]
 800c8b6:	021b      	lsls	r3, r3, #8
 800c8b8:	4972      	ldr	r1, [pc, #456]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	604b      	str	r3, [r1, #4]
 800c8be:	e025      	b.n	800c90c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c8c0:	4b70      	ldr	r3, [pc, #448]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	4a6f      	ldr	r2, [pc, #444]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8c6:	f043 0308 	orr.w	r3, r3, #8
 800c8ca:	6013      	str	r3, [r2, #0]
 800c8cc:	4b6d      	ldr	r3, [pc, #436]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	6a1b      	ldr	r3, [r3, #32]
 800c8d8:	496a      	ldr	r1, [pc, #424]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c8de:	4b69      	ldr	r3, [pc, #420]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8e0:	685b      	ldr	r3, [r3, #4]
 800c8e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	69db      	ldr	r3, [r3, #28]
 800c8ea:	021b      	lsls	r3, r3, #8
 800c8ec:	4965      	ldr	r1, [pc, #404]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c8f2:	69bb      	ldr	r3, [r7, #24]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d109      	bne.n	800c90c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6a1b      	ldr	r3, [r3, #32]
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f000 fd33 	bl	800d368 <RCC_SetFlashLatencyFromMSIRange>
 800c902:	4603      	mov	r3, r0
 800c904:	2b00      	cmp	r3, #0
 800c906:	d001      	beq.n	800c90c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800c908:	2301      	movs	r3, #1
 800c90a:	e34d      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c90c:	f000 fc36 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800c910:	4602      	mov	r2, r0
 800c912:	4b5c      	ldr	r3, [pc, #368]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c914:	689b      	ldr	r3, [r3, #8]
 800c916:	091b      	lsrs	r3, r3, #4
 800c918:	f003 030f 	and.w	r3, r3, #15
 800c91c:	495a      	ldr	r1, [pc, #360]	; (800ca88 <HAL_RCC_OscConfig+0x29c>)
 800c91e:	5ccb      	ldrb	r3, [r1, r3]
 800c920:	f003 031f 	and.w	r3, r3, #31
 800c924:	fa22 f303 	lsr.w	r3, r2, r3
 800c928:	4a58      	ldr	r2, [pc, #352]	; (800ca8c <HAL_RCC_OscConfig+0x2a0>)
 800c92a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800c92c:	4b58      	ldr	r3, [pc, #352]	; (800ca90 <HAL_RCC_OscConfig+0x2a4>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4618      	mov	r0, r3
 800c932:	f7f5 fa77 	bl	8001e24 <HAL_InitTick>
 800c936:	4603      	mov	r3, r0
 800c938:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800c93a:	7bfb      	ldrb	r3, [r7, #15]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d052      	beq.n	800c9e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800c940:	7bfb      	ldrb	r3, [r7, #15]
 800c942:	e331      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	699b      	ldr	r3, [r3, #24]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d032      	beq.n	800c9b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c94c:	4b4d      	ldr	r3, [pc, #308]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	4a4c      	ldr	r2, [pc, #304]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c952:	f043 0301 	orr.w	r3, r3, #1
 800c956:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c958:	f7fe faa6 	bl	800aea8 <HAL_GetTick>
 800c95c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c95e:	e008      	b.n	800c972 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c960:	f7fe faa2 	bl	800aea8 <HAL_GetTick>
 800c964:	4602      	mov	r2, r0
 800c966:	693b      	ldr	r3, [r7, #16]
 800c968:	1ad3      	subs	r3, r2, r3
 800c96a:	2b02      	cmp	r3, #2
 800c96c:	d901      	bls.n	800c972 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800c96e:	2303      	movs	r3, #3
 800c970:	e31a      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c972:	4b44      	ldr	r3, [pc, #272]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	f003 0302 	and.w	r3, r3, #2
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d0f0      	beq.n	800c960 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c97e:	4b41      	ldr	r3, [pc, #260]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	4a40      	ldr	r2, [pc, #256]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c984:	f043 0308 	orr.w	r3, r3, #8
 800c988:	6013      	str	r3, [r2, #0]
 800c98a:	4b3e      	ldr	r3, [pc, #248]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6a1b      	ldr	r3, [r3, #32]
 800c996:	493b      	ldr	r1, [pc, #236]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c998:	4313      	orrs	r3, r2
 800c99a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c99c:	4b39      	ldr	r3, [pc, #228]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c99e:	685b      	ldr	r3, [r3, #4]
 800c9a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	69db      	ldr	r3, [r3, #28]
 800c9a8:	021b      	lsls	r3, r3, #8
 800c9aa:	4936      	ldr	r1, [pc, #216]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	604b      	str	r3, [r1, #4]
 800c9b0:	e01a      	b.n	800c9e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c9b2:	4b34      	ldr	r3, [pc, #208]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4a33      	ldr	r2, [pc, #204]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c9b8:	f023 0301 	bic.w	r3, r3, #1
 800c9bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c9be:	f7fe fa73 	bl	800aea8 <HAL_GetTick>
 800c9c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c9c4:	e008      	b.n	800c9d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c9c6:	f7fe fa6f 	bl	800aea8 <HAL_GetTick>
 800c9ca:	4602      	mov	r2, r0
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	1ad3      	subs	r3, r2, r3
 800c9d0:	2b02      	cmp	r3, #2
 800c9d2:	d901      	bls.n	800c9d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800c9d4:	2303      	movs	r3, #3
 800c9d6:	e2e7      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c9d8:	4b2a      	ldr	r3, [pc, #168]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	f003 0302 	and.w	r3, r3, #2
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d1f0      	bne.n	800c9c6 <HAL_RCC_OscConfig+0x1da>
 800c9e4:	e000      	b.n	800c9e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c9e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f003 0301 	and.w	r3, r3, #1
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d074      	beq.n	800cade <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c9f4:	69bb      	ldr	r3, [r7, #24]
 800c9f6:	2b08      	cmp	r3, #8
 800c9f8:	d005      	beq.n	800ca06 <HAL_RCC_OscConfig+0x21a>
 800c9fa:	69bb      	ldr	r3, [r7, #24]
 800c9fc:	2b0c      	cmp	r3, #12
 800c9fe:	d10e      	bne.n	800ca1e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800ca00:	697b      	ldr	r3, [r7, #20]
 800ca02:	2b03      	cmp	r3, #3
 800ca04:	d10b      	bne.n	800ca1e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ca06:	4b1f      	ldr	r3, [pc, #124]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d064      	beq.n	800cadc <HAL_RCC_OscConfig+0x2f0>
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	685b      	ldr	r3, [r3, #4]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d160      	bne.n	800cadc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e2c4      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	685b      	ldr	r3, [r3, #4]
 800ca22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca26:	d106      	bne.n	800ca36 <HAL_RCC_OscConfig+0x24a>
 800ca28:	4b16      	ldr	r3, [pc, #88]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	4a15      	ldr	r2, [pc, #84]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ca32:	6013      	str	r3, [r2, #0]
 800ca34:	e01d      	b.n	800ca72 <HAL_RCC_OscConfig+0x286>
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	685b      	ldr	r3, [r3, #4]
 800ca3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ca3e:	d10c      	bne.n	800ca5a <HAL_RCC_OscConfig+0x26e>
 800ca40:	4b10      	ldr	r3, [pc, #64]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	4a0f      	ldr	r2, [pc, #60]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ca4a:	6013      	str	r3, [r2, #0]
 800ca4c:	4b0d      	ldr	r3, [pc, #52]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	4a0c      	ldr	r2, [pc, #48]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ca56:	6013      	str	r3, [r2, #0]
 800ca58:	e00b      	b.n	800ca72 <HAL_RCC_OscConfig+0x286>
 800ca5a:	4b0a      	ldr	r3, [pc, #40]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	4a09      	ldr	r2, [pc, #36]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ca64:	6013      	str	r3, [r2, #0]
 800ca66:	4b07      	ldr	r3, [pc, #28]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4a06      	ldr	r2, [pc, #24]	; (800ca84 <HAL_RCC_OscConfig+0x298>)
 800ca6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ca70:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	685b      	ldr	r3, [r3, #4]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d01c      	beq.n	800cab4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca7a:	f7fe fa15 	bl	800aea8 <HAL_GetTick>
 800ca7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ca80:	e011      	b.n	800caa6 <HAL_RCC_OscConfig+0x2ba>
 800ca82:	bf00      	nop
 800ca84:	40021000 	.word	0x40021000
 800ca88:	08016050 	.word	0x08016050
 800ca8c:	200000a8 	.word	0x200000a8
 800ca90:	200005ac 	.word	0x200005ac
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ca94:	f7fe fa08 	bl	800aea8 <HAL_GetTick>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	1ad3      	subs	r3, r2, r3
 800ca9e:	2b64      	cmp	r3, #100	; 0x64
 800caa0:	d901      	bls.n	800caa6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800caa2:	2303      	movs	r3, #3
 800caa4:	e280      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800caa6:	4baf      	ldr	r3, [pc, #700]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d0f0      	beq.n	800ca94 <HAL_RCC_OscConfig+0x2a8>
 800cab2:	e014      	b.n	800cade <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cab4:	f7fe f9f8 	bl	800aea8 <HAL_GetTick>
 800cab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800caba:	e008      	b.n	800cace <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cabc:	f7fe f9f4 	bl	800aea8 <HAL_GetTick>
 800cac0:	4602      	mov	r2, r0
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	1ad3      	subs	r3, r2, r3
 800cac6:	2b64      	cmp	r3, #100	; 0x64
 800cac8:	d901      	bls.n	800cace <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800caca:	2303      	movs	r3, #3
 800cacc:	e26c      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cace:	4ba5      	ldr	r3, [pc, #660]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d1f0      	bne.n	800cabc <HAL_RCC_OscConfig+0x2d0>
 800cada:	e000      	b.n	800cade <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cadc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f003 0302 	and.w	r3, r3, #2
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d060      	beq.n	800cbac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800caea:	69bb      	ldr	r3, [r7, #24]
 800caec:	2b04      	cmp	r3, #4
 800caee:	d005      	beq.n	800cafc <HAL_RCC_OscConfig+0x310>
 800caf0:	69bb      	ldr	r3, [r7, #24]
 800caf2:	2b0c      	cmp	r3, #12
 800caf4:	d119      	bne.n	800cb2a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800caf6:	697b      	ldr	r3, [r7, #20]
 800caf8:	2b02      	cmp	r3, #2
 800cafa:	d116      	bne.n	800cb2a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cafc:	4b99      	ldr	r3, [pc, #612]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d005      	beq.n	800cb14 <HAL_RCC_OscConfig+0x328>
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	68db      	ldr	r3, [r3, #12]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d101      	bne.n	800cb14 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800cb10:	2301      	movs	r3, #1
 800cb12:	e249      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb14:	4b93      	ldr	r3, [pc, #588]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb16:	685b      	ldr	r3, [r3, #4]
 800cb18:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	691b      	ldr	r3, [r3, #16]
 800cb20:	061b      	lsls	r3, r3, #24
 800cb22:	4990      	ldr	r1, [pc, #576]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb24:	4313      	orrs	r3, r2
 800cb26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cb28:	e040      	b.n	800cbac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	68db      	ldr	r3, [r3, #12]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d023      	beq.n	800cb7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cb32:	4b8c      	ldr	r3, [pc, #560]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	4a8b      	ldr	r2, [pc, #556]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cb3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb3e:	f7fe f9b3 	bl	800aea8 <HAL_GetTick>
 800cb42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cb44:	e008      	b.n	800cb58 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cb46:	f7fe f9af 	bl	800aea8 <HAL_GetTick>
 800cb4a:	4602      	mov	r2, r0
 800cb4c:	693b      	ldr	r3, [r7, #16]
 800cb4e:	1ad3      	subs	r3, r2, r3
 800cb50:	2b02      	cmp	r3, #2
 800cb52:	d901      	bls.n	800cb58 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800cb54:	2303      	movs	r3, #3
 800cb56:	e227      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cb58:	4b82      	ldr	r3, [pc, #520]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d0f0      	beq.n	800cb46 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb64:	4b7f      	ldr	r3, [pc, #508]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	691b      	ldr	r3, [r3, #16]
 800cb70:	061b      	lsls	r3, r3, #24
 800cb72:	497c      	ldr	r1, [pc, #496]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb74:	4313      	orrs	r3, r2
 800cb76:	604b      	str	r3, [r1, #4]
 800cb78:	e018      	b.n	800cbac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cb7a:	4b7a      	ldr	r3, [pc, #488]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	4a79      	ldr	r2, [pc, #484]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cb80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cb84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb86:	f7fe f98f 	bl	800aea8 <HAL_GetTick>
 800cb8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800cb8c:	e008      	b.n	800cba0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cb8e:	f7fe f98b 	bl	800aea8 <HAL_GetTick>
 800cb92:	4602      	mov	r2, r0
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	1ad3      	subs	r3, r2, r3
 800cb98:	2b02      	cmp	r3, #2
 800cb9a:	d901      	bls.n	800cba0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800cb9c:	2303      	movs	r3, #3
 800cb9e:	e203      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800cba0:	4b70      	ldr	r3, [pc, #448]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d1f0      	bne.n	800cb8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f003 0308 	and.w	r3, r3, #8
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d03c      	beq.n	800cc32 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	695b      	ldr	r3, [r3, #20]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d01c      	beq.n	800cbfa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cbc0:	4b68      	ldr	r3, [pc, #416]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cbc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cbc6:	4a67      	ldr	r2, [pc, #412]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cbc8:	f043 0301 	orr.w	r3, r3, #1
 800cbcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbd0:	f7fe f96a 	bl	800aea8 <HAL_GetTick>
 800cbd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800cbd6:	e008      	b.n	800cbea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cbd8:	f7fe f966 	bl	800aea8 <HAL_GetTick>
 800cbdc:	4602      	mov	r2, r0
 800cbde:	693b      	ldr	r3, [r7, #16]
 800cbe0:	1ad3      	subs	r3, r2, r3
 800cbe2:	2b02      	cmp	r3, #2
 800cbe4:	d901      	bls.n	800cbea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800cbe6:	2303      	movs	r3, #3
 800cbe8:	e1de      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800cbea:	4b5e      	ldr	r3, [pc, #376]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cbec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cbf0:	f003 0302 	and.w	r3, r3, #2
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d0ef      	beq.n	800cbd8 <HAL_RCC_OscConfig+0x3ec>
 800cbf8:	e01b      	b.n	800cc32 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cbfa:	4b5a      	ldr	r3, [pc, #360]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cbfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cc00:	4a58      	ldr	r2, [pc, #352]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cc02:	f023 0301 	bic.w	r3, r3, #1
 800cc06:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc0a:	f7fe f94d 	bl	800aea8 <HAL_GetTick>
 800cc0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cc10:	e008      	b.n	800cc24 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cc12:	f7fe f949 	bl	800aea8 <HAL_GetTick>
 800cc16:	4602      	mov	r2, r0
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	1ad3      	subs	r3, r2, r3
 800cc1c:	2b02      	cmp	r3, #2
 800cc1e:	d901      	bls.n	800cc24 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800cc20:	2303      	movs	r3, #3
 800cc22:	e1c1      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cc24:	4b4f      	ldr	r3, [pc, #316]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cc26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cc2a:	f003 0302 	and.w	r3, r3, #2
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d1ef      	bne.n	800cc12 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	f003 0304 	and.w	r3, r3, #4
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	f000 80a6 	beq.w	800cd8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cc40:	2300      	movs	r3, #0
 800cc42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800cc44:	4b47      	ldr	r3, [pc, #284]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cc46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d10d      	bne.n	800cc6c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cc50:	4b44      	ldr	r3, [pc, #272]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cc52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc54:	4a43      	ldr	r2, [pc, #268]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cc56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc5a:	6593      	str	r3, [r2, #88]	; 0x58
 800cc5c:	4b41      	ldr	r3, [pc, #260]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cc5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cc64:	60bb      	str	r3, [r7, #8]
 800cc66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cc68:	2301      	movs	r3, #1
 800cc6a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cc6c:	4b3e      	ldr	r3, [pc, #248]	; (800cd68 <HAL_RCC_OscConfig+0x57c>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d118      	bne.n	800ccaa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cc78:	4b3b      	ldr	r3, [pc, #236]	; (800cd68 <HAL_RCC_OscConfig+0x57c>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	4a3a      	ldr	r2, [pc, #232]	; (800cd68 <HAL_RCC_OscConfig+0x57c>)
 800cc7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cc82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cc84:	f7fe f910 	bl	800aea8 <HAL_GetTick>
 800cc88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cc8a:	e008      	b.n	800cc9e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cc8c:	f7fe f90c 	bl	800aea8 <HAL_GetTick>
 800cc90:	4602      	mov	r2, r0
 800cc92:	693b      	ldr	r3, [r7, #16]
 800cc94:	1ad3      	subs	r3, r2, r3
 800cc96:	2b02      	cmp	r3, #2
 800cc98:	d901      	bls.n	800cc9e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800cc9a:	2303      	movs	r3, #3
 800cc9c:	e184      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cc9e:	4b32      	ldr	r3, [pc, #200]	; (800cd68 <HAL_RCC_OscConfig+0x57c>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d0f0      	beq.n	800cc8c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	689b      	ldr	r3, [r3, #8]
 800ccae:	2b01      	cmp	r3, #1
 800ccb0:	d108      	bne.n	800ccc4 <HAL_RCC_OscConfig+0x4d8>
 800ccb2:	4b2c      	ldr	r3, [pc, #176]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800ccb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccb8:	4a2a      	ldr	r2, [pc, #168]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800ccba:	f043 0301 	orr.w	r3, r3, #1
 800ccbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ccc2:	e024      	b.n	800cd0e <HAL_RCC_OscConfig+0x522>
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	689b      	ldr	r3, [r3, #8]
 800ccc8:	2b05      	cmp	r3, #5
 800ccca:	d110      	bne.n	800ccee <HAL_RCC_OscConfig+0x502>
 800cccc:	4b25      	ldr	r3, [pc, #148]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800ccce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccd2:	4a24      	ldr	r2, [pc, #144]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800ccd4:	f043 0304 	orr.w	r3, r3, #4
 800ccd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ccdc:	4b21      	ldr	r3, [pc, #132]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800ccde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cce2:	4a20      	ldr	r2, [pc, #128]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cce4:	f043 0301 	orr.w	r3, r3, #1
 800cce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ccec:	e00f      	b.n	800cd0e <HAL_RCC_OscConfig+0x522>
 800ccee:	4b1d      	ldr	r3, [pc, #116]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800ccf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccf4:	4a1b      	ldr	r2, [pc, #108]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800ccf6:	f023 0301 	bic.w	r3, r3, #1
 800ccfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ccfe:	4b19      	ldr	r3, [pc, #100]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cd00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cd04:	4a17      	ldr	r2, [pc, #92]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cd06:	f023 0304 	bic.w	r3, r3, #4
 800cd0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	689b      	ldr	r3, [r3, #8]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d016      	beq.n	800cd44 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd16:	f7fe f8c7 	bl	800aea8 <HAL_GetTick>
 800cd1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cd1c:	e00a      	b.n	800cd34 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cd1e:	f7fe f8c3 	bl	800aea8 <HAL_GetTick>
 800cd22:	4602      	mov	r2, r0
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	1ad3      	subs	r3, r2, r3
 800cd28:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	d901      	bls.n	800cd34 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800cd30:	2303      	movs	r3, #3
 800cd32:	e139      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cd34:	4b0b      	ldr	r3, [pc, #44]	; (800cd64 <HAL_RCC_OscConfig+0x578>)
 800cd36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cd3a:	f003 0302 	and.w	r3, r3, #2
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d0ed      	beq.n	800cd1e <HAL_RCC_OscConfig+0x532>
 800cd42:	e01a      	b.n	800cd7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd44:	f7fe f8b0 	bl	800aea8 <HAL_GetTick>
 800cd48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cd4a:	e00f      	b.n	800cd6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cd4c:	f7fe f8ac 	bl	800aea8 <HAL_GetTick>
 800cd50:	4602      	mov	r2, r0
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	1ad3      	subs	r3, r2, r3
 800cd56:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d906      	bls.n	800cd6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800cd5e:	2303      	movs	r3, #3
 800cd60:	e122      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
 800cd62:	bf00      	nop
 800cd64:	40021000 	.word	0x40021000
 800cd68:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cd6c:	4b90      	ldr	r3, [pc, #576]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cd6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cd72:	f003 0302 	and.w	r3, r3, #2
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d1e8      	bne.n	800cd4c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cd7a:	7ffb      	ldrb	r3, [r7, #31]
 800cd7c:	2b01      	cmp	r3, #1
 800cd7e:	d105      	bne.n	800cd8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cd80:	4b8b      	ldr	r3, [pc, #556]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cd82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd84:	4a8a      	ldr	r2, [pc, #552]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cd86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cd8a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	f000 8108 	beq.w	800cfa6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd9a:	2b02      	cmp	r3, #2
 800cd9c:	f040 80d0 	bne.w	800cf40 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800cda0:	4b83      	ldr	r3, [pc, #524]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cda2:	68db      	ldr	r3, [r3, #12]
 800cda4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	f003 0203 	and.w	r2, r3, #3
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	d130      	bne.n	800ce16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdbe:	3b01      	subs	r3, #1
 800cdc0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800cdc2:	429a      	cmp	r2, r3
 800cdc4:	d127      	bne.n	800ce16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cdd0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cdd2:	429a      	cmp	r2, r3
 800cdd4:	d11f      	bne.n	800ce16 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cde0:	2a07      	cmp	r2, #7
 800cde2:	bf14      	ite	ne
 800cde4:	2201      	movne	r2, #1
 800cde6:	2200      	moveq	r2, #0
 800cde8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800cdea:	4293      	cmp	r3, r2
 800cdec:	d113      	bne.n	800ce16 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cdee:	697b      	ldr	r3, [r7, #20]
 800cdf0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cdf8:	085b      	lsrs	r3, r3, #1
 800cdfa:	3b01      	subs	r3, #1
 800cdfc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	d109      	bne.n	800ce16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce0c:	085b      	lsrs	r3, r3, #1
 800ce0e:	3b01      	subs	r3, #1
 800ce10:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d06e      	beq.n	800cef4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ce16:	69bb      	ldr	r3, [r7, #24]
 800ce18:	2b0c      	cmp	r3, #12
 800ce1a:	d069      	beq.n	800cef0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800ce1c:	4b64      	ldr	r3, [pc, #400]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d105      	bne.n	800ce34 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800ce28:	4b61      	ldr	r3, [pc, #388]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d001      	beq.n	800ce38 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800ce34:	2301      	movs	r3, #1
 800ce36:	e0b7      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800ce38:	4b5d      	ldr	r3, [pc, #372]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	4a5c      	ldr	r2, [pc, #368]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ce3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ce42:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ce44:	f7fe f830 	bl	800aea8 <HAL_GetTick>
 800ce48:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce4a:	e008      	b.n	800ce5e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce4c:	f7fe f82c 	bl	800aea8 <HAL_GetTick>
 800ce50:	4602      	mov	r2, r0
 800ce52:	693b      	ldr	r3, [r7, #16]
 800ce54:	1ad3      	subs	r3, r2, r3
 800ce56:	2b02      	cmp	r3, #2
 800ce58:	d901      	bls.n	800ce5e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800ce5a:	2303      	movs	r3, #3
 800ce5c:	e0a4      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce5e:	4b54      	ldr	r3, [pc, #336]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d1f0      	bne.n	800ce4c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ce6a:	4b51      	ldr	r3, [pc, #324]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ce6c:	68da      	ldr	r2, [r3, #12]
 800ce6e:	4b51      	ldr	r3, [pc, #324]	; (800cfb4 <HAL_RCC_OscConfig+0x7c8>)
 800ce70:	4013      	ands	r3, r2
 800ce72:	687a      	ldr	r2, [r7, #4]
 800ce74:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800ce76:	687a      	ldr	r2, [r7, #4]
 800ce78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ce7a:	3a01      	subs	r2, #1
 800ce7c:	0112      	lsls	r2, r2, #4
 800ce7e:	4311      	orrs	r1, r2
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ce84:	0212      	lsls	r2, r2, #8
 800ce86:	4311      	orrs	r1, r2
 800ce88:	687a      	ldr	r2, [r7, #4]
 800ce8a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800ce8c:	0852      	lsrs	r2, r2, #1
 800ce8e:	3a01      	subs	r2, #1
 800ce90:	0552      	lsls	r2, r2, #21
 800ce92:	4311      	orrs	r1, r2
 800ce94:	687a      	ldr	r2, [r7, #4]
 800ce96:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ce98:	0852      	lsrs	r2, r2, #1
 800ce9a:	3a01      	subs	r2, #1
 800ce9c:	0652      	lsls	r2, r2, #25
 800ce9e:	4311      	orrs	r1, r2
 800cea0:	687a      	ldr	r2, [r7, #4]
 800cea2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cea4:	0912      	lsrs	r2, r2, #4
 800cea6:	0452      	lsls	r2, r2, #17
 800cea8:	430a      	orrs	r2, r1
 800ceaa:	4941      	ldr	r1, [pc, #260]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ceac:	4313      	orrs	r3, r2
 800ceae:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800ceb0:	4b3f      	ldr	r3, [pc, #252]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	4a3e      	ldr	r2, [pc, #248]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800ceb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ceba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cebc:	4b3c      	ldr	r3, [pc, #240]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cebe:	68db      	ldr	r3, [r3, #12]
 800cec0:	4a3b      	ldr	r2, [pc, #236]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cec2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cec6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cec8:	f7fd ffee 	bl	800aea8 <HAL_GetTick>
 800cecc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cece:	e008      	b.n	800cee2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ced0:	f7fd ffea 	bl	800aea8 <HAL_GetTick>
 800ced4:	4602      	mov	r2, r0
 800ced6:	693b      	ldr	r3, [r7, #16]
 800ced8:	1ad3      	subs	r3, r2, r3
 800ceda:	2b02      	cmp	r3, #2
 800cedc:	d901      	bls.n	800cee2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800cede:	2303      	movs	r3, #3
 800cee0:	e062      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cee2:	4b33      	ldr	r3, [pc, #204]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d0f0      	beq.n	800ced0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ceee:	e05a      	b.n	800cfa6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800cef0:	2301      	movs	r3, #1
 800cef2:	e059      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cef4:	4b2e      	ldr	r3, [pc, #184]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d152      	bne.n	800cfa6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800cf00:	4b2b      	ldr	r3, [pc, #172]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a2a      	ldr	r2, [pc, #168]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cf0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cf0c:	4b28      	ldr	r3, [pc, #160]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf0e:	68db      	ldr	r3, [r3, #12]
 800cf10:	4a27      	ldr	r2, [pc, #156]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cf16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800cf18:	f7fd ffc6 	bl	800aea8 <HAL_GetTick>
 800cf1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cf1e:	e008      	b.n	800cf32 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cf20:	f7fd ffc2 	bl	800aea8 <HAL_GetTick>
 800cf24:	4602      	mov	r2, r0
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	1ad3      	subs	r3, r2, r3
 800cf2a:	2b02      	cmp	r3, #2
 800cf2c:	d901      	bls.n	800cf32 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800cf2e:	2303      	movs	r3, #3
 800cf30:	e03a      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cf32:	4b1f      	ldr	r3, [pc, #124]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d0f0      	beq.n	800cf20 <HAL_RCC_OscConfig+0x734>
 800cf3e:	e032      	b.n	800cfa6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	2b0c      	cmp	r3, #12
 800cf44:	d02d      	beq.n	800cfa2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cf46:	4b1a      	ldr	r3, [pc, #104]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	4a19      	ldr	r2, [pc, #100]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cf50:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800cf52:	4b17      	ldr	r3, [pc, #92]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d105      	bne.n	800cf6a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800cf5e:	4b14      	ldr	r3, [pc, #80]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf60:	68db      	ldr	r3, [r3, #12]
 800cf62:	4a13      	ldr	r2, [pc, #76]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf64:	f023 0303 	bic.w	r3, r3, #3
 800cf68:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800cf6a:	4b11      	ldr	r3, [pc, #68]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf6c:	68db      	ldr	r3, [r3, #12]
 800cf6e:	4a10      	ldr	r2, [pc, #64]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf70:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800cf74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cf78:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf7a:	f7fd ff95 	bl	800aea8 <HAL_GetTick>
 800cf7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cf80:	e008      	b.n	800cf94 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cf82:	f7fd ff91 	bl	800aea8 <HAL_GetTick>
 800cf86:	4602      	mov	r2, r0
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	1ad3      	subs	r3, r2, r3
 800cf8c:	2b02      	cmp	r3, #2
 800cf8e:	d901      	bls.n	800cf94 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800cf90:	2303      	movs	r3, #3
 800cf92:	e009      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cf94:	4b06      	ldr	r3, [pc, #24]	; (800cfb0 <HAL_RCC_OscConfig+0x7c4>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d1f0      	bne.n	800cf82 <HAL_RCC_OscConfig+0x796>
 800cfa0:	e001      	b.n	800cfa6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	e000      	b.n	800cfa8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800cfa6:	2300      	movs	r3, #0
}
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	3720      	adds	r7, #32
 800cfac:	46bd      	mov	sp, r7
 800cfae:	bd80      	pop	{r7, pc}
 800cfb0:	40021000 	.word	0x40021000
 800cfb4:	f99d808c 	.word	0xf99d808c

0800cfb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b084      	sub	sp, #16
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
 800cfc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d101      	bne.n	800cfcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800cfc8:	2301      	movs	r3, #1
 800cfca:	e0c8      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800cfcc:	4b66      	ldr	r3, [pc, #408]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	f003 0307 	and.w	r3, r3, #7
 800cfd4:	683a      	ldr	r2, [r7, #0]
 800cfd6:	429a      	cmp	r2, r3
 800cfd8:	d910      	bls.n	800cffc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cfda:	4b63      	ldr	r3, [pc, #396]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	f023 0207 	bic.w	r2, r3, #7
 800cfe2:	4961      	ldr	r1, [pc, #388]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	4313      	orrs	r3, r2
 800cfe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cfea:	4b5f      	ldr	r3, [pc, #380]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f003 0307 	and.w	r3, r3, #7
 800cff2:	683a      	ldr	r2, [r7, #0]
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d001      	beq.n	800cffc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800cff8:	2301      	movs	r3, #1
 800cffa:	e0b0      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f003 0301 	and.w	r3, r3, #1
 800d004:	2b00      	cmp	r3, #0
 800d006:	d04c      	beq.n	800d0a2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	685b      	ldr	r3, [r3, #4]
 800d00c:	2b03      	cmp	r3, #3
 800d00e:	d107      	bne.n	800d020 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d010:	4b56      	ldr	r3, [pc, #344]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d121      	bne.n	800d060 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800d01c:	2301      	movs	r3, #1
 800d01e:	e09e      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	685b      	ldr	r3, [r3, #4]
 800d024:	2b02      	cmp	r3, #2
 800d026:	d107      	bne.n	800d038 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d028:	4b50      	ldr	r3, [pc, #320]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d030:	2b00      	cmp	r3, #0
 800d032:	d115      	bne.n	800d060 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800d034:	2301      	movs	r3, #1
 800d036:	e092      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	685b      	ldr	r3, [r3, #4]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d107      	bne.n	800d050 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800d040:	4b4a      	ldr	r3, [pc, #296]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f003 0302 	and.w	r3, r3, #2
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d109      	bne.n	800d060 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800d04c:	2301      	movs	r3, #1
 800d04e:	e086      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d050:	4b46      	ldr	r3, [pc, #280]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d101      	bne.n	800d060 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800d05c:	2301      	movs	r3, #1
 800d05e:	e07e      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d060:	4b42      	ldr	r3, [pc, #264]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d062:	689b      	ldr	r3, [r3, #8]
 800d064:	f023 0203 	bic.w	r2, r3, #3
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	685b      	ldr	r3, [r3, #4]
 800d06c:	493f      	ldr	r1, [pc, #252]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d06e:	4313      	orrs	r3, r2
 800d070:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d072:	f7fd ff19 	bl	800aea8 <HAL_GetTick>
 800d076:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d078:	e00a      	b.n	800d090 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d07a:	f7fd ff15 	bl	800aea8 <HAL_GetTick>
 800d07e:	4602      	mov	r2, r0
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	1ad3      	subs	r3, r2, r3
 800d084:	f241 3288 	movw	r2, #5000	; 0x1388
 800d088:	4293      	cmp	r3, r2
 800d08a:	d901      	bls.n	800d090 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800d08c:	2303      	movs	r3, #3
 800d08e:	e066      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d090:	4b36      	ldr	r3, [pc, #216]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d092:	689b      	ldr	r3, [r3, #8]
 800d094:	f003 020c 	and.w	r2, r3, #12
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	009b      	lsls	r3, r3, #2
 800d09e:	429a      	cmp	r2, r3
 800d0a0:	d1eb      	bne.n	800d07a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	f003 0302 	and.w	r3, r3, #2
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d008      	beq.n	800d0c0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d0ae:	4b2f      	ldr	r3, [pc, #188]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d0b0:	689b      	ldr	r3, [r3, #8]
 800d0b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	689b      	ldr	r3, [r3, #8]
 800d0ba:	492c      	ldr	r1, [pc, #176]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d0bc:	4313      	orrs	r3, r2
 800d0be:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d0c0:	4b29      	ldr	r3, [pc, #164]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f003 0307 	and.w	r3, r3, #7
 800d0c8:	683a      	ldr	r2, [r7, #0]
 800d0ca:	429a      	cmp	r2, r3
 800d0cc:	d210      	bcs.n	800d0f0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d0ce:	4b26      	ldr	r3, [pc, #152]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	f023 0207 	bic.w	r2, r3, #7
 800d0d6:	4924      	ldr	r1, [pc, #144]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d0de:	4b22      	ldr	r3, [pc, #136]	; (800d168 <HAL_RCC_ClockConfig+0x1b0>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f003 0307 	and.w	r3, r3, #7
 800d0e6:	683a      	ldr	r2, [r7, #0]
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d001      	beq.n	800d0f0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	e036      	b.n	800d15e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f003 0304 	and.w	r3, r3, #4
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d008      	beq.n	800d10e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d0fc:	4b1b      	ldr	r3, [pc, #108]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d0fe:	689b      	ldr	r3, [r3, #8]
 800d100:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	68db      	ldr	r3, [r3, #12]
 800d108:	4918      	ldr	r1, [pc, #96]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d10a:	4313      	orrs	r3, r2
 800d10c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	f003 0308 	and.w	r3, r3, #8
 800d116:	2b00      	cmp	r3, #0
 800d118:	d009      	beq.n	800d12e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d11a:	4b14      	ldr	r3, [pc, #80]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d11c:	689b      	ldr	r3, [r3, #8]
 800d11e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	691b      	ldr	r3, [r3, #16]
 800d126:	00db      	lsls	r3, r3, #3
 800d128:	4910      	ldr	r1, [pc, #64]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d12a:	4313      	orrs	r3, r2
 800d12c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d12e:	f000 f825 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800d132:	4602      	mov	r2, r0
 800d134:	4b0d      	ldr	r3, [pc, #52]	; (800d16c <HAL_RCC_ClockConfig+0x1b4>)
 800d136:	689b      	ldr	r3, [r3, #8]
 800d138:	091b      	lsrs	r3, r3, #4
 800d13a:	f003 030f 	and.w	r3, r3, #15
 800d13e:	490c      	ldr	r1, [pc, #48]	; (800d170 <HAL_RCC_ClockConfig+0x1b8>)
 800d140:	5ccb      	ldrb	r3, [r1, r3]
 800d142:	f003 031f 	and.w	r3, r3, #31
 800d146:	fa22 f303 	lsr.w	r3, r2, r3
 800d14a:	4a0a      	ldr	r2, [pc, #40]	; (800d174 <HAL_RCC_ClockConfig+0x1bc>)
 800d14c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800d14e:	4b0a      	ldr	r3, [pc, #40]	; (800d178 <HAL_RCC_ClockConfig+0x1c0>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	4618      	mov	r0, r3
 800d154:	f7f4 fe66 	bl	8001e24 <HAL_InitTick>
 800d158:	4603      	mov	r3, r0
 800d15a:	72fb      	strb	r3, [r7, #11]

  return status;
 800d15c:	7afb      	ldrb	r3, [r7, #11]
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3710      	adds	r7, #16
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	40022000 	.word	0x40022000
 800d16c:	40021000 	.word	0x40021000
 800d170:	08016050 	.word	0x08016050
 800d174:	200000a8 	.word	0x200000a8
 800d178:	200005ac 	.word	0x200005ac

0800d17c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d17c:	b480      	push	{r7}
 800d17e:	b089      	sub	sp, #36	; 0x24
 800d180:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d182:	2300      	movs	r3, #0
 800d184:	61fb      	str	r3, [r7, #28]
 800d186:	2300      	movs	r3, #0
 800d188:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d18a:	4b3e      	ldr	r3, [pc, #248]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d18c:	689b      	ldr	r3, [r3, #8]
 800d18e:	f003 030c 	and.w	r3, r3, #12
 800d192:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d194:	4b3b      	ldr	r3, [pc, #236]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d196:	68db      	ldr	r3, [r3, #12]
 800d198:	f003 0303 	and.w	r3, r3, #3
 800d19c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d19e:	693b      	ldr	r3, [r7, #16]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d005      	beq.n	800d1b0 <HAL_RCC_GetSysClockFreq+0x34>
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	2b0c      	cmp	r3, #12
 800d1a8:	d121      	bne.n	800d1ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d11e      	bne.n	800d1ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d1b0:	4b34      	ldr	r3, [pc, #208]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f003 0308 	and.w	r3, r3, #8
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d107      	bne.n	800d1cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d1bc:	4b31      	ldr	r3, [pc, #196]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d1be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d1c2:	0a1b      	lsrs	r3, r3, #8
 800d1c4:	f003 030f 	and.w	r3, r3, #15
 800d1c8:	61fb      	str	r3, [r7, #28]
 800d1ca:	e005      	b.n	800d1d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d1cc:	4b2d      	ldr	r3, [pc, #180]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	091b      	lsrs	r3, r3, #4
 800d1d2:	f003 030f 	and.w	r3, r3, #15
 800d1d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800d1d8:	4a2b      	ldr	r2, [pc, #172]	; (800d288 <HAL_RCC_GetSysClockFreq+0x10c>)
 800d1da:	69fb      	ldr	r3, [r7, #28]
 800d1dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d10d      	bne.n	800d204 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800d1e8:	69fb      	ldr	r3, [r7, #28]
 800d1ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d1ec:	e00a      	b.n	800d204 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	2b04      	cmp	r3, #4
 800d1f2:	d102      	bne.n	800d1fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d1f4:	4b25      	ldr	r3, [pc, #148]	; (800d28c <HAL_RCC_GetSysClockFreq+0x110>)
 800d1f6:	61bb      	str	r3, [r7, #24]
 800d1f8:	e004      	b.n	800d204 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	2b08      	cmp	r3, #8
 800d1fe:	d101      	bne.n	800d204 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d200:	4b23      	ldr	r3, [pc, #140]	; (800d290 <HAL_RCC_GetSysClockFreq+0x114>)
 800d202:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d204:	693b      	ldr	r3, [r7, #16]
 800d206:	2b0c      	cmp	r3, #12
 800d208:	d134      	bne.n	800d274 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d20a:	4b1e      	ldr	r3, [pc, #120]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d20c:	68db      	ldr	r3, [r3, #12]
 800d20e:	f003 0303 	and.w	r3, r3, #3
 800d212:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	2b02      	cmp	r3, #2
 800d218:	d003      	beq.n	800d222 <HAL_RCC_GetSysClockFreq+0xa6>
 800d21a:	68bb      	ldr	r3, [r7, #8]
 800d21c:	2b03      	cmp	r3, #3
 800d21e:	d003      	beq.n	800d228 <HAL_RCC_GetSysClockFreq+0xac>
 800d220:	e005      	b.n	800d22e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800d222:	4b1a      	ldr	r3, [pc, #104]	; (800d28c <HAL_RCC_GetSysClockFreq+0x110>)
 800d224:	617b      	str	r3, [r7, #20]
      break;
 800d226:	e005      	b.n	800d234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800d228:	4b19      	ldr	r3, [pc, #100]	; (800d290 <HAL_RCC_GetSysClockFreq+0x114>)
 800d22a:	617b      	str	r3, [r7, #20]
      break;
 800d22c:	e002      	b.n	800d234 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800d22e:	69fb      	ldr	r3, [r7, #28]
 800d230:	617b      	str	r3, [r7, #20]
      break;
 800d232:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d234:	4b13      	ldr	r3, [pc, #76]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d236:	68db      	ldr	r3, [r3, #12]
 800d238:	091b      	lsrs	r3, r3, #4
 800d23a:	f003 0307 	and.w	r3, r3, #7
 800d23e:	3301      	adds	r3, #1
 800d240:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d242:	4b10      	ldr	r3, [pc, #64]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d244:	68db      	ldr	r3, [r3, #12]
 800d246:	0a1b      	lsrs	r3, r3, #8
 800d248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d24c:	697a      	ldr	r2, [r7, #20]
 800d24e:	fb02 f203 	mul.w	r2, r2, r3
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	fbb2 f3f3 	udiv	r3, r2, r3
 800d258:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d25a:	4b0a      	ldr	r3, [pc, #40]	; (800d284 <HAL_RCC_GetSysClockFreq+0x108>)
 800d25c:	68db      	ldr	r3, [r3, #12]
 800d25e:	0e5b      	lsrs	r3, r3, #25
 800d260:	f003 0303 	and.w	r3, r3, #3
 800d264:	3301      	adds	r3, #1
 800d266:	005b      	lsls	r3, r3, #1
 800d268:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800d26a:	697a      	ldr	r2, [r7, #20]
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d272:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800d274:	69bb      	ldr	r3, [r7, #24]
}
 800d276:	4618      	mov	r0, r3
 800d278:	3724      	adds	r7, #36	; 0x24
 800d27a:	46bd      	mov	sp, r7
 800d27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d280:	4770      	bx	lr
 800d282:	bf00      	nop
 800d284:	40021000 	.word	0x40021000
 800d288:	08016068 	.word	0x08016068
 800d28c:	00f42400 	.word	0x00f42400
 800d290:	007a1200 	.word	0x007a1200

0800d294 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d294:	b480      	push	{r7}
 800d296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d298:	4b03      	ldr	r3, [pc, #12]	; (800d2a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800d29a:	681b      	ldr	r3, [r3, #0]
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a4:	4770      	bx	lr
 800d2a6:	bf00      	nop
 800d2a8:	200000a8 	.word	0x200000a8

0800d2ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d2b0:	f7ff fff0 	bl	800d294 <HAL_RCC_GetHCLKFreq>
 800d2b4:	4602      	mov	r2, r0
 800d2b6:	4b06      	ldr	r3, [pc, #24]	; (800d2d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d2b8:	689b      	ldr	r3, [r3, #8]
 800d2ba:	0a1b      	lsrs	r3, r3, #8
 800d2bc:	f003 0307 	and.w	r3, r3, #7
 800d2c0:	4904      	ldr	r1, [pc, #16]	; (800d2d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d2c2:	5ccb      	ldrb	r3, [r1, r3]
 800d2c4:	f003 031f 	and.w	r3, r3, #31
 800d2c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	bd80      	pop	{r7, pc}
 800d2d0:	40021000 	.word	0x40021000
 800d2d4:	08016060 	.word	0x08016060

0800d2d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d2dc:	f7ff ffda 	bl	800d294 <HAL_RCC_GetHCLKFreq>
 800d2e0:	4602      	mov	r2, r0
 800d2e2:	4b06      	ldr	r3, [pc, #24]	; (800d2fc <HAL_RCC_GetPCLK2Freq+0x24>)
 800d2e4:	689b      	ldr	r3, [r3, #8]
 800d2e6:	0adb      	lsrs	r3, r3, #11
 800d2e8:	f003 0307 	and.w	r3, r3, #7
 800d2ec:	4904      	ldr	r1, [pc, #16]	; (800d300 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d2ee:	5ccb      	ldrb	r3, [r1, r3]
 800d2f0:	f003 031f 	and.w	r3, r3, #31
 800d2f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	bd80      	pop	{r7, pc}
 800d2fc:	40021000 	.word	0x40021000
 800d300:	08016060 	.word	0x08016060

0800d304 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d304:	b480      	push	{r7}
 800d306:	b083      	sub	sp, #12
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
 800d30c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	220f      	movs	r2, #15
 800d312:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d314:	4b12      	ldr	r3, [pc, #72]	; (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d316:	689b      	ldr	r3, [r3, #8]
 800d318:	f003 0203 	and.w	r2, r3, #3
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d320:	4b0f      	ldr	r3, [pc, #60]	; (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d322:	689b      	ldr	r3, [r3, #8]
 800d324:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d32c:	4b0c      	ldr	r3, [pc, #48]	; (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d32e:	689b      	ldr	r3, [r3, #8]
 800d330:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d338:	4b09      	ldr	r3, [pc, #36]	; (800d360 <HAL_RCC_GetClockConfig+0x5c>)
 800d33a:	689b      	ldr	r3, [r3, #8]
 800d33c:	08db      	lsrs	r3, r3, #3
 800d33e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d346:	4b07      	ldr	r3, [pc, #28]	; (800d364 <HAL_RCC_GetClockConfig+0x60>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f003 0207 	and.w	r2, r3, #7
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	601a      	str	r2, [r3, #0]
}
 800d352:	bf00      	nop
 800d354:	370c      	adds	r7, #12
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	40021000 	.word	0x40021000
 800d364:	40022000 	.word	0x40022000

0800d368 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b086      	sub	sp, #24
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d370:	2300      	movs	r3, #0
 800d372:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d374:	4b2a      	ldr	r3, [pc, #168]	; (800d420 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d003      	beq.n	800d388 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d380:	f7ff f9d0 	bl	800c724 <HAL_PWREx_GetVoltageRange>
 800d384:	6178      	str	r0, [r7, #20]
 800d386:	e014      	b.n	800d3b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800d388:	4b25      	ldr	r3, [pc, #148]	; (800d420 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d38a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d38c:	4a24      	ldr	r2, [pc, #144]	; (800d420 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d38e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d392:	6593      	str	r3, [r2, #88]	; 0x58
 800d394:	4b22      	ldr	r3, [pc, #136]	; (800d420 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d39c:	60fb      	str	r3, [r7, #12]
 800d39e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800d3a0:	f7ff f9c0 	bl	800c724 <HAL_PWREx_GetVoltageRange>
 800d3a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800d3a6:	4b1e      	ldr	r3, [pc, #120]	; (800d420 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d3a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3aa:	4a1d      	ldr	r2, [pc, #116]	; (800d420 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d3ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d3b0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d3b8:	d10b      	bne.n	800d3d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2b80      	cmp	r3, #128	; 0x80
 800d3be:	d919      	bls.n	800d3f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2ba0      	cmp	r3, #160	; 0xa0
 800d3c4:	d902      	bls.n	800d3cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d3c6:	2302      	movs	r3, #2
 800d3c8:	613b      	str	r3, [r7, #16]
 800d3ca:	e013      	b.n	800d3f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	613b      	str	r3, [r7, #16]
 800d3d0:	e010      	b.n	800d3f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2b80      	cmp	r3, #128	; 0x80
 800d3d6:	d902      	bls.n	800d3de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800d3d8:	2303      	movs	r3, #3
 800d3da:	613b      	str	r3, [r7, #16]
 800d3dc:	e00a      	b.n	800d3f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	2b80      	cmp	r3, #128	; 0x80
 800d3e2:	d102      	bne.n	800d3ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d3e4:	2302      	movs	r3, #2
 800d3e6:	613b      	str	r3, [r7, #16]
 800d3e8:	e004      	b.n	800d3f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2b70      	cmp	r3, #112	; 0x70
 800d3ee:	d101      	bne.n	800d3f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d3f0:	2301      	movs	r3, #1
 800d3f2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800d3f4:	4b0b      	ldr	r3, [pc, #44]	; (800d424 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f023 0207 	bic.w	r2, r3, #7
 800d3fc:	4909      	ldr	r1, [pc, #36]	; (800d424 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	4313      	orrs	r3, r2
 800d402:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800d404:	4b07      	ldr	r3, [pc, #28]	; (800d424 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	f003 0307 	and.w	r3, r3, #7
 800d40c:	693a      	ldr	r2, [r7, #16]
 800d40e:	429a      	cmp	r2, r3
 800d410:	d001      	beq.n	800d416 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800d412:	2301      	movs	r3, #1
 800d414:	e000      	b.n	800d418 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800d416:	2300      	movs	r3, #0
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3718      	adds	r7, #24
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	40021000 	.word	0x40021000
 800d424:	40022000 	.word	0x40022000

0800d428 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b086      	sub	sp, #24
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d430:	2300      	movs	r3, #0
 800d432:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d434:	2300      	movs	r3, #0
 800d436:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d440:	2b00      	cmp	r3, #0
 800d442:	d041      	beq.n	800d4c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d448:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d44c:	d02a      	beq.n	800d4a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800d44e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d452:	d824      	bhi.n	800d49e <HAL_RCCEx_PeriphCLKConfig+0x76>
 800d454:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d458:	d008      	beq.n	800d46c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800d45a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d45e:	d81e      	bhi.n	800d49e <HAL_RCCEx_PeriphCLKConfig+0x76>
 800d460:	2b00      	cmp	r3, #0
 800d462:	d00a      	beq.n	800d47a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800d464:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d468:	d010      	beq.n	800d48c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d46a:	e018      	b.n	800d49e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800d46c:	4b86      	ldr	r3, [pc, #536]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d46e:	68db      	ldr	r3, [r3, #12]
 800d470:	4a85      	ldr	r2, [pc, #532]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d472:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d476:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d478:	e015      	b.n	800d4a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	3304      	adds	r3, #4
 800d47e:	2100      	movs	r1, #0
 800d480:	4618      	mov	r0, r3
 800d482:	f001 f835 	bl	800e4f0 <RCCEx_PLLSAI1_Config>
 800d486:	4603      	mov	r3, r0
 800d488:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d48a:	e00c      	b.n	800d4a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	3320      	adds	r3, #32
 800d490:	2100      	movs	r1, #0
 800d492:	4618      	mov	r0, r3
 800d494:	f001 f920 	bl	800e6d8 <RCCEx_PLLSAI2_Config>
 800d498:	4603      	mov	r3, r0
 800d49a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d49c:	e003      	b.n	800d4a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d49e:	2301      	movs	r3, #1
 800d4a0:	74fb      	strb	r3, [r7, #19]
      break;
 800d4a2:	e000      	b.n	800d4a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800d4a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d4a6:	7cfb      	ldrb	r3, [r7, #19]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d10b      	bne.n	800d4c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d4ac:	4b76      	ldr	r3, [pc, #472]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4b2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4ba:	4973      	ldr	r1, [pc, #460]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4bc:	4313      	orrs	r3, r2
 800d4be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d4c2:	e001      	b.n	800d4c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4c4:	7cfb      	ldrb	r3, [r7, #19]
 800d4c6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d041      	beq.n	800d558 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d4d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d4dc:	d02a      	beq.n	800d534 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800d4de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d4e2:	d824      	bhi.n	800d52e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800d4e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d4e8:	d008      	beq.n	800d4fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d4ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d4ee:	d81e      	bhi.n	800d52e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d00a      	beq.n	800d50a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800d4f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d4f8:	d010      	beq.n	800d51c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800d4fa:	e018      	b.n	800d52e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800d4fc:	4b62      	ldr	r3, [pc, #392]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4fe:	68db      	ldr	r3, [r3, #12]
 800d500:	4a61      	ldr	r2, [pc, #388]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d502:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d506:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800d508:	e015      	b.n	800d536 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	3304      	adds	r3, #4
 800d50e:	2100      	movs	r1, #0
 800d510:	4618      	mov	r0, r3
 800d512:	f000 ffed 	bl	800e4f0 <RCCEx_PLLSAI1_Config>
 800d516:	4603      	mov	r3, r0
 800d518:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800d51a:	e00c      	b.n	800d536 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	3320      	adds	r3, #32
 800d520:	2100      	movs	r1, #0
 800d522:	4618      	mov	r0, r3
 800d524:	f001 f8d8 	bl	800e6d8 <RCCEx_PLLSAI2_Config>
 800d528:	4603      	mov	r3, r0
 800d52a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800d52c:	e003      	b.n	800d536 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d52e:	2301      	movs	r3, #1
 800d530:	74fb      	strb	r3, [r7, #19]
      break;
 800d532:	e000      	b.n	800d536 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800d534:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d536:	7cfb      	ldrb	r3, [r7, #19]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d10b      	bne.n	800d554 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800d53c:	4b52      	ldr	r3, [pc, #328]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d53e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d542:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d54a:	494f      	ldr	r1, [pc, #316]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d54c:	4313      	orrs	r3, r2
 800d54e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d552:	e001      	b.n	800d558 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d554:	7cfb      	ldrb	r3, [r7, #19]
 800d556:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d560:	2b00      	cmp	r3, #0
 800d562:	f000 80a0 	beq.w	800d6a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d566:	2300      	movs	r3, #0
 800d568:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d56a:	4b47      	ldr	r3, [pc, #284]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d56c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d56e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d572:	2b00      	cmp	r3, #0
 800d574:	d101      	bne.n	800d57a <HAL_RCCEx_PeriphCLKConfig+0x152>
 800d576:	2301      	movs	r3, #1
 800d578:	e000      	b.n	800d57c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800d57a:	2300      	movs	r3, #0
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d00d      	beq.n	800d59c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d580:	4b41      	ldr	r3, [pc, #260]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d584:	4a40      	ldr	r2, [pc, #256]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d58a:	6593      	str	r3, [r2, #88]	; 0x58
 800d58c:	4b3e      	ldr	r3, [pc, #248]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d58e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d594:	60bb      	str	r3, [r7, #8]
 800d596:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d598:	2301      	movs	r3, #1
 800d59a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d59c:	4b3b      	ldr	r3, [pc, #236]	; (800d68c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	4a3a      	ldr	r2, [pc, #232]	; (800d68c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800d5a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d5a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d5a8:	f7fd fc7e 	bl	800aea8 <HAL_GetTick>
 800d5ac:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d5ae:	e009      	b.n	800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d5b0:	f7fd fc7a 	bl	800aea8 <HAL_GetTick>
 800d5b4:	4602      	mov	r2, r0
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	1ad3      	subs	r3, r2, r3
 800d5ba:	2b02      	cmp	r3, #2
 800d5bc:	d902      	bls.n	800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800d5be:	2303      	movs	r3, #3
 800d5c0:	74fb      	strb	r3, [r7, #19]
        break;
 800d5c2:	e005      	b.n	800d5d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d5c4:	4b31      	ldr	r3, [pc, #196]	; (800d68c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d0ef      	beq.n	800d5b0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800d5d0:	7cfb      	ldrb	r3, [r7, #19]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d15c      	bne.n	800d690 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d5d6:	4b2c      	ldr	r3, [pc, #176]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d5d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d5dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d5e0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d01f      	beq.n	800d628 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d5ee:	697a      	ldr	r2, [r7, #20]
 800d5f0:	429a      	cmp	r2, r3
 800d5f2:	d019      	beq.n	800d628 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d5f4:	4b24      	ldr	r3, [pc, #144]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d5f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d5fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d5fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d600:	4b21      	ldr	r3, [pc, #132]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d606:	4a20      	ldr	r2, [pc, #128]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d60c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d610:	4b1d      	ldr	r3, [pc, #116]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d616:	4a1c      	ldr	r2, [pc, #112]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d618:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d61c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d620:	4a19      	ldr	r2, [pc, #100]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	f003 0301 	and.w	r3, r3, #1
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d016      	beq.n	800d660 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d632:	f7fd fc39 	bl	800aea8 <HAL_GetTick>
 800d636:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d638:	e00b      	b.n	800d652 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d63a:	f7fd fc35 	bl	800aea8 <HAL_GetTick>
 800d63e:	4602      	mov	r2, r0
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	1ad3      	subs	r3, r2, r3
 800d644:	f241 3288 	movw	r2, #5000	; 0x1388
 800d648:	4293      	cmp	r3, r2
 800d64a:	d902      	bls.n	800d652 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800d64c:	2303      	movs	r3, #3
 800d64e:	74fb      	strb	r3, [r7, #19]
            break;
 800d650:	e006      	b.n	800d660 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d652:	4b0d      	ldr	r3, [pc, #52]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d658:	f003 0302 	and.w	r3, r3, #2
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d0ec      	beq.n	800d63a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800d660:	7cfb      	ldrb	r3, [r7, #19]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d10c      	bne.n	800d680 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d666:	4b08      	ldr	r3, [pc, #32]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d66c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d676:	4904      	ldr	r1, [pc, #16]	; (800d688 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d678:	4313      	orrs	r3, r2
 800d67a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d67e:	e009      	b.n	800d694 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d680:	7cfb      	ldrb	r3, [r7, #19]
 800d682:	74bb      	strb	r3, [r7, #18]
 800d684:	e006      	b.n	800d694 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800d686:	bf00      	nop
 800d688:	40021000 	.word	0x40021000
 800d68c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d690:	7cfb      	ldrb	r3, [r7, #19]
 800d692:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d694:	7c7b      	ldrb	r3, [r7, #17]
 800d696:	2b01      	cmp	r3, #1
 800d698:	d105      	bne.n	800d6a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d69a:	4b9e      	ldr	r3, [pc, #632]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d69c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d69e:	4a9d      	ldr	r2, [pc, #628]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d6a4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	f003 0301 	and.w	r3, r3, #1
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d00a      	beq.n	800d6c8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d6b2:	4b98      	ldr	r3, [pc, #608]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6b8:	f023 0203 	bic.w	r2, r3, #3
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6c0:	4994      	ldr	r1, [pc, #592]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	f003 0302 	and.w	r3, r3, #2
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00a      	beq.n	800d6ea <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d6d4:	4b8f      	ldr	r3, [pc, #572]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6da:	f023 020c 	bic.w	r2, r3, #12
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6e2:	498c      	ldr	r1, [pc, #560]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f003 0304 	and.w	r3, r3, #4
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d00a      	beq.n	800d70c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d6f6:	4b87      	ldr	r3, [pc, #540]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6fc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d704:	4983      	ldr	r1, [pc, #524]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d706:	4313      	orrs	r3, r2
 800d708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f003 0308 	and.w	r3, r3, #8
 800d714:	2b00      	cmp	r3, #0
 800d716:	d00a      	beq.n	800d72e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d718:	4b7e      	ldr	r3, [pc, #504]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d71a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d71e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d726:	497b      	ldr	r1, [pc, #492]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d728:	4313      	orrs	r3, r2
 800d72a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	f003 0310 	and.w	r3, r3, #16
 800d736:	2b00      	cmp	r3, #0
 800d738:	d00a      	beq.n	800d750 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d73a:	4b76      	ldr	r3, [pc, #472]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d73c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d740:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d748:	4972      	ldr	r1, [pc, #456]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d74a:	4313      	orrs	r3, r2
 800d74c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	f003 0320 	and.w	r3, r3, #32
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d00a      	beq.n	800d772 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d75c:	4b6d      	ldr	r3, [pc, #436]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d75e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d762:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d76a:	496a      	ldr	r1, [pc, #424]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d76c:	4313      	orrs	r3, r2
 800d76e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d00a      	beq.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d77e:	4b65      	ldr	r3, [pc, #404]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d784:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d78c:	4961      	ldr	r1, [pc, #388]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d78e:	4313      	orrs	r3, r2
 800d790:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d00a      	beq.n	800d7b6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d7a0:	4b5c      	ldr	r3, [pc, #368]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d7a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d7ae:	4959      	ldr	r1, [pc, #356]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d7b0:	4313      	orrs	r3, r2
 800d7b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d00a      	beq.n	800d7d8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d7c2:	4b54      	ldr	r3, [pc, #336]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d7c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7d0:	4950      	ldr	r1, [pc, #320]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d7d2:	4313      	orrs	r3, r2
 800d7d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d00a      	beq.n	800d7fa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d7e4:	4b4b      	ldr	r3, [pc, #300]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d7e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7f2:	4948      	ldr	r1, [pc, #288]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d7f4:	4313      	orrs	r3, r2
 800d7f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d802:	2b00      	cmp	r3, #0
 800d804:	d00a      	beq.n	800d81c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d806:	4b43      	ldr	r3, [pc, #268]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d80c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d814:	493f      	ldr	r1, [pc, #252]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d816:	4313      	orrs	r3, r2
 800d818:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d824:	2b00      	cmp	r3, #0
 800d826:	d028      	beq.n	800d87a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d828:	4b3a      	ldr	r3, [pc, #232]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d82a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d82e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d836:	4937      	ldr	r1, [pc, #220]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d838:	4313      	orrs	r3, r2
 800d83a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d842:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d846:	d106      	bne.n	800d856 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d848:	4b32      	ldr	r3, [pc, #200]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d84a:	68db      	ldr	r3, [r3, #12]
 800d84c:	4a31      	ldr	r2, [pc, #196]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d84e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d852:	60d3      	str	r3, [r2, #12]
 800d854:	e011      	b.n	800d87a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d85a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d85e:	d10c      	bne.n	800d87a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	3304      	adds	r3, #4
 800d864:	2101      	movs	r1, #1
 800d866:	4618      	mov	r0, r3
 800d868:	f000 fe42 	bl	800e4f0 <RCCEx_PLLSAI1_Config>
 800d86c:	4603      	mov	r3, r0
 800d86e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800d870:	7cfb      	ldrb	r3, [r7, #19]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d001      	beq.n	800d87a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800d876:	7cfb      	ldrb	r3, [r7, #19]
 800d878:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d882:	2b00      	cmp	r3, #0
 800d884:	d028      	beq.n	800d8d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800d886:	4b23      	ldr	r3, [pc, #140]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d88c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d894:	491f      	ldr	r1, [pc, #124]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d896:	4313      	orrs	r3, r2
 800d898:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d8a4:	d106      	bne.n	800d8b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d8a6:	4b1b      	ldr	r3, [pc, #108]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d8a8:	68db      	ldr	r3, [r3, #12]
 800d8aa:	4a1a      	ldr	r2, [pc, #104]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d8ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d8b0:	60d3      	str	r3, [r2, #12]
 800d8b2:	e011      	b.n	800d8d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d8bc:	d10c      	bne.n	800d8d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	3304      	adds	r3, #4
 800d8c2:	2101      	movs	r1, #1
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f000 fe13 	bl	800e4f0 <RCCEx_PLLSAI1_Config>
 800d8ca:	4603      	mov	r3, r0
 800d8cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d8ce:	7cfb      	ldrb	r3, [r7, #19]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d001      	beq.n	800d8d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800d8d4:	7cfb      	ldrb	r3, [r7, #19]
 800d8d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d02b      	beq.n	800d93c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d8e4:	4b0b      	ldr	r3, [pc, #44]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d8e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d8f2:	4908      	ldr	r1, [pc, #32]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d8f4:	4313      	orrs	r3, r2
 800d8f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d8fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d902:	d109      	bne.n	800d918 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d904:	4b03      	ldr	r3, [pc, #12]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d906:	68db      	ldr	r3, [r3, #12]
 800d908:	4a02      	ldr	r2, [pc, #8]	; (800d914 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d90a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d90e:	60d3      	str	r3, [r2, #12]
 800d910:	e014      	b.n	800d93c <HAL_RCCEx_PeriphCLKConfig+0x514>
 800d912:	bf00      	nop
 800d914:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d91c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d920:	d10c      	bne.n	800d93c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	3304      	adds	r3, #4
 800d926:	2101      	movs	r1, #1
 800d928:	4618      	mov	r0, r3
 800d92a:	f000 fde1 	bl	800e4f0 <RCCEx_PLLSAI1_Config>
 800d92e:	4603      	mov	r3, r0
 800d930:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d932:	7cfb      	ldrb	r3, [r7, #19]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d001      	beq.n	800d93c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800d938:	7cfb      	ldrb	r3, [r7, #19]
 800d93a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d944:	2b00      	cmp	r3, #0
 800d946:	d02f      	beq.n	800d9a8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d948:	4b2b      	ldr	r3, [pc, #172]	; (800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d94a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d94e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d956:	4928      	ldr	r1, [pc, #160]	; (800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d958:	4313      	orrs	r3, r2
 800d95a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d962:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d966:	d10d      	bne.n	800d984 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	3304      	adds	r3, #4
 800d96c:	2102      	movs	r1, #2
 800d96e:	4618      	mov	r0, r3
 800d970:	f000 fdbe 	bl	800e4f0 <RCCEx_PLLSAI1_Config>
 800d974:	4603      	mov	r3, r0
 800d976:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d978:	7cfb      	ldrb	r3, [r7, #19]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d014      	beq.n	800d9a8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800d97e:	7cfb      	ldrb	r3, [r7, #19]
 800d980:	74bb      	strb	r3, [r7, #18]
 800d982:	e011      	b.n	800d9a8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d988:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d98c:	d10c      	bne.n	800d9a8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	3320      	adds	r3, #32
 800d992:	2102      	movs	r1, #2
 800d994:	4618      	mov	r0, r3
 800d996:	f000 fe9f 	bl	800e6d8 <RCCEx_PLLSAI2_Config>
 800d99a:	4603      	mov	r3, r0
 800d99c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d99e:	7cfb      	ldrb	r3, [r7, #19]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d001      	beq.n	800d9a8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800d9a4:	7cfb      	ldrb	r3, [r7, #19]
 800d9a6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d00a      	beq.n	800d9ca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d9b4:	4b10      	ldr	r3, [pc, #64]	; (800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d9b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9ba:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d9c2:	490d      	ldr	r1, [pc, #52]	; (800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d9c4:	4313      	orrs	r3, r2
 800d9c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d00b      	beq.n	800d9ee <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d9d6:	4b08      	ldr	r3, [pc, #32]	; (800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d9d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d9e6:	4904      	ldr	r1, [pc, #16]	; (800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800d9ee:	7cbb      	ldrb	r3, [r7, #18]
}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	3718      	adds	r7, #24
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}
 800d9f8:	40021000 	.word	0x40021000

0800d9fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800d9fc:	b580      	push	{r7, lr}
 800d9fe:	b088      	sub	sp, #32
 800da00:	af00      	add	r7, sp, #0
 800da02:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800da04:	2300      	movs	r3, #0
 800da06:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800da0e:	d13e      	bne.n	800da8e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800da10:	4bbe      	ldr	r3, [pc, #760]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800da12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800da1a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800da1c:	693b      	ldr	r3, [r7, #16]
 800da1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800da22:	d028      	beq.n	800da76 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800da2a:	f200 853e 	bhi.w	800e4aa <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800da34:	d005      	beq.n	800da42 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800da36:	693b      	ldr	r3, [r7, #16]
 800da38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da3c:	d00e      	beq.n	800da5c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800da3e:	f000 bd34 	b.w	800e4aa <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800da42:	4bb2      	ldr	r3, [pc, #712]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800da44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da48:	f003 0302 	and.w	r3, r3, #2
 800da4c:	2b02      	cmp	r3, #2
 800da4e:	f040 852e 	bne.w	800e4ae <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
        frequency = LSE_VALUE;
 800da52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800da56:	61fb      	str	r3, [r7, #28]
      break;
 800da58:	f000 bd29 	b.w	800e4ae <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800da5c:	4bab      	ldr	r3, [pc, #684]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800da5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800da62:	f003 0302 	and.w	r3, r3, #2
 800da66:	2b02      	cmp	r3, #2
 800da68:	f040 8523 	bne.w	800e4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
          frequency = LSI_VALUE;
 800da6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800da70:	61fb      	str	r3, [r7, #28]
      break;
 800da72:	f000 bd1e 	b.w	800e4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800da76:	4ba5      	ldr	r3, [pc, #660]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800da7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800da82:	f040 8518 	bne.w	800e4b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = HSE_VALUE / 32U;
 800da86:	4ba2      	ldr	r3, [pc, #648]	; (800dd10 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 800da88:	61fb      	str	r3, [r7, #28]
      break;
 800da8a:	f000 bd14 	b.w	800e4b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800da8e:	4b9f      	ldr	r3, [pc, #636]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800da90:	68db      	ldr	r3, [r3, #12]
 800da92:	f003 0303 	and.w	r3, r3, #3
 800da96:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	2b03      	cmp	r3, #3
 800da9c:	d036      	beq.n	800db0c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	2b03      	cmp	r3, #3
 800daa2:	d840      	bhi.n	800db26 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	2b01      	cmp	r3, #1
 800daa8:	d003      	beq.n	800dab2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800daaa:	697b      	ldr	r3, [r7, #20]
 800daac:	2b02      	cmp	r3, #2
 800daae:	d020      	beq.n	800daf2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800dab0:	e039      	b.n	800db26 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800dab2:	4b96      	ldr	r3, [pc, #600]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	f003 0302 	and.w	r3, r3, #2
 800daba:	2b02      	cmp	r3, #2
 800dabc:	d116      	bne.n	800daec <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800dabe:	4b93      	ldr	r3, [pc, #588]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	f003 0308 	and.w	r3, r3, #8
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d005      	beq.n	800dad6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800daca:	4b90      	ldr	r3, [pc, #576]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	091b      	lsrs	r3, r3, #4
 800dad0:	f003 030f 	and.w	r3, r3, #15
 800dad4:	e005      	b.n	800dae2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800dad6:	4b8d      	ldr	r3, [pc, #564]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800dad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800dadc:	0a1b      	lsrs	r3, r3, #8
 800dade:	f003 030f 	and.w	r3, r3, #15
 800dae2:	4a8c      	ldr	r2, [pc, #560]	; (800dd14 <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
 800dae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dae8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800daea:	e01f      	b.n	800db2c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800daec:	2300      	movs	r3, #0
 800daee:	61bb      	str	r3, [r7, #24]
      break;
 800daf0:	e01c      	b.n	800db2c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800daf2:	4b86      	ldr	r3, [pc, #536]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dafa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dafe:	d102      	bne.n	800db06 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800db00:	4b85      	ldr	r3, [pc, #532]	; (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>)
 800db02:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800db04:	e012      	b.n	800db2c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800db06:	2300      	movs	r3, #0
 800db08:	61bb      	str	r3, [r7, #24]
      break;
 800db0a:	e00f      	b.n	800db2c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800db0c:	4b7f      	ldr	r3, [pc, #508]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800db18:	d102      	bne.n	800db20 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800db1a:	4b80      	ldr	r3, [pc, #512]	; (800dd1c <HAL_RCCEx_GetPeriphCLKFreq+0x320>)
 800db1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800db1e:	e005      	b.n	800db2c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800db20:	2300      	movs	r3, #0
 800db22:	61bb      	str	r3, [r7, #24]
      break;
 800db24:	e002      	b.n	800db2c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800db26:	2300      	movs	r3, #0
 800db28:	61bb      	str	r3, [r7, #24]
      break;
 800db2a:	bf00      	nop
    }

    switch(PeriphClk)
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800db32:	f000 80d2 	beq.w	800dcda <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800db3c:	f200 84bd 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800db46:	f000 80c8 	beq.w	800dcda <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800db50:	f200 84b3 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db5a:	f000 835b 	beq.w	800e214 <HAL_RCCEx_GetPeriphCLKFreq+0x818>
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db64:	f200 84a9 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800db6e:	f000 847f 	beq.w	800e470 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800db78:	f200 849f 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800db82:	f000 82ce 	beq.w	800e122 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800db8c:	f200 8495 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800db96:	f000 80a0 	beq.w	800dcda <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dba0:	f200 848b 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dbaa:	f000 808f 	beq.w	800dccc <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dbb4:	f200 8481 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dbbe:	d07e      	beq.n	800dcbe <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dbc6:	f200 8478 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dbd0:	f000 8404 	beq.w	800e3dc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dbda:	f200 846e 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dbe4:	f000 83b0 	beq.w	800e348 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dbee:	f200 8464 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dbf8:	f000 837a 	beq.w	800e2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dc02:	f200 845a 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	2b80      	cmp	r3, #128	; 0x80
 800dc0a:	f000 8345 	beq.w	800e298 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2b80      	cmp	r3, #128	; 0x80
 800dc12:	f200 8452 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	2b20      	cmp	r3, #32
 800dc1a:	d84b      	bhi.n	800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	f000 844b 	beq.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	3b01      	subs	r3, #1
 800dc28:	2b1f      	cmp	r3, #31
 800dc2a:	f200 8446 	bhi.w	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dc2e:	a201      	add	r2, pc, #4	; (adr r2, 800dc34 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800dc30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc34:	0800de1f 	.word	0x0800de1f
 800dc38:	0800de8f 	.word	0x0800de8f
 800dc3c:	0800e4bb 	.word	0x0800e4bb
 800dc40:	0800df23 	.word	0x0800df23
 800dc44:	0800e4bb 	.word	0x0800e4bb
 800dc48:	0800e4bb 	.word	0x0800e4bb
 800dc4c:	0800e4bb 	.word	0x0800e4bb
 800dc50:	0800df9b 	.word	0x0800df9b
 800dc54:	0800e4bb 	.word	0x0800e4bb
 800dc58:	0800e4bb 	.word	0x0800e4bb
 800dc5c:	0800e4bb 	.word	0x0800e4bb
 800dc60:	0800e4bb 	.word	0x0800e4bb
 800dc64:	0800e4bb 	.word	0x0800e4bb
 800dc68:	0800e4bb 	.word	0x0800e4bb
 800dc6c:	0800e4bb 	.word	0x0800e4bb
 800dc70:	0800e01f 	.word	0x0800e01f
 800dc74:	0800e4bb 	.word	0x0800e4bb
 800dc78:	0800e4bb 	.word	0x0800e4bb
 800dc7c:	0800e4bb 	.word	0x0800e4bb
 800dc80:	0800e4bb 	.word	0x0800e4bb
 800dc84:	0800e4bb 	.word	0x0800e4bb
 800dc88:	0800e4bb 	.word	0x0800e4bb
 800dc8c:	0800e4bb 	.word	0x0800e4bb
 800dc90:	0800e4bb 	.word	0x0800e4bb
 800dc94:	0800e4bb 	.word	0x0800e4bb
 800dc98:	0800e4bb 	.word	0x0800e4bb
 800dc9c:	0800e4bb 	.word	0x0800e4bb
 800dca0:	0800e4bb 	.word	0x0800e4bb
 800dca4:	0800e4bb 	.word	0x0800e4bb
 800dca8:	0800e4bb 	.word	0x0800e4bb
 800dcac:	0800e4bb 	.word	0x0800e4bb
 800dcb0:	0800e0a1 	.word	0x0800e0a1
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	2b40      	cmp	r3, #64	; 0x40
 800dcb8:	f000 82bd 	beq.w	800e236 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800dcbc:	e3fd      	b.n	800e4ba <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800dcbe:	69b9      	ldr	r1, [r7, #24]
 800dcc0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800dcc4:	f000 fde6 	bl	800e894 <RCCEx_GetSAIxPeriphCLKFreq>
 800dcc8:	61f8      	str	r0, [r7, #28]
      break;
 800dcca:	e3f7      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800dccc:	69b9      	ldr	r1, [r7, #24]
 800dcce:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800dcd2:	f000 fddf 	bl	800e894 <RCCEx_GetSAIxPeriphCLKFreq>
 800dcd6:	61f8      	str	r0, [r7, #28]
      break;
 800dcd8:	e3f0      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800dcda:	4b0c      	ldr	r3, [pc, #48]	; (800dd0c <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800dcdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dce0:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800dce4:	613b      	str	r3, [r7, #16]
 800dce6:	693b      	ldr	r3, [r7, #16]
 800dce8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800dcec:	d018      	beq.n	800dd20 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800dcee:	693b      	ldr	r3, [r7, #16]
 800dcf0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800dcf4:	f200 808b 	bhi.w	800de0e <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800dcfe:	d059      	beq.n	800ddb4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800dd00:	693b      	ldr	r3, [r7, #16]
 800dd02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dd06:	d028      	beq.n	800dd5a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 800dd08:	e081      	b.n	800de0e <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 800dd0a:	bf00      	nop
 800dd0c:	40021000 	.word	0x40021000
 800dd10:	0003d090 	.word	0x0003d090
 800dd14:	08016068 	.word	0x08016068
 800dd18:	00f42400 	.word	0x00f42400
 800dd1c:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800dd20:	4bae      	ldr	r3, [pc, #696]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f003 0302 	and.w	r3, r3, #2
 800dd28:	2b02      	cmp	r3, #2
 800dd2a:	d172      	bne.n	800de12 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800dd2c:	4bab      	ldr	r3, [pc, #684]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f003 0308 	and.w	r3, r3, #8
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d005      	beq.n	800dd44 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 800dd38:	4ba8      	ldr	r3, [pc, #672]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	091b      	lsrs	r3, r3, #4
 800dd3e:	f003 030f 	and.w	r3, r3, #15
 800dd42:	e005      	b.n	800dd50 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800dd44:	4ba5      	ldr	r3, [pc, #660]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800dd4a:	0a1b      	lsrs	r3, r3, #8
 800dd4c:	f003 030f 	and.w	r3, r3, #15
 800dd50:	4aa3      	ldr	r2, [pc, #652]	; (800dfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 800dd52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd56:	61fb      	str	r3, [r7, #28]
          break;
 800dd58:	e05b      	b.n	800de12 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800dd5a:	4ba0      	ldr	r3, [pc, #640]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dd62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dd66:	d156      	bne.n	800de16 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800dd68:	4b9c      	ldr	r3, [pc, #624]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd6a:	68db      	ldr	r3, [r3, #12]
 800dd6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dd74:	d14f      	bne.n	800de16 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800dd76:	4b99      	ldr	r3, [pc, #612]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd78:	68db      	ldr	r3, [r3, #12]
 800dd7a:	0a1b      	lsrs	r3, r3, #8
 800dd7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd80:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800dd82:	69bb      	ldr	r3, [r7, #24]
 800dd84:	68fa      	ldr	r2, [r7, #12]
 800dd86:	fb02 f203 	mul.w	r2, r2, r3
 800dd8a:	4b94      	ldr	r3, [pc, #592]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd8c:	68db      	ldr	r3, [r3, #12]
 800dd8e:	091b      	lsrs	r3, r3, #4
 800dd90:	f003 0307 	and.w	r3, r3, #7
 800dd94:	3301      	adds	r3, #1
 800dd96:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd9a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800dd9c:	4b8f      	ldr	r3, [pc, #572]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd9e:	68db      	ldr	r3, [r3, #12]
 800dda0:	0d5b      	lsrs	r3, r3, #21
 800dda2:	f003 0303 	and.w	r3, r3, #3
 800dda6:	3301      	adds	r3, #1
 800dda8:	005b      	lsls	r3, r3, #1
 800ddaa:	69ba      	ldr	r2, [r7, #24]
 800ddac:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddb0:	61fb      	str	r3, [r7, #28]
          break;
 800ddb2:	e030      	b.n	800de16 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800ddb4:	4b89      	ldr	r3, [pc, #548]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ddbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ddc0:	d12b      	bne.n	800de1a <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800ddc2:	4b86      	ldr	r3, [pc, #536]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800ddc4:	691b      	ldr	r3, [r3, #16]
 800ddc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ddca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ddce:	d124      	bne.n	800de1a <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800ddd0:	4b82      	ldr	r3, [pc, #520]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800ddd2:	691b      	ldr	r3, [r3, #16]
 800ddd4:	0a1b      	lsrs	r3, r3, #8
 800ddd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ddda:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800dddc:	69bb      	ldr	r3, [r7, #24]
 800ddde:	68fa      	ldr	r2, [r7, #12]
 800dde0:	fb02 f203 	mul.w	r2, r2, r3
 800dde4:	4b7d      	ldr	r3, [pc, #500]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dde6:	68db      	ldr	r3, [r3, #12]
 800dde8:	091b      	lsrs	r3, r3, #4
 800ddea:	f003 0307 	and.w	r3, r3, #7
 800ddee:	3301      	adds	r3, #1
 800ddf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddf4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800ddf6:	4b79      	ldr	r3, [pc, #484]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800ddf8:	691b      	ldr	r3, [r3, #16]
 800ddfa:	0d5b      	lsrs	r3, r3, #21
 800ddfc:	f003 0303 	and.w	r3, r3, #3
 800de00:	3301      	adds	r3, #1
 800de02:	005b      	lsls	r3, r3, #1
 800de04:	69ba      	ldr	r2, [r7, #24]
 800de06:	fbb2 f3f3 	udiv	r3, r2, r3
 800de0a:	61fb      	str	r3, [r7, #28]
          break;
 800de0c:	e005      	b.n	800de1a <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
          break;
 800de0e:	bf00      	nop
 800de10:	e354      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800de12:	bf00      	nop
 800de14:	e352      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800de16:	bf00      	nop
 800de18:	e350      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800de1a:	bf00      	nop
        break;
 800de1c:	e34e      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800de1e:	4b6f      	ldr	r3, [pc, #444]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800de20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de24:	f003 0303 	and.w	r3, r3, #3
 800de28:	613b      	str	r3, [r7, #16]
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	2b03      	cmp	r3, #3
 800de2e:	d828      	bhi.n	800de82 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 800de30:	a201      	add	r2, pc, #4	; (adr r2, 800de38 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 800de32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de36:	bf00      	nop
 800de38:	0800de49 	.word	0x0800de49
 800de3c:	0800de51 	.word	0x0800de51
 800de40:	0800de59 	.word	0x0800de59
 800de44:	0800de6d 	.word	0x0800de6d
          frequency = HAL_RCC_GetPCLK2Freq();
 800de48:	f7ff fa46 	bl	800d2d8 <HAL_RCC_GetPCLK2Freq>
 800de4c:	61f8      	str	r0, [r7, #28]
          break;
 800de4e:	e01d      	b.n	800de8c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          frequency = HAL_RCC_GetSysClockFreq();
 800de50:	f7ff f994 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800de54:	61f8      	str	r0, [r7, #28]
          break;
 800de56:	e019      	b.n	800de8c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800de58:	4b60      	ldr	r3, [pc, #384]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de64:	d10f      	bne.n	800de86 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = HSI_VALUE;
 800de66:	4b5f      	ldr	r3, [pc, #380]	; (800dfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800de68:	61fb      	str	r3, [r7, #28]
          break;
 800de6a:	e00c      	b.n	800de86 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800de6c:	4b5b      	ldr	r3, [pc, #364]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800de6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800de72:	f003 0302 	and.w	r3, r3, #2
 800de76:	2b02      	cmp	r3, #2
 800de78:	d107      	bne.n	800de8a <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
            frequency = LSE_VALUE;
 800de7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800de7e:	61fb      	str	r3, [r7, #28]
          break;
 800de80:	e003      	b.n	800de8a <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
          break;
 800de82:	bf00      	nop
 800de84:	e31a      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800de86:	bf00      	nop
 800de88:	e318      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800de8a:	bf00      	nop
        break;
 800de8c:	e316      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800de8e:	4b53      	ldr	r3, [pc, #332]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800de90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de94:	f003 030c 	and.w	r3, r3, #12
 800de98:	613b      	str	r3, [r7, #16]
 800de9a:	693b      	ldr	r3, [r7, #16]
 800de9c:	2b0c      	cmp	r3, #12
 800de9e:	d83a      	bhi.n	800df16 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
 800dea0:	a201      	add	r2, pc, #4	; (adr r2, 800dea8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 800dea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dea6:	bf00      	nop
 800dea8:	0800dedd 	.word	0x0800dedd
 800deac:	0800df17 	.word	0x0800df17
 800deb0:	0800df17 	.word	0x0800df17
 800deb4:	0800df17 	.word	0x0800df17
 800deb8:	0800dee5 	.word	0x0800dee5
 800debc:	0800df17 	.word	0x0800df17
 800dec0:	0800df17 	.word	0x0800df17
 800dec4:	0800df17 	.word	0x0800df17
 800dec8:	0800deed 	.word	0x0800deed
 800decc:	0800df17 	.word	0x0800df17
 800ded0:	0800df17 	.word	0x0800df17
 800ded4:	0800df17 	.word	0x0800df17
 800ded8:	0800df01 	.word	0x0800df01
          frequency = HAL_RCC_GetPCLK1Freq();
 800dedc:	f7ff f9e6 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800dee0:	61f8      	str	r0, [r7, #28]
          break;
 800dee2:	e01d      	b.n	800df20 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          frequency = HAL_RCC_GetSysClockFreq();
 800dee4:	f7ff f94a 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800dee8:	61f8      	str	r0, [r7, #28]
          break;
 800deea:	e019      	b.n	800df20 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800deec:	4b3b      	ldr	r3, [pc, #236]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800def4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800def8:	d10f      	bne.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = HSI_VALUE;
 800defa:	4b3a      	ldr	r3, [pc, #232]	; (800dfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800defc:	61fb      	str	r3, [r7, #28]
          break;
 800defe:	e00c      	b.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800df00:	4b36      	ldr	r3, [pc, #216]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800df02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df06:	f003 0302 	and.w	r3, r3, #2
 800df0a:	2b02      	cmp	r3, #2
 800df0c:	d107      	bne.n	800df1e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
            frequency = LSE_VALUE;
 800df0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800df12:	61fb      	str	r3, [r7, #28]
          break;
 800df14:	e003      	b.n	800df1e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
          break;
 800df16:	bf00      	nop
 800df18:	e2d0      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800df1a:	bf00      	nop
 800df1c:	e2ce      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800df1e:	bf00      	nop
        break;
 800df20:	e2cc      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800df22:	4b2e      	ldr	r3, [pc, #184]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800df24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800df2c:	613b      	str	r3, [r7, #16]
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	2b30      	cmp	r3, #48	; 0x30
 800df32:	d021      	beq.n	800df78 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
 800df34:	693b      	ldr	r3, [r7, #16]
 800df36:	2b30      	cmp	r3, #48	; 0x30
 800df38:	d829      	bhi.n	800df8e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 800df3a:	693b      	ldr	r3, [r7, #16]
 800df3c:	2b20      	cmp	r3, #32
 800df3e:	d011      	beq.n	800df64 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 800df40:	693b      	ldr	r3, [r7, #16]
 800df42:	2b20      	cmp	r3, #32
 800df44:	d823      	bhi.n	800df8e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d003      	beq.n	800df54 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	2b10      	cmp	r3, #16
 800df50:	d004      	beq.n	800df5c <HAL_RCCEx_GetPeriphCLKFreq+0x560>
          break;
 800df52:	e01c      	b.n	800df8e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = HAL_RCC_GetPCLK1Freq();
 800df54:	f7ff f9aa 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800df58:	61f8      	str	r0, [r7, #28]
          break;
 800df5a:	e01d      	b.n	800df98 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          frequency = HAL_RCC_GetSysClockFreq();
 800df5c:	f7ff f90e 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800df60:	61f8      	str	r0, [r7, #28]
          break;
 800df62:	e019      	b.n	800df98 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800df64:	4b1d      	ldr	r3, [pc, #116]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df70:	d10f      	bne.n	800df92 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = HSI_VALUE;
 800df72:	4b1c      	ldr	r3, [pc, #112]	; (800dfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800df74:	61fb      	str	r3, [r7, #28]
          break;
 800df76:	e00c      	b.n	800df92 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800df78:	4b18      	ldr	r3, [pc, #96]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800df7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df7e:	f003 0302 	and.w	r3, r3, #2
 800df82:	2b02      	cmp	r3, #2
 800df84:	d107      	bne.n	800df96 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
            frequency = LSE_VALUE;
 800df86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800df8a:	61fb      	str	r3, [r7, #28]
          break;
 800df8c:	e003      	b.n	800df96 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
          break;
 800df8e:	bf00      	nop
 800df90:	e294      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800df92:	bf00      	nop
 800df94:	e292      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800df96:	bf00      	nop
        break;
 800df98:	e290      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800df9a:	4b10      	ldr	r3, [pc, #64]	; (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800df9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfa0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800dfa4:	613b      	str	r3, [r7, #16]
 800dfa6:	693b      	ldr	r3, [r7, #16]
 800dfa8:	2bc0      	cmp	r3, #192	; 0xc0
 800dfaa:	d027      	beq.n	800dffc <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 800dfac:	693b      	ldr	r3, [r7, #16]
 800dfae:	2bc0      	cmp	r3, #192	; 0xc0
 800dfb0:	d82f      	bhi.n	800e012 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800dfb2:	693b      	ldr	r3, [r7, #16]
 800dfb4:	2b80      	cmp	r3, #128	; 0x80
 800dfb6:	d017      	beq.n	800dfe8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 800dfb8:	693b      	ldr	r3, [r7, #16]
 800dfba:	2b80      	cmp	r3, #128	; 0x80
 800dfbc:	d829      	bhi.n	800e012 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800dfbe:	693b      	ldr	r3, [r7, #16]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d003      	beq.n	800dfcc <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>
 800dfc4:	693b      	ldr	r3, [r7, #16]
 800dfc6:	2b40      	cmp	r3, #64	; 0x40
 800dfc8:	d004      	beq.n	800dfd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
          break;
 800dfca:	e022      	b.n	800e012 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
          frequency = HAL_RCC_GetPCLK1Freq();
 800dfcc:	f7ff f96e 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800dfd0:	61f8      	str	r0, [r7, #28]
          break;
 800dfd2:	e023      	b.n	800e01c <HAL_RCCEx_GetPeriphCLKFreq+0x620>
          frequency = HAL_RCC_GetSysClockFreq();
 800dfd4:	f7ff f8d2 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800dfd8:	61f8      	str	r0, [r7, #28]
          break;
 800dfda:	e01f      	b.n	800e01c <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 800dfdc:	40021000 	.word	0x40021000
 800dfe0:	08016068 	.word	0x08016068
 800dfe4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800dfe8:	4ba9      	ldr	r3, [pc, #676]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dff4:	d10f      	bne.n	800e016 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
            frequency = HSI_VALUE;
 800dff6:	4ba7      	ldr	r3, [pc, #668]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800dff8:	61fb      	str	r3, [r7, #28]
          break;
 800dffa:	e00c      	b.n	800e016 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800dffc:	4ba4      	ldr	r3, [pc, #656]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800dffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e002:	f003 0302 	and.w	r3, r3, #2
 800e006:	2b02      	cmp	r3, #2
 800e008:	d107      	bne.n	800e01a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
            frequency = LSE_VALUE;
 800e00a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e00e:	61fb      	str	r3, [r7, #28]
          break;
 800e010:	e003      	b.n	800e01a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          break;
 800e012:	bf00      	nop
 800e014:	e252      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e016:	bf00      	nop
 800e018:	e250      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e01a:	bf00      	nop
        break;
 800e01c:	e24e      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800e01e:	4b9c      	ldr	r3, [pc, #624]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e024:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e028:	613b      	str	r3, [r7, #16]
 800e02a:	693b      	ldr	r3, [r7, #16]
 800e02c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e030:	d025      	beq.n	800e07e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e038:	d82c      	bhi.n	800e094 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800e03a:	693b      	ldr	r3, [r7, #16]
 800e03c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e040:	d013      	beq.n	800e06a <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800e042:	693b      	ldr	r3, [r7, #16]
 800e044:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e048:	d824      	bhi.n	800e094 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800e04a:	693b      	ldr	r3, [r7, #16]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d004      	beq.n	800e05a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800e050:	693b      	ldr	r3, [r7, #16]
 800e052:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e056:	d004      	beq.n	800e062 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          break;
 800e058:	e01c      	b.n	800e094 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e05a:	f7ff f927 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e05e:	61f8      	str	r0, [r7, #28]
          break;
 800e060:	e01d      	b.n	800e09e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          frequency = HAL_RCC_GetSysClockFreq();
 800e062:	f7ff f88b 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800e066:	61f8      	str	r0, [r7, #28]
          break;
 800e068:	e019      	b.n	800e09e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e06a:	4b89      	ldr	r3, [pc, #548]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e076:	d10f      	bne.n	800e098 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
            frequency = HSI_VALUE;
 800e078:	4b86      	ldr	r3, [pc, #536]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e07a:	61fb      	str	r3, [r7, #28]
          break;
 800e07c:	e00c      	b.n	800e098 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e07e:	4b84      	ldr	r3, [pc, #528]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e084:	f003 0302 	and.w	r3, r3, #2
 800e088:	2b02      	cmp	r3, #2
 800e08a:	d107      	bne.n	800e09c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
            frequency = LSE_VALUE;
 800e08c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e090:	61fb      	str	r3, [r7, #28]
          break;
 800e092:	e003      	b.n	800e09c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          break;
 800e094:	bf00      	nop
 800e096:	e211      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e098:	bf00      	nop
 800e09a:	e20f      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e09c:	bf00      	nop
        break;
 800e09e:	e20d      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800e0a0:	4b7b      	ldr	r3, [pc, #492]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e0a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e0a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e0aa:	613b      	str	r3, [r7, #16]
 800e0ac:	693b      	ldr	r3, [r7, #16]
 800e0ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e0b2:	d025      	beq.n	800e100 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800e0b4:	693b      	ldr	r3, [r7, #16]
 800e0b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e0ba:	d82c      	bhi.n	800e116 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 800e0bc:	693b      	ldr	r3, [r7, #16]
 800e0be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e0c2:	d013      	beq.n	800e0ec <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
 800e0c4:	693b      	ldr	r3, [r7, #16]
 800e0c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e0ca:	d824      	bhi.n	800e116 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 800e0cc:	693b      	ldr	r3, [r7, #16]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d004      	beq.n	800e0dc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800e0d2:	693b      	ldr	r3, [r7, #16]
 800e0d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e0d8:	d004      	beq.n	800e0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
          break;
 800e0da:	e01c      	b.n	800e116 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e0dc:	f7ff f8e6 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e0e0:	61f8      	str	r0, [r7, #28]
          break;
 800e0e2:	e01d      	b.n	800e120 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          frequency = HAL_RCC_GetSysClockFreq();
 800e0e4:	f7ff f84a 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800e0e8:	61f8      	str	r0, [r7, #28]
          break;
 800e0ea:	e019      	b.n	800e120 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e0ec:	4b68      	ldr	r3, [pc, #416]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e0f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e0f8:	d10f      	bne.n	800e11a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
            frequency = HSI_VALUE;
 800e0fa:	4b66      	ldr	r3, [pc, #408]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e0fc:	61fb      	str	r3, [r7, #28]
          break;
 800e0fe:	e00c      	b.n	800e11a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e100:	4b63      	ldr	r3, [pc, #396]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e106:	f003 0302 	and.w	r3, r3, #2
 800e10a:	2b02      	cmp	r3, #2
 800e10c:	d107      	bne.n	800e11e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
            frequency = LSE_VALUE;
 800e10e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e112:	61fb      	str	r3, [r7, #28]
          break;
 800e114:	e003      	b.n	800e11e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 800e116:	bf00      	nop
 800e118:	e1d0      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e11a:	bf00      	nop
 800e11c:	e1ce      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e11e:	bf00      	nop
        break;
 800e120:	e1cc      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800e122:	4b5b      	ldr	r3, [pc, #364]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e128:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e12c:	613b      	str	r3, [r7, #16]
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e134:	d00c      	beq.n	800e150 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 800e136:	693b      	ldr	r3, [r7, #16]
 800e138:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e13c:	d864      	bhi.n	800e208 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 800e13e:	693b      	ldr	r3, [r7, #16]
 800e140:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e144:	d008      	beq.n	800e158 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 800e146:	693b      	ldr	r3, [r7, #16]
 800e148:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e14c:	d030      	beq.n	800e1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800e14e:	e05b      	b.n	800e208 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          frequency = HAL_RCC_GetSysClockFreq();
 800e150:	f7ff f814 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800e154:	61f8      	str	r0, [r7, #28]
          break;
 800e156:	e05c      	b.n	800e212 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800e158:	4b4d      	ldr	r3, [pc, #308]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e160:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e164:	d152      	bne.n	800e20c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
 800e166:	4b4a      	ldr	r3, [pc, #296]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e168:	691b      	ldr	r3, [r3, #16]
 800e16a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d04c      	beq.n	800e20c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800e172:	4b47      	ldr	r3, [pc, #284]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e174:	691b      	ldr	r3, [r3, #16]
 800e176:	0a1b      	lsrs	r3, r3, #8
 800e178:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e17c:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e17e:	69bb      	ldr	r3, [r7, #24]
 800e180:	68fa      	ldr	r2, [r7, #12]
 800e182:	fb02 f203 	mul.w	r2, r2, r3
 800e186:	4b42      	ldr	r3, [pc, #264]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e188:	68db      	ldr	r3, [r3, #12]
 800e18a:	091b      	lsrs	r3, r3, #4
 800e18c:	f003 0307 	and.w	r3, r3, #7
 800e190:	3301      	adds	r3, #1
 800e192:	fbb2 f3f3 	udiv	r3, r2, r3
 800e196:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800e198:	4b3d      	ldr	r3, [pc, #244]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e19a:	691b      	ldr	r3, [r3, #16]
 800e19c:	0e5b      	lsrs	r3, r3, #25
 800e19e:	f003 0303 	and.w	r3, r3, #3
 800e1a2:	3301      	adds	r3, #1
 800e1a4:	005b      	lsls	r3, r3, #1
 800e1a6:	69ba      	ldr	r2, [r7, #24]
 800e1a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1ac:	61fb      	str	r3, [r7, #28]
          break;
 800e1ae:	e02d      	b.n	800e20c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800e1b0:	4b37      	ldr	r3, [pc, #220]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e1b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e1bc:	d128      	bne.n	800e210 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 800e1be:	4b34      	ldr	r3, [pc, #208]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e1c0:	695b      	ldr	r3, [r3, #20]
 800e1c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d022      	beq.n	800e210 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800e1ca:	4b31      	ldr	r3, [pc, #196]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e1cc:	695b      	ldr	r3, [r3, #20]
 800e1ce:	0a1b      	lsrs	r3, r3, #8
 800e1d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e1d4:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e1d6:	69bb      	ldr	r3, [r7, #24]
 800e1d8:	68fa      	ldr	r2, [r7, #12]
 800e1da:	fb02 f203 	mul.w	r2, r2, r3
 800e1de:	4b2c      	ldr	r3, [pc, #176]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e1e0:	68db      	ldr	r3, [r3, #12]
 800e1e2:	091b      	lsrs	r3, r3, #4
 800e1e4:	f003 0307 	and.w	r3, r3, #7
 800e1e8:	3301      	adds	r3, #1
 800e1ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1ee:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800e1f0:	4b27      	ldr	r3, [pc, #156]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e1f2:	695b      	ldr	r3, [r3, #20]
 800e1f4:	0e5b      	lsrs	r3, r3, #25
 800e1f6:	f003 0303 	and.w	r3, r3, #3
 800e1fa:	3301      	adds	r3, #1
 800e1fc:	005b      	lsls	r3, r3, #1
 800e1fe:	69ba      	ldr	r2, [r7, #24]
 800e200:	fbb2 f3f3 	udiv	r3, r2, r3
 800e204:	61fb      	str	r3, [r7, #28]
          break;
 800e206:	e003      	b.n	800e210 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          break;
 800e208:	bf00      	nop
 800e20a:	e157      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e20c:	bf00      	nop
 800e20e:	e155      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e210:	bf00      	nop
        break;
 800e212:	e153      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800e214:	4b1e      	ldr	r3, [pc, #120]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e21a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e21e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	2b00      	cmp	r3, #0
 800e224:	d103      	bne.n	800e22e <HAL_RCCEx_GetPeriphCLKFreq+0x832>
          frequency = HAL_RCC_GetPCLK2Freq();
 800e226:	f7ff f857 	bl	800d2d8 <HAL_RCC_GetPCLK2Freq>
 800e22a:	61f8      	str	r0, [r7, #28]
        break;
 800e22c:	e146      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          frequency = HAL_RCC_GetSysClockFreq();
 800e22e:	f7fe ffa5 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800e232:	61f8      	str	r0, [r7, #28]
        break;
 800e234:	e142      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800e236:	4b16      	ldr	r3, [pc, #88]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e23c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e240:	613b      	str	r3, [r7, #16]
 800e242:	693b      	ldr	r3, [r7, #16]
 800e244:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e248:	d013      	beq.n	800e272 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e250:	d819      	bhi.n	800e286 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d004      	beq.n	800e262 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800e258:	693b      	ldr	r3, [r7, #16]
 800e25a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e25e:	d004      	beq.n	800e26a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 800e260:	e011      	b.n	800e286 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e262:	f7ff f823 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e266:	61f8      	str	r0, [r7, #28]
          break;
 800e268:	e010      	b.n	800e28c <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = HAL_RCC_GetSysClockFreq();
 800e26a:	f7fe ff87 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800e26e:	61f8      	str	r0, [r7, #28]
          break;
 800e270:	e00c      	b.n	800e28c <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e272:	4b07      	ldr	r3, [pc, #28]	; (800e290 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e27a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e27e:	d104      	bne.n	800e28a <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
            frequency = HSI_VALUE;
 800e280:	4b04      	ldr	r3, [pc, #16]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e282:	61fb      	str	r3, [r7, #28]
          break;
 800e284:	e001      	b.n	800e28a <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
          break;
 800e286:	bf00      	nop
 800e288:	e118      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e28a:	bf00      	nop
        break;
 800e28c:	e116      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800e28e:	bf00      	nop
 800e290:	40021000 	.word	0x40021000
 800e294:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800e298:	4b8b      	ldr	r3, [pc, #556]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e29e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e2a2:	613b      	str	r3, [r7, #16]
 800e2a4:	693b      	ldr	r3, [r7, #16]
 800e2a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e2aa:	d013      	beq.n	800e2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e2b2:	d819      	bhi.n	800e2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d004      	beq.n	800e2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800e2ba:	693b      	ldr	r3, [r7, #16]
 800e2bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e2c0:	d004      	beq.n	800e2cc <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
          break;
 800e2c2:	e011      	b.n	800e2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e2c4:	f7fe fff2 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e2c8:	61f8      	str	r0, [r7, #28]
          break;
 800e2ca:	e010      	b.n	800e2ee <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 800e2cc:	f7fe ff56 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800e2d0:	61f8      	str	r0, [r7, #28]
          break;
 800e2d2:	e00c      	b.n	800e2ee <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e2d4:	4b7c      	ldr	r3, [pc, #496]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e2dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e2e0:	d104      	bne.n	800e2ec <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800e2e2:	4b7a      	ldr	r3, [pc, #488]	; (800e4cc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e2e4:	61fb      	str	r3, [r7, #28]
          break;
 800e2e6:	e001      	b.n	800e2ec <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 800e2e8:	bf00      	nop
 800e2ea:	e0e7      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e2ec:	bf00      	nop
        break;
 800e2ee:	e0e5      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800e2f0:	4b75      	ldr	r3, [pc, #468]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e2f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e2f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800e2fa:	613b      	str	r3, [r7, #16]
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e302:	d013      	beq.n	800e32c <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 800e304:	693b      	ldr	r3, [r7, #16]
 800e306:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e30a:	d819      	bhi.n	800e340 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800e30c:	693b      	ldr	r3, [r7, #16]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d004      	beq.n	800e31c <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 800e312:	693b      	ldr	r3, [r7, #16]
 800e314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e318:	d004      	beq.n	800e324 <HAL_RCCEx_GetPeriphCLKFreq+0x928>
          break;
 800e31a:	e011      	b.n	800e340 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e31c:	f7fe ffc6 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e320:	61f8      	str	r0, [r7, #28]
          break;
 800e322:	e010      	b.n	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          frequency = HAL_RCC_GetSysClockFreq();
 800e324:	f7fe ff2a 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800e328:	61f8      	str	r0, [r7, #28]
          break;
 800e32a:	e00c      	b.n	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e32c:	4b66      	ldr	r3, [pc, #408]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e338:	d104      	bne.n	800e344 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
            frequency = HSI_VALUE;
 800e33a:	4b64      	ldr	r3, [pc, #400]	; (800e4cc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e33c:	61fb      	str	r3, [r7, #28]
          break;
 800e33e:	e001      	b.n	800e344 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          break;
 800e340:	bf00      	nop
 800e342:	e0bb      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e344:	bf00      	nop
        break;
 800e346:	e0b9      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800e348:	4b5f      	ldr	r3, [pc, #380]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e34a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e34e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800e352:	613b      	str	r3, [r7, #16]
 800e354:	693b      	ldr	r3, [r7, #16]
 800e356:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800e35a:	d02c      	beq.n	800e3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 800e35c:	693b      	ldr	r3, [r7, #16]
 800e35e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800e362:	d833      	bhi.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800e364:	693b      	ldr	r3, [r7, #16]
 800e366:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e36a:	d01a      	beq.n	800e3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 800e36c:	693b      	ldr	r3, [r7, #16]
 800e36e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e372:	d82b      	bhi.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800e374:	693b      	ldr	r3, [r7, #16]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d004      	beq.n	800e384 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800e37a:	693b      	ldr	r3, [r7, #16]
 800e37c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e380:	d004      	beq.n	800e38c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          break;
 800e382:	e023      	b.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e384:	f7fe ff92 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e388:	61f8      	str	r0, [r7, #28]
          break;
 800e38a:	e026      	b.n	800e3da <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800e38c:	4b4e      	ldr	r3, [pc, #312]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e38e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e392:	f003 0302 	and.w	r3, r3, #2
 800e396:	2b02      	cmp	r3, #2
 800e398:	d11a      	bne.n	800e3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
              frequency = LSI_VALUE;
 800e39a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e39e:	61fb      	str	r3, [r7, #28]
          break;
 800e3a0:	e016      	b.n	800e3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e3a2:	4b49      	ldr	r3, [pc, #292]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e3aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e3ae:	d111      	bne.n	800e3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
            frequency = HSI_VALUE;
 800e3b0:	4b46      	ldr	r3, [pc, #280]	; (800e4cc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e3b2:	61fb      	str	r3, [r7, #28]
          break;
 800e3b4:	e00e      	b.n	800e3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e3b6:	4b44      	ldr	r3, [pc, #272]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e3b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e3bc:	f003 0302 	and.w	r3, r3, #2
 800e3c0:	2b02      	cmp	r3, #2
 800e3c2:	d109      	bne.n	800e3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = LSE_VALUE;
 800e3c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e3c8:	61fb      	str	r3, [r7, #28]
          break;
 800e3ca:	e005      	b.n	800e3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 800e3cc:	bf00      	nop
 800e3ce:	e075      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e3d0:	bf00      	nop
 800e3d2:	e073      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e3d4:	bf00      	nop
 800e3d6:	e071      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e3d8:	bf00      	nop
        break;
 800e3da:	e06f      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800e3dc:	4b3a      	ldr	r3, [pc, #232]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e3de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e3e2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800e3e6:	613b      	str	r3, [r7, #16]
 800e3e8:	693b      	ldr	r3, [r7, #16]
 800e3ea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800e3ee:	d02c      	beq.n	800e44a <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 800e3f0:	693b      	ldr	r3, [r7, #16]
 800e3f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800e3f6:	d833      	bhi.n	800e460 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800e3f8:	693b      	ldr	r3, [r7, #16]
 800e3fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e3fe:	d01a      	beq.n	800e436 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 800e400:	693b      	ldr	r3, [r7, #16]
 800e402:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e406:	d82b      	bhi.n	800e460 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800e408:	693b      	ldr	r3, [r7, #16]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d004      	beq.n	800e418 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800e40e:	693b      	ldr	r3, [r7, #16]
 800e410:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e414:	d004      	beq.n	800e420 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 800e416:	e023      	b.n	800e460 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e418:	f7fe ff48 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e41c:	61f8      	str	r0, [r7, #28]
          break;
 800e41e:	e026      	b.n	800e46e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800e420:	4b29      	ldr	r3, [pc, #164]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e422:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e426:	f003 0302 	and.w	r3, r3, #2
 800e42a:	2b02      	cmp	r3, #2
 800e42c:	d11a      	bne.n	800e464 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 800e42e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e432:	61fb      	str	r3, [r7, #28]
          break;
 800e434:	e016      	b.n	800e464 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e436:	4b24      	ldr	r3, [pc, #144]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e43e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e442:	d111      	bne.n	800e468 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 800e444:	4b21      	ldr	r3, [pc, #132]	; (800e4cc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e446:	61fb      	str	r3, [r7, #28]
          break;
 800e448:	e00e      	b.n	800e468 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e44a:	4b1f      	ldr	r3, [pc, #124]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e44c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e450:	f003 0302 	and.w	r3, r3, #2
 800e454:	2b02      	cmp	r3, #2
 800e456:	d109      	bne.n	800e46c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 800e458:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e45c:	61fb      	str	r3, [r7, #28]
          break;
 800e45e:	e005      	b.n	800e46c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 800e460:	bf00      	nop
 800e462:	e02b      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e464:	bf00      	nop
 800e466:	e029      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e468:	bf00      	nop
 800e46a:	e027      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e46c:	bf00      	nop
        break;
 800e46e:	e025      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800e470:	4b15      	ldr	r3, [pc, #84]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e476:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e47a:	613b      	str	r3, [r7, #16]
 800e47c:	693b      	ldr	r3, [r7, #16]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d004      	beq.n	800e48c <HAL_RCCEx_GetPeriphCLKFreq+0xa90>
 800e482:	693b      	ldr	r3, [r7, #16]
 800e484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e488:	d004      	beq.n	800e494 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          break;
 800e48a:	e00d      	b.n	800e4a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e48c:	f7fe ff0e 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800e490:	61f8      	str	r0, [r7, #28]
          break;
 800e492:	e009      	b.n	800e4a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e494:	4b0c      	ldr	r3, [pc, #48]	; (800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e49c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e4a0:	d101      	bne.n	800e4a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800e4a2:	4b0a      	ldr	r3, [pc, #40]	; (800e4cc <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e4a4:	61fb      	str	r3, [r7, #28]
          break;
 800e4a6:	bf00      	nop
        break;
 800e4a8:	e008      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e4aa:	bf00      	nop
 800e4ac:	e006      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e4ae:	bf00      	nop
 800e4b0:	e004      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e4b2:	bf00      	nop
 800e4b4:	e002      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e4b6:	bf00      	nop
 800e4b8:	e000      	b.n	800e4bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e4ba:	bf00      	nop
    }
  }

  return(frequency);
 800e4bc:	69fb      	ldr	r3, [r7, #28]
}
 800e4be:	4618      	mov	r0, r3
 800e4c0:	3720      	adds	r7, #32
 800e4c2:	46bd      	mov	sp, r7
 800e4c4:	bd80      	pop	{r7, pc}
 800e4c6:	bf00      	nop
 800e4c8:	40021000 	.word	0x40021000
 800e4cc:	00f42400 	.word	0x00f42400

0800e4d0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800e4d0:	b480      	push	{r7}
 800e4d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800e4d4:	4b05      	ldr	r3, [pc, #20]	; (800e4ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	4a04      	ldr	r2, [pc, #16]	; (800e4ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800e4da:	f043 0304 	orr.w	r3, r3, #4
 800e4de:	6013      	str	r3, [r2, #0]
}
 800e4e0:	bf00      	nop
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e8:	4770      	bx	lr
 800e4ea:	bf00      	nop
 800e4ec:	40021000 	.word	0x40021000

0800e4f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	b084      	sub	sp, #16
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
 800e4f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e4fe:	4b75      	ldr	r3, [pc, #468]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e500:	68db      	ldr	r3, [r3, #12]
 800e502:	f003 0303 	and.w	r3, r3, #3
 800e506:	2b00      	cmp	r3, #0
 800e508:	d018      	beq.n	800e53c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800e50a:	4b72      	ldr	r3, [pc, #456]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e50c:	68db      	ldr	r3, [r3, #12]
 800e50e:	f003 0203 	and.w	r2, r3, #3
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	429a      	cmp	r2, r3
 800e518:	d10d      	bne.n	800e536 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	681b      	ldr	r3, [r3, #0]
       ||
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d009      	beq.n	800e536 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800e522:	4b6c      	ldr	r3, [pc, #432]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e524:	68db      	ldr	r3, [r3, #12]
 800e526:	091b      	lsrs	r3, r3, #4
 800e528:	f003 0307 	and.w	r3, r3, #7
 800e52c:	1c5a      	adds	r2, r3, #1
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	685b      	ldr	r3, [r3, #4]
       ||
 800e532:	429a      	cmp	r2, r3
 800e534:	d047      	beq.n	800e5c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e536:	2301      	movs	r3, #1
 800e538:	73fb      	strb	r3, [r7, #15]
 800e53a:	e044      	b.n	800e5c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	2b03      	cmp	r3, #3
 800e542:	d018      	beq.n	800e576 <RCCEx_PLLSAI1_Config+0x86>
 800e544:	2b03      	cmp	r3, #3
 800e546:	d825      	bhi.n	800e594 <RCCEx_PLLSAI1_Config+0xa4>
 800e548:	2b01      	cmp	r3, #1
 800e54a:	d002      	beq.n	800e552 <RCCEx_PLLSAI1_Config+0x62>
 800e54c:	2b02      	cmp	r3, #2
 800e54e:	d009      	beq.n	800e564 <RCCEx_PLLSAI1_Config+0x74>
 800e550:	e020      	b.n	800e594 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e552:	4b60      	ldr	r3, [pc, #384]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f003 0302 	and.w	r3, r3, #2
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d11d      	bne.n	800e59a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800e55e:	2301      	movs	r3, #1
 800e560:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e562:	e01a      	b.n	800e59a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e564:	4b5b      	ldr	r3, [pc, #364]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d116      	bne.n	800e59e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800e570:	2301      	movs	r3, #1
 800e572:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e574:	e013      	b.n	800e59e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e576:	4b57      	ldr	r3, [pc, #348]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d10f      	bne.n	800e5a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e582:	4b54      	ldr	r3, [pc, #336]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d109      	bne.n	800e5a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800e58e:	2301      	movs	r3, #1
 800e590:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e592:	e006      	b.n	800e5a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e594:	2301      	movs	r3, #1
 800e596:	73fb      	strb	r3, [r7, #15]
      break;
 800e598:	e004      	b.n	800e5a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e59a:	bf00      	nop
 800e59c:	e002      	b.n	800e5a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e59e:	bf00      	nop
 800e5a0:	e000      	b.n	800e5a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e5a2:	bf00      	nop
    }

    if(status == HAL_OK)
 800e5a4:	7bfb      	ldrb	r3, [r7, #15]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d10d      	bne.n	800e5c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e5aa:	4b4a      	ldr	r3, [pc, #296]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e5ac:	68db      	ldr	r3, [r3, #12]
 800e5ae:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	6819      	ldr	r1, [r3, #0]
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	685b      	ldr	r3, [r3, #4]
 800e5ba:	3b01      	subs	r3, #1
 800e5bc:	011b      	lsls	r3, r3, #4
 800e5be:	430b      	orrs	r3, r1
 800e5c0:	4944      	ldr	r1, [pc, #272]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e5c2:	4313      	orrs	r3, r2
 800e5c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e5c6:	7bfb      	ldrb	r3, [r7, #15]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d17d      	bne.n	800e6c8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800e5cc:	4b41      	ldr	r3, [pc, #260]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	4a40      	ldr	r2, [pc, #256]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e5d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e5d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e5d8:	f7fc fc66 	bl	800aea8 <HAL_GetTick>
 800e5dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e5de:	e009      	b.n	800e5f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e5e0:	f7fc fc62 	bl	800aea8 <HAL_GetTick>
 800e5e4:	4602      	mov	r2, r0
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	1ad3      	subs	r3, r2, r3
 800e5ea:	2b02      	cmp	r3, #2
 800e5ec:	d902      	bls.n	800e5f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e5ee:	2303      	movs	r3, #3
 800e5f0:	73fb      	strb	r3, [r7, #15]
        break;
 800e5f2:	e005      	b.n	800e600 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e5f4:	4b37      	ldr	r3, [pc, #220]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d1ef      	bne.n	800e5e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e600:	7bfb      	ldrb	r3, [r7, #15]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d160      	bne.n	800e6c8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d111      	bne.n	800e630 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e60c:	4b31      	ldr	r3, [pc, #196]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e60e:	691b      	ldr	r3, [r3, #16]
 800e610:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800e614:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e618:	687a      	ldr	r2, [r7, #4]
 800e61a:	6892      	ldr	r2, [r2, #8]
 800e61c:	0211      	lsls	r1, r2, #8
 800e61e:	687a      	ldr	r2, [r7, #4]
 800e620:	68d2      	ldr	r2, [r2, #12]
 800e622:	0912      	lsrs	r2, r2, #4
 800e624:	0452      	lsls	r2, r2, #17
 800e626:	430a      	orrs	r2, r1
 800e628:	492a      	ldr	r1, [pc, #168]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e62a:	4313      	orrs	r3, r2
 800e62c:	610b      	str	r3, [r1, #16]
 800e62e:	e027      	b.n	800e680 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	2b01      	cmp	r3, #1
 800e634:	d112      	bne.n	800e65c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e636:	4b27      	ldr	r3, [pc, #156]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e638:	691b      	ldr	r3, [r3, #16]
 800e63a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800e63e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800e642:	687a      	ldr	r2, [r7, #4]
 800e644:	6892      	ldr	r2, [r2, #8]
 800e646:	0211      	lsls	r1, r2, #8
 800e648:	687a      	ldr	r2, [r7, #4]
 800e64a:	6912      	ldr	r2, [r2, #16]
 800e64c:	0852      	lsrs	r2, r2, #1
 800e64e:	3a01      	subs	r2, #1
 800e650:	0552      	lsls	r2, r2, #21
 800e652:	430a      	orrs	r2, r1
 800e654:	491f      	ldr	r1, [pc, #124]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e656:	4313      	orrs	r3, r2
 800e658:	610b      	str	r3, [r1, #16]
 800e65a:	e011      	b.n	800e680 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e65c:	4b1d      	ldr	r3, [pc, #116]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e65e:	691b      	ldr	r3, [r3, #16]
 800e660:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800e664:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800e668:	687a      	ldr	r2, [r7, #4]
 800e66a:	6892      	ldr	r2, [r2, #8]
 800e66c:	0211      	lsls	r1, r2, #8
 800e66e:	687a      	ldr	r2, [r7, #4]
 800e670:	6952      	ldr	r2, [r2, #20]
 800e672:	0852      	lsrs	r2, r2, #1
 800e674:	3a01      	subs	r2, #1
 800e676:	0652      	lsls	r2, r2, #25
 800e678:	430a      	orrs	r2, r1
 800e67a:	4916      	ldr	r1, [pc, #88]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e67c:	4313      	orrs	r3, r2
 800e67e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800e680:	4b14      	ldr	r3, [pc, #80]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	4a13      	ldr	r2, [pc, #76]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e686:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e68a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e68c:	f7fc fc0c 	bl	800aea8 <HAL_GetTick>
 800e690:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e692:	e009      	b.n	800e6a8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e694:	f7fc fc08 	bl	800aea8 <HAL_GetTick>
 800e698:	4602      	mov	r2, r0
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	1ad3      	subs	r3, r2, r3
 800e69e:	2b02      	cmp	r3, #2
 800e6a0:	d902      	bls.n	800e6a8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800e6a2:	2303      	movs	r3, #3
 800e6a4:	73fb      	strb	r3, [r7, #15]
          break;
 800e6a6:	e005      	b.n	800e6b4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e6a8:	4b0a      	ldr	r3, [pc, #40]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d0ef      	beq.n	800e694 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800e6b4:	7bfb      	ldrb	r3, [r7, #15]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d106      	bne.n	800e6c8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800e6ba:	4b06      	ldr	r3, [pc, #24]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e6bc:	691a      	ldr	r2, [r3, #16]
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	699b      	ldr	r3, [r3, #24]
 800e6c2:	4904      	ldr	r1, [pc, #16]	; (800e6d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800e6c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	3710      	adds	r7, #16
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	bd80      	pop	{r7, pc}
 800e6d2:	bf00      	nop
 800e6d4:	40021000 	.word	0x40021000

0800e6d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800e6d8:	b580      	push	{r7, lr}
 800e6da:	b084      	sub	sp, #16
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	6078      	str	r0, [r7, #4]
 800e6e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e6e6:	4b6a      	ldr	r3, [pc, #424]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6e8:	68db      	ldr	r3, [r3, #12]
 800e6ea:	f003 0303 	and.w	r3, r3, #3
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d018      	beq.n	800e724 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800e6f2:	4b67      	ldr	r3, [pc, #412]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6f4:	68db      	ldr	r3, [r3, #12]
 800e6f6:	f003 0203 	and.w	r2, r3, #3
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	429a      	cmp	r2, r3
 800e700:	d10d      	bne.n	800e71e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
       ||
 800e706:	2b00      	cmp	r3, #0
 800e708:	d009      	beq.n	800e71e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800e70a:	4b61      	ldr	r3, [pc, #388]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e70c:	68db      	ldr	r3, [r3, #12]
 800e70e:	091b      	lsrs	r3, r3, #4
 800e710:	f003 0307 	and.w	r3, r3, #7
 800e714:	1c5a      	adds	r2, r3, #1
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	685b      	ldr	r3, [r3, #4]
       ||
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d047      	beq.n	800e7ae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e71e:	2301      	movs	r3, #1
 800e720:	73fb      	strb	r3, [r7, #15]
 800e722:	e044      	b.n	800e7ae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	2b03      	cmp	r3, #3
 800e72a:	d018      	beq.n	800e75e <RCCEx_PLLSAI2_Config+0x86>
 800e72c:	2b03      	cmp	r3, #3
 800e72e:	d825      	bhi.n	800e77c <RCCEx_PLLSAI2_Config+0xa4>
 800e730:	2b01      	cmp	r3, #1
 800e732:	d002      	beq.n	800e73a <RCCEx_PLLSAI2_Config+0x62>
 800e734:	2b02      	cmp	r3, #2
 800e736:	d009      	beq.n	800e74c <RCCEx_PLLSAI2_Config+0x74>
 800e738:	e020      	b.n	800e77c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e73a:	4b55      	ldr	r3, [pc, #340]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f003 0302 	and.w	r3, r3, #2
 800e742:	2b00      	cmp	r3, #0
 800e744:	d11d      	bne.n	800e782 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800e746:	2301      	movs	r3, #1
 800e748:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e74a:	e01a      	b.n	800e782 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e74c:	4b50      	ldr	r3, [pc, #320]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e754:	2b00      	cmp	r3, #0
 800e756:	d116      	bne.n	800e786 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800e758:	2301      	movs	r3, #1
 800e75a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e75c:	e013      	b.n	800e786 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e75e:	4b4c      	ldr	r3, [pc, #304]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e766:	2b00      	cmp	r3, #0
 800e768:	d10f      	bne.n	800e78a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e76a:	4b49      	ldr	r3, [pc, #292]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e772:	2b00      	cmp	r3, #0
 800e774:	d109      	bne.n	800e78a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800e776:	2301      	movs	r3, #1
 800e778:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e77a:	e006      	b.n	800e78a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e77c:	2301      	movs	r3, #1
 800e77e:	73fb      	strb	r3, [r7, #15]
      break;
 800e780:	e004      	b.n	800e78c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e782:	bf00      	nop
 800e784:	e002      	b.n	800e78c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e786:	bf00      	nop
 800e788:	e000      	b.n	800e78c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e78a:	bf00      	nop
    }

    if(status == HAL_OK)
 800e78c:	7bfb      	ldrb	r3, [r7, #15]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d10d      	bne.n	800e7ae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e792:	4b3f      	ldr	r3, [pc, #252]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e794:	68db      	ldr	r3, [r3, #12]
 800e796:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6819      	ldr	r1, [r3, #0]
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	685b      	ldr	r3, [r3, #4]
 800e7a2:	3b01      	subs	r3, #1
 800e7a4:	011b      	lsls	r3, r3, #4
 800e7a6:	430b      	orrs	r3, r1
 800e7a8:	4939      	ldr	r1, [pc, #228]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e7aa:	4313      	orrs	r3, r2
 800e7ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e7ae:	7bfb      	ldrb	r3, [r7, #15]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d167      	bne.n	800e884 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800e7b4:	4b36      	ldr	r3, [pc, #216]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	4a35      	ldr	r2, [pc, #212]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e7ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e7be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e7c0:	f7fc fb72 	bl	800aea8 <HAL_GetTick>
 800e7c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e7c6:	e009      	b.n	800e7dc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e7c8:	f7fc fb6e 	bl	800aea8 <HAL_GetTick>
 800e7cc:	4602      	mov	r2, r0
 800e7ce:	68bb      	ldr	r3, [r7, #8]
 800e7d0:	1ad3      	subs	r3, r2, r3
 800e7d2:	2b02      	cmp	r3, #2
 800e7d4:	d902      	bls.n	800e7dc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e7d6:	2303      	movs	r3, #3
 800e7d8:	73fb      	strb	r3, [r7, #15]
        break;
 800e7da:	e005      	b.n	800e7e8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e7dc:	4b2c      	ldr	r3, [pc, #176]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d1ef      	bne.n	800e7c8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e7e8:	7bfb      	ldrb	r3, [r7, #15]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d14a      	bne.n	800e884 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d111      	bne.n	800e818 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e7f4:	4b26      	ldr	r3, [pc, #152]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e7f6:	695b      	ldr	r3, [r3, #20]
 800e7f8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800e7fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e800:	687a      	ldr	r2, [r7, #4]
 800e802:	6892      	ldr	r2, [r2, #8]
 800e804:	0211      	lsls	r1, r2, #8
 800e806:	687a      	ldr	r2, [r7, #4]
 800e808:	68d2      	ldr	r2, [r2, #12]
 800e80a:	0912      	lsrs	r2, r2, #4
 800e80c:	0452      	lsls	r2, r2, #17
 800e80e:	430a      	orrs	r2, r1
 800e810:	491f      	ldr	r1, [pc, #124]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e812:	4313      	orrs	r3, r2
 800e814:	614b      	str	r3, [r1, #20]
 800e816:	e011      	b.n	800e83c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e818:	4b1d      	ldr	r3, [pc, #116]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e81a:	695b      	ldr	r3, [r3, #20]
 800e81c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800e820:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800e824:	687a      	ldr	r2, [r7, #4]
 800e826:	6892      	ldr	r2, [r2, #8]
 800e828:	0211      	lsls	r1, r2, #8
 800e82a:	687a      	ldr	r2, [r7, #4]
 800e82c:	6912      	ldr	r2, [r2, #16]
 800e82e:	0852      	lsrs	r2, r2, #1
 800e830:	3a01      	subs	r2, #1
 800e832:	0652      	lsls	r2, r2, #25
 800e834:	430a      	orrs	r2, r1
 800e836:	4916      	ldr	r1, [pc, #88]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e838:	4313      	orrs	r3, r2
 800e83a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800e83c:	4b14      	ldr	r3, [pc, #80]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	4a13      	ldr	r2, [pc, #76]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e846:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e848:	f7fc fb2e 	bl	800aea8 <HAL_GetTick>
 800e84c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e84e:	e009      	b.n	800e864 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e850:	f7fc fb2a 	bl	800aea8 <HAL_GetTick>
 800e854:	4602      	mov	r2, r0
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	1ad3      	subs	r3, r2, r3
 800e85a:	2b02      	cmp	r3, #2
 800e85c:	d902      	bls.n	800e864 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800e85e:	2303      	movs	r3, #3
 800e860:	73fb      	strb	r3, [r7, #15]
          break;
 800e862:	e005      	b.n	800e870 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e864:	4b0a      	ldr	r3, [pc, #40]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d0ef      	beq.n	800e850 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800e870:	7bfb      	ldrb	r3, [r7, #15]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d106      	bne.n	800e884 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800e876:	4b06      	ldr	r3, [pc, #24]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e878:	695a      	ldr	r2, [r3, #20]
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	695b      	ldr	r3, [r3, #20]
 800e87e:	4904      	ldr	r1, [pc, #16]	; (800e890 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e880:	4313      	orrs	r3, r2
 800e882:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800e884:	7bfb      	ldrb	r3, [r7, #15]
}
 800e886:	4618      	mov	r0, r3
 800e888:	3710      	adds	r7, #16
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}
 800e88e:	bf00      	nop
 800e890:	40021000 	.word	0x40021000

0800e894 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800e894:	b480      	push	{r7}
 800e896:	b089      	sub	sp, #36	; 0x24
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
 800e89c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800e89e:	2300      	movs	r3, #0
 800e8a0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8b0:	d10c      	bne.n	800e8cc <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800e8b2:	4b6e      	ldr	r3, [pc, #440]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e8b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8b8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800e8bc:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800e8be:	69bb      	ldr	r3, [r7, #24]
 800e8c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800e8c4:	d112      	bne.n	800e8ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800e8c6:	4b6a      	ldr	r3, [pc, #424]	; (800ea70 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800e8c8:	61fb      	str	r3, [r7, #28]
 800e8ca:	e00f      	b.n	800e8ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8d2:	d10b      	bne.n	800e8ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800e8d4:	4b65      	ldr	r3, [pc, #404]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e8d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8da:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800e8de:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800e8e0:	69bb      	ldr	r3, [r7, #24]
 800e8e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800e8e6:	d101      	bne.n	800e8ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800e8e8:	4b61      	ldr	r3, [pc, #388]	; (800ea70 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800e8ea:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800e8ec:	69fb      	ldr	r3, [r7, #28]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	f040 80b4 	bne.w	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800e8f8:	69bb      	ldr	r3, [r7, #24]
 800e8fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e8fe:	d003      	beq.n	800e908 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800e900:	69bb      	ldr	r3, [r7, #24]
 800e902:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e906:	d135      	bne.n	800e974 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800e908:	4b58      	ldr	r3, [pc, #352]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e910:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e914:	f040 80a1 	bne.w	800ea5a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800e918:	4b54      	ldr	r3, [pc, #336]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e91a:	68db      	ldr	r3, [r3, #12]
 800e91c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e920:	2b00      	cmp	r3, #0
 800e922:	f000 809a 	beq.w	800ea5a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e926:	4b51      	ldr	r3, [pc, #324]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e928:	68db      	ldr	r3, [r3, #12]
 800e92a:	091b      	lsrs	r3, r3, #4
 800e92c:	f003 0307 	and.w	r3, r3, #7
 800e930:	3301      	adds	r3, #1
 800e932:	693a      	ldr	r2, [r7, #16]
 800e934:	fbb2 f3f3 	udiv	r3, r2, r3
 800e938:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800e93a:	4b4c      	ldr	r3, [pc, #304]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e93c:	68db      	ldr	r3, [r3, #12]
 800e93e:	0a1b      	lsrs	r3, r3, #8
 800e940:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e944:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d10a      	bne.n	800e962 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800e94c:	4b47      	ldr	r3, [pc, #284]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e954:	2b00      	cmp	r3, #0
 800e956:	d002      	beq.n	800e95e <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800e958:	2311      	movs	r3, #17
 800e95a:	617b      	str	r3, [r7, #20]
 800e95c:	e001      	b.n	800e962 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800e95e:	2307      	movs	r3, #7
 800e960:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800e962:	693b      	ldr	r3, [r7, #16]
 800e964:	68fa      	ldr	r2, [r7, #12]
 800e966:	fb02 f203 	mul.w	r2, r2, r3
 800e96a:	697b      	ldr	r3, [r7, #20]
 800e96c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e970:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800e972:	e072      	b.n	800ea5a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800e974:	69bb      	ldr	r3, [r7, #24]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d133      	bne.n	800e9e2 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800e97a:	4b3c      	ldr	r3, [pc, #240]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e982:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e986:	d169      	bne.n	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800e988:	4b38      	ldr	r3, [pc, #224]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e98a:	691b      	ldr	r3, [r3, #16]
 800e98c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e990:	2b00      	cmp	r3, #0
 800e992:	d063      	beq.n	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e994:	4b35      	ldr	r3, [pc, #212]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e996:	68db      	ldr	r3, [r3, #12]
 800e998:	091b      	lsrs	r3, r3, #4
 800e99a:	f003 0307 	and.w	r3, r3, #7
 800e99e:	3301      	adds	r3, #1
 800e9a0:	693a      	ldr	r2, [r7, #16]
 800e9a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9a6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800e9a8:	4b30      	ldr	r3, [pc, #192]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e9aa:	691b      	ldr	r3, [r3, #16]
 800e9ac:	0a1b      	lsrs	r3, r3, #8
 800e9ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e9b2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d10a      	bne.n	800e9d0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800e9ba:	4b2c      	ldr	r3, [pc, #176]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e9bc:	691b      	ldr	r3, [r3, #16]
 800e9be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d002      	beq.n	800e9cc <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800e9c6:	2311      	movs	r3, #17
 800e9c8:	617b      	str	r3, [r7, #20]
 800e9ca:	e001      	b.n	800e9d0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800e9cc:	2307      	movs	r3, #7
 800e9ce:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800e9d0:	693b      	ldr	r3, [r7, #16]
 800e9d2:	68fa      	ldr	r2, [r7, #12]
 800e9d4:	fb02 f203 	mul.w	r2, r2, r3
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9de:	61fb      	str	r3, [r7, #28]
 800e9e0:	e03c      	b.n	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800e9e2:	69bb      	ldr	r3, [r7, #24]
 800e9e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e9e8:	d003      	beq.n	800e9f2 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800e9ea:	69bb      	ldr	r3, [r7, #24]
 800e9ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e9f0:	d134      	bne.n	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800e9f2:	4b1e      	ldr	r3, [pc, #120]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e9fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e9fe:	d12d      	bne.n	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800ea00:	4b1a      	ldr	r3, [pc, #104]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ea02:	695b      	ldr	r3, [r3, #20]
 800ea04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d027      	beq.n	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ea0c:	4b17      	ldr	r3, [pc, #92]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ea0e:	68db      	ldr	r3, [r3, #12]
 800ea10:	091b      	lsrs	r3, r3, #4
 800ea12:	f003 0307 	and.w	r3, r3, #7
 800ea16:	3301      	adds	r3, #1
 800ea18:	693a      	ldr	r2, [r7, #16]
 800ea1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea1e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800ea20:	4b12      	ldr	r3, [pc, #72]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ea22:	695b      	ldr	r3, [r3, #20]
 800ea24:	0a1b      	lsrs	r3, r3, #8
 800ea26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea2a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800ea2c:	697b      	ldr	r3, [r7, #20]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d10a      	bne.n	800ea48 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800ea32:	4b0e      	ldr	r3, [pc, #56]	; (800ea6c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ea34:	695b      	ldr	r3, [r3, #20]
 800ea36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d002      	beq.n	800ea44 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800ea3e:	2311      	movs	r3, #17
 800ea40:	617b      	str	r3, [r7, #20]
 800ea42:	e001      	b.n	800ea48 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800ea44:	2307      	movs	r3, #7
 800ea46:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ea48:	693b      	ldr	r3, [r7, #16]
 800ea4a:	68fa      	ldr	r2, [r7, #12]
 800ea4c:	fb02 f203 	mul.w	r2, r2, r3
 800ea50:	697b      	ldr	r3, [r7, #20]
 800ea52:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea56:	61fb      	str	r3, [r7, #28]
 800ea58:	e000      	b.n	800ea5c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ea5a:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800ea5c:	69fb      	ldr	r3, [r7, #28]
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3724      	adds	r7, #36	; 0x24
 800ea62:	46bd      	mov	sp, r7
 800ea64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea68:	4770      	bx	lr
 800ea6a:	bf00      	nop
 800ea6c:	40021000 	.word	0x40021000
 800ea70:	001fff68 	.word	0x001fff68

0800ea74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b084      	sub	sp, #16
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d101      	bne.n	800ea86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ea82:	2301      	movs	r3, #1
 800ea84:	e095      	b.n	800ebb2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d108      	bne.n	800eaa0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	685b      	ldr	r3, [r3, #4]
 800ea92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ea96:	d009      	beq.n	800eaac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	61da      	str	r2, [r3, #28]
 800ea9e:	e005      	b.n	800eaac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2200      	movs	r2, #0
 800eab0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800eab8:	b2db      	uxtb	r3, r3
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d106      	bne.n	800eacc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2200      	movs	r2, #0
 800eac2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f7f3 f8c4 	bl	8001c54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2202      	movs	r2, #2
 800ead0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	681a      	ldr	r2, [r3, #0]
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eae2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	68db      	ldr	r3, [r3, #12]
 800eae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800eaec:	d902      	bls.n	800eaf4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800eaee:	2300      	movs	r3, #0
 800eaf0:	60fb      	str	r3, [r7, #12]
 800eaf2:	e002      	b.n	800eafa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800eaf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800eaf8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	68db      	ldr	r3, [r3, #12]
 800eafe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800eb02:	d007      	beq.n	800eb14 <HAL_SPI_Init+0xa0>
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	68db      	ldr	r3, [r3, #12]
 800eb08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800eb0c:	d002      	beq.n	800eb14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2200      	movs	r2, #0
 800eb12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	689b      	ldr	r3, [r3, #8]
 800eb20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800eb24:	431a      	orrs	r2, r3
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	691b      	ldr	r3, [r3, #16]
 800eb2a:	f003 0302 	and.w	r3, r3, #2
 800eb2e:	431a      	orrs	r2, r3
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	695b      	ldr	r3, [r3, #20]
 800eb34:	f003 0301 	and.w	r3, r3, #1
 800eb38:	431a      	orrs	r2, r3
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	699b      	ldr	r3, [r3, #24]
 800eb3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800eb42:	431a      	orrs	r2, r3
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	69db      	ldr	r3, [r3, #28]
 800eb48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800eb4c:	431a      	orrs	r2, r3
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	6a1b      	ldr	r3, [r3, #32]
 800eb52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb56:	ea42 0103 	orr.w	r1, r2, r3
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb5e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	430a      	orrs	r2, r1
 800eb68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	699b      	ldr	r3, [r3, #24]
 800eb6e:	0c1b      	lsrs	r3, r3, #16
 800eb70:	f003 0204 	and.w	r2, r3, #4
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb78:	f003 0310 	and.w	r3, r3, #16
 800eb7c:	431a      	orrs	r2, r3
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb82:	f003 0308 	and.w	r3, r3, #8
 800eb86:	431a      	orrs	r2, r3
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	68db      	ldr	r3, [r3, #12]
 800eb8c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800eb90:	ea42 0103 	orr.w	r1, r2, r3
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	430a      	orrs	r2, r1
 800eba0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	2200      	movs	r2, #0
 800eba6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2201      	movs	r2, #1
 800ebac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ebb0:	2300      	movs	r3, #0
}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	3710      	adds	r7, #16
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}

0800ebba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ebba:	b580      	push	{r7, lr}
 800ebbc:	b082      	sub	sp, #8
 800ebbe:	af00      	add	r7, sp, #0
 800ebc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d101      	bne.n	800ebcc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ebc8:	2301      	movs	r3, #1
 800ebca:	e049      	b.n	800ec60 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ebd2:	b2db      	uxtb	r3, r3
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d106      	bne.n	800ebe6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2200      	movs	r2, #0
 800ebdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f000 f841 	bl	800ec68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2202      	movs	r2, #2
 800ebea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	681a      	ldr	r2, [r3, #0]
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	3304      	adds	r3, #4
 800ebf6:	4619      	mov	r1, r3
 800ebf8:	4610      	mov	r0, r2
 800ebfa:	f000 f9f7 	bl	800efec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	2201      	movs	r2, #1
 800ec02:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	2201      	movs	r2, #1
 800ec0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	2201      	movs	r2, #1
 800ec12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	2201      	movs	r2, #1
 800ec1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	2201      	movs	r2, #1
 800ec22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	2201      	movs	r2, #1
 800ec2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	2201      	movs	r2, #1
 800ec32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	2201      	movs	r2, #1
 800ec3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	2201      	movs	r2, #1
 800ec42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	2201      	movs	r2, #1
 800ec4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	2201      	movs	r2, #1
 800ec52:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	2201      	movs	r2, #1
 800ec5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ec5e:	2300      	movs	r3, #0
}
 800ec60:	4618      	mov	r0, r3
 800ec62:	3708      	adds	r7, #8
 800ec64:	46bd      	mov	sp, r7
 800ec66:	bd80      	pop	{r7, pc}

0800ec68 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800ec68:	b480      	push	{r7}
 800ec6a:	b083      	sub	sp, #12
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800ec70:	bf00      	nop
 800ec72:	370c      	adds	r7, #12
 800ec74:	46bd      	mov	sp, r7
 800ec76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7a:	4770      	bx	lr

0800ec7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ec7c:	b480      	push	{r7}
 800ec7e:	b085      	sub	sp, #20
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ec8a:	b2db      	uxtb	r3, r3
 800ec8c:	2b01      	cmp	r3, #1
 800ec8e:	d001      	beq.n	800ec94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ec90:	2301      	movs	r3, #1
 800ec92:	e04f      	b.n	800ed34 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2202      	movs	r2, #2
 800ec98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	68da      	ldr	r2, [r3, #12]
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	f042 0201 	orr.w	r2, r2, #1
 800ecaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	4a23      	ldr	r2, [pc, #140]	; (800ed40 <HAL_TIM_Base_Start_IT+0xc4>)
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d01d      	beq.n	800ecf2 <HAL_TIM_Base_Start_IT+0x76>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ecbe:	d018      	beq.n	800ecf2 <HAL_TIM_Base_Start_IT+0x76>
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	4a1f      	ldr	r2, [pc, #124]	; (800ed44 <HAL_TIM_Base_Start_IT+0xc8>)
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d013      	beq.n	800ecf2 <HAL_TIM_Base_Start_IT+0x76>
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	4a1e      	ldr	r2, [pc, #120]	; (800ed48 <HAL_TIM_Base_Start_IT+0xcc>)
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d00e      	beq.n	800ecf2 <HAL_TIM_Base_Start_IT+0x76>
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	4a1c      	ldr	r2, [pc, #112]	; (800ed4c <HAL_TIM_Base_Start_IT+0xd0>)
 800ecda:	4293      	cmp	r3, r2
 800ecdc:	d009      	beq.n	800ecf2 <HAL_TIM_Base_Start_IT+0x76>
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	4a1b      	ldr	r2, [pc, #108]	; (800ed50 <HAL_TIM_Base_Start_IT+0xd4>)
 800ece4:	4293      	cmp	r3, r2
 800ece6:	d004      	beq.n	800ecf2 <HAL_TIM_Base_Start_IT+0x76>
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	4a19      	ldr	r2, [pc, #100]	; (800ed54 <HAL_TIM_Base_Start_IT+0xd8>)
 800ecee:	4293      	cmp	r3, r2
 800ecf0:	d115      	bne.n	800ed1e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	689a      	ldr	r2, [r3, #8]
 800ecf8:	4b17      	ldr	r3, [pc, #92]	; (800ed58 <HAL_TIM_Base_Start_IT+0xdc>)
 800ecfa:	4013      	ands	r3, r2
 800ecfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	2b06      	cmp	r3, #6
 800ed02:	d015      	beq.n	800ed30 <HAL_TIM_Base_Start_IT+0xb4>
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ed0a:	d011      	beq.n	800ed30 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	681a      	ldr	r2, [r3, #0]
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	f042 0201 	orr.w	r2, r2, #1
 800ed1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed1c:	e008      	b.n	800ed30 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	681a      	ldr	r2, [r3, #0]
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	f042 0201 	orr.w	r2, r2, #1
 800ed2c:	601a      	str	r2, [r3, #0]
 800ed2e:	e000      	b.n	800ed32 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ed32:	2300      	movs	r3, #0
}
 800ed34:	4618      	mov	r0, r3
 800ed36:	3714      	adds	r7, #20
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3e:	4770      	bx	lr
 800ed40:	40012c00 	.word	0x40012c00
 800ed44:	40000400 	.word	0x40000400
 800ed48:	40000800 	.word	0x40000800
 800ed4c:	40000c00 	.word	0x40000c00
 800ed50:	40013400 	.word	0x40013400
 800ed54:	40014000 	.word	0x40014000
 800ed58:	00010007 	.word	0x00010007

0800ed5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b082      	sub	sp, #8
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	691b      	ldr	r3, [r3, #16]
 800ed6a:	f003 0302 	and.w	r3, r3, #2
 800ed6e:	2b02      	cmp	r3, #2
 800ed70:	d122      	bne.n	800edb8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	68db      	ldr	r3, [r3, #12]
 800ed78:	f003 0302 	and.w	r3, r3, #2
 800ed7c:	2b02      	cmp	r3, #2
 800ed7e:	d11b      	bne.n	800edb8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	f06f 0202 	mvn.w	r2, #2
 800ed88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2201      	movs	r2, #1
 800ed8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	699b      	ldr	r3, [r3, #24]
 800ed96:	f003 0303 	and.w	r3, r3, #3
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d003      	beq.n	800eda6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ed9e:	6878      	ldr	r0, [r7, #4]
 800eda0:	f000 f905 	bl	800efae <HAL_TIM_IC_CaptureCallback>
 800eda4:	e005      	b.n	800edb2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f000 f8f7 	bl	800ef9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800edac:	6878      	ldr	r0, [r7, #4]
 800edae:	f000 f908 	bl	800efc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2200      	movs	r2, #0
 800edb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	691b      	ldr	r3, [r3, #16]
 800edbe:	f003 0304 	and.w	r3, r3, #4
 800edc2:	2b04      	cmp	r3, #4
 800edc4:	d122      	bne.n	800ee0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	68db      	ldr	r3, [r3, #12]
 800edcc:	f003 0304 	and.w	r3, r3, #4
 800edd0:	2b04      	cmp	r3, #4
 800edd2:	d11b      	bne.n	800ee0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	f06f 0204 	mvn.w	r2, #4
 800eddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2202      	movs	r2, #2
 800ede2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	699b      	ldr	r3, [r3, #24]
 800edea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d003      	beq.n	800edfa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f000 f8db 	bl	800efae <HAL_TIM_IC_CaptureCallback>
 800edf8:	e005      	b.n	800ee06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	f000 f8cd 	bl	800ef9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee00:	6878      	ldr	r0, [r7, #4]
 800ee02:	f000 f8de 	bl	800efc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	2200      	movs	r2, #0
 800ee0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	691b      	ldr	r3, [r3, #16]
 800ee12:	f003 0308 	and.w	r3, r3, #8
 800ee16:	2b08      	cmp	r3, #8
 800ee18:	d122      	bne.n	800ee60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	f003 0308 	and.w	r3, r3, #8
 800ee24:	2b08      	cmp	r3, #8
 800ee26:	d11b      	bne.n	800ee60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	f06f 0208 	mvn.w	r2, #8
 800ee30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2204      	movs	r2, #4
 800ee36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	69db      	ldr	r3, [r3, #28]
 800ee3e:	f003 0303 	and.w	r3, r3, #3
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d003      	beq.n	800ee4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee46:	6878      	ldr	r0, [r7, #4]
 800ee48:	f000 f8b1 	bl	800efae <HAL_TIM_IC_CaptureCallback>
 800ee4c:	e005      	b.n	800ee5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ee4e:	6878      	ldr	r0, [r7, #4]
 800ee50:	f000 f8a3 	bl	800ef9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee54:	6878      	ldr	r0, [r7, #4]
 800ee56:	f000 f8b4 	bl	800efc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	691b      	ldr	r3, [r3, #16]
 800ee66:	f003 0310 	and.w	r3, r3, #16
 800ee6a:	2b10      	cmp	r3, #16
 800ee6c:	d122      	bne.n	800eeb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	68db      	ldr	r3, [r3, #12]
 800ee74:	f003 0310 	and.w	r3, r3, #16
 800ee78:	2b10      	cmp	r3, #16
 800ee7a:	d11b      	bne.n	800eeb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	f06f 0210 	mvn.w	r2, #16
 800ee84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	2208      	movs	r2, #8
 800ee8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	69db      	ldr	r3, [r3, #28]
 800ee92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d003      	beq.n	800eea2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ee9a:	6878      	ldr	r0, [r7, #4]
 800ee9c:	f000 f887 	bl	800efae <HAL_TIM_IC_CaptureCallback>
 800eea0:	e005      	b.n	800eeae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eea2:	6878      	ldr	r0, [r7, #4]
 800eea4:	f000 f879 	bl	800ef9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eea8:	6878      	ldr	r0, [r7, #4]
 800eeaa:	f000 f88a 	bl	800efc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	691b      	ldr	r3, [r3, #16]
 800eeba:	f003 0301 	and.w	r3, r3, #1
 800eebe:	2b01      	cmp	r3, #1
 800eec0:	d10e      	bne.n	800eee0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	68db      	ldr	r3, [r3, #12]
 800eec8:	f003 0301 	and.w	r3, r3, #1
 800eecc:	2b01      	cmp	r3, #1
 800eece:	d107      	bne.n	800eee0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	f06f 0201 	mvn.w	r2, #1
 800eed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800eeda:	6878      	ldr	r0, [r7, #4]
 800eedc:	f7f2 fdf8 	bl	8001ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	691b      	ldr	r3, [r3, #16]
 800eee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eeea:	2b80      	cmp	r3, #128	; 0x80
 800eeec:	d10e      	bne.n	800ef0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	68db      	ldr	r3, [r3, #12]
 800eef4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eef8:	2b80      	cmp	r3, #128	; 0x80
 800eefa:	d107      	bne.n	800ef0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ef04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f000 f914 	bl	800f134 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	691b      	ldr	r3, [r3, #16]
 800ef12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ef16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ef1a:	d10e      	bne.n	800ef3a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	68db      	ldr	r3, [r3, #12]
 800ef22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ef26:	2b80      	cmp	r3, #128	; 0x80
 800ef28:	d107      	bne.n	800ef3a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ef32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f000 f907 	bl	800f148 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	691b      	ldr	r3, [r3, #16]
 800ef40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef44:	2b40      	cmp	r3, #64	; 0x40
 800ef46:	d10e      	bne.n	800ef66 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	68db      	ldr	r3, [r3, #12]
 800ef4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef52:	2b40      	cmp	r3, #64	; 0x40
 800ef54:	d107      	bne.n	800ef66 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ef5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ef60:	6878      	ldr	r0, [r7, #4]
 800ef62:	f000 f838 	bl	800efd6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	691b      	ldr	r3, [r3, #16]
 800ef6c:	f003 0320 	and.w	r3, r3, #32
 800ef70:	2b20      	cmp	r3, #32
 800ef72:	d10e      	bne.n	800ef92 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	68db      	ldr	r3, [r3, #12]
 800ef7a:	f003 0320 	and.w	r3, r3, #32
 800ef7e:	2b20      	cmp	r3, #32
 800ef80:	d107      	bne.n	800ef92 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	f06f 0220 	mvn.w	r2, #32
 800ef8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ef8c:	6878      	ldr	r0, [r7, #4]
 800ef8e:	f000 f8c7 	bl	800f120 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ef92:	bf00      	nop
 800ef94:	3708      	adds	r7, #8
 800ef96:	46bd      	mov	sp, r7
 800ef98:	bd80      	pop	{r7, pc}

0800ef9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ef9a:	b480      	push	{r7}
 800ef9c:	b083      	sub	sp, #12
 800ef9e:	af00      	add	r7, sp, #0
 800efa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800efa2:	bf00      	nop
 800efa4:	370c      	adds	r7, #12
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr

0800efae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800efae:	b480      	push	{r7}
 800efb0:	b083      	sub	sp, #12
 800efb2:	af00      	add	r7, sp, #0
 800efb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800efb6:	bf00      	nop
 800efb8:	370c      	adds	r7, #12
 800efba:	46bd      	mov	sp, r7
 800efbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc0:	4770      	bx	lr

0800efc2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800efc2:	b480      	push	{r7}
 800efc4:	b083      	sub	sp, #12
 800efc6:	af00      	add	r7, sp, #0
 800efc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800efca:	bf00      	nop
 800efcc:	370c      	adds	r7, #12
 800efce:	46bd      	mov	sp, r7
 800efd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd4:	4770      	bx	lr

0800efd6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800efd6:	b480      	push	{r7}
 800efd8:	b083      	sub	sp, #12
 800efda:	af00      	add	r7, sp, #0
 800efdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800efde:	bf00      	nop
 800efe0:	370c      	adds	r7, #12
 800efe2:	46bd      	mov	sp, r7
 800efe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe8:	4770      	bx	lr
	...

0800efec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800efec:	b480      	push	{r7}
 800efee:	b085      	sub	sp, #20
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	6078      	str	r0, [r7, #4]
 800eff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	4a40      	ldr	r2, [pc, #256]	; (800f100 <TIM_Base_SetConfig+0x114>)
 800f000:	4293      	cmp	r3, r2
 800f002:	d013      	beq.n	800f02c <TIM_Base_SetConfig+0x40>
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f00a:	d00f      	beq.n	800f02c <TIM_Base_SetConfig+0x40>
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	4a3d      	ldr	r2, [pc, #244]	; (800f104 <TIM_Base_SetConfig+0x118>)
 800f010:	4293      	cmp	r3, r2
 800f012:	d00b      	beq.n	800f02c <TIM_Base_SetConfig+0x40>
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	4a3c      	ldr	r2, [pc, #240]	; (800f108 <TIM_Base_SetConfig+0x11c>)
 800f018:	4293      	cmp	r3, r2
 800f01a:	d007      	beq.n	800f02c <TIM_Base_SetConfig+0x40>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	4a3b      	ldr	r2, [pc, #236]	; (800f10c <TIM_Base_SetConfig+0x120>)
 800f020:	4293      	cmp	r3, r2
 800f022:	d003      	beq.n	800f02c <TIM_Base_SetConfig+0x40>
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	4a3a      	ldr	r2, [pc, #232]	; (800f110 <TIM_Base_SetConfig+0x124>)
 800f028:	4293      	cmp	r3, r2
 800f02a:	d108      	bne.n	800f03e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f032:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	68fa      	ldr	r2, [r7, #12]
 800f03a:	4313      	orrs	r3, r2
 800f03c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	4a2f      	ldr	r2, [pc, #188]	; (800f100 <TIM_Base_SetConfig+0x114>)
 800f042:	4293      	cmp	r3, r2
 800f044:	d01f      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f04c:	d01b      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	4a2c      	ldr	r2, [pc, #176]	; (800f104 <TIM_Base_SetConfig+0x118>)
 800f052:	4293      	cmp	r3, r2
 800f054:	d017      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	4a2b      	ldr	r2, [pc, #172]	; (800f108 <TIM_Base_SetConfig+0x11c>)
 800f05a:	4293      	cmp	r3, r2
 800f05c:	d013      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	4a2a      	ldr	r2, [pc, #168]	; (800f10c <TIM_Base_SetConfig+0x120>)
 800f062:	4293      	cmp	r3, r2
 800f064:	d00f      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	4a29      	ldr	r2, [pc, #164]	; (800f110 <TIM_Base_SetConfig+0x124>)
 800f06a:	4293      	cmp	r3, r2
 800f06c:	d00b      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	4a28      	ldr	r2, [pc, #160]	; (800f114 <TIM_Base_SetConfig+0x128>)
 800f072:	4293      	cmp	r3, r2
 800f074:	d007      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	4a27      	ldr	r2, [pc, #156]	; (800f118 <TIM_Base_SetConfig+0x12c>)
 800f07a:	4293      	cmp	r3, r2
 800f07c:	d003      	beq.n	800f086 <TIM_Base_SetConfig+0x9a>
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	4a26      	ldr	r2, [pc, #152]	; (800f11c <TIM_Base_SetConfig+0x130>)
 800f082:	4293      	cmp	r3, r2
 800f084:	d108      	bne.n	800f098 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f08c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f08e:	683b      	ldr	r3, [r7, #0]
 800f090:	68db      	ldr	r3, [r3, #12]
 800f092:	68fa      	ldr	r2, [r7, #12]
 800f094:	4313      	orrs	r3, r2
 800f096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	695b      	ldr	r3, [r3, #20]
 800f0a2:	4313      	orrs	r3, r2
 800f0a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	68fa      	ldr	r2, [r7, #12]
 800f0aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	689a      	ldr	r2, [r3, #8]
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f0b4:	683b      	ldr	r3, [r7, #0]
 800f0b6:	681a      	ldr	r2, [r3, #0]
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	4a10      	ldr	r2, [pc, #64]	; (800f100 <TIM_Base_SetConfig+0x114>)
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d00f      	beq.n	800f0e4 <TIM_Base_SetConfig+0xf8>
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	4a12      	ldr	r2, [pc, #72]	; (800f110 <TIM_Base_SetConfig+0x124>)
 800f0c8:	4293      	cmp	r3, r2
 800f0ca:	d00b      	beq.n	800f0e4 <TIM_Base_SetConfig+0xf8>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	4a11      	ldr	r2, [pc, #68]	; (800f114 <TIM_Base_SetConfig+0x128>)
 800f0d0:	4293      	cmp	r3, r2
 800f0d2:	d007      	beq.n	800f0e4 <TIM_Base_SetConfig+0xf8>
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	4a10      	ldr	r2, [pc, #64]	; (800f118 <TIM_Base_SetConfig+0x12c>)
 800f0d8:	4293      	cmp	r3, r2
 800f0da:	d003      	beq.n	800f0e4 <TIM_Base_SetConfig+0xf8>
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	4a0f      	ldr	r2, [pc, #60]	; (800f11c <TIM_Base_SetConfig+0x130>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d103      	bne.n	800f0ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	691a      	ldr	r2, [r3, #16]
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	2201      	movs	r2, #1
 800f0f0:	615a      	str	r2, [r3, #20]
}
 800f0f2:	bf00      	nop
 800f0f4:	3714      	adds	r7, #20
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fc:	4770      	bx	lr
 800f0fe:	bf00      	nop
 800f100:	40012c00 	.word	0x40012c00
 800f104:	40000400 	.word	0x40000400
 800f108:	40000800 	.word	0x40000800
 800f10c:	40000c00 	.word	0x40000c00
 800f110:	40013400 	.word	0x40013400
 800f114:	40014000 	.word	0x40014000
 800f118:	40014400 	.word	0x40014400
 800f11c:	40014800 	.word	0x40014800

0800f120 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f120:	b480      	push	{r7}
 800f122:	b083      	sub	sp, #12
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f128:	bf00      	nop
 800f12a:	370c      	adds	r7, #12
 800f12c:	46bd      	mov	sp, r7
 800f12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f132:	4770      	bx	lr

0800f134 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f134:	b480      	push	{r7}
 800f136:	b083      	sub	sp, #12
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f13c:	bf00      	nop
 800f13e:	370c      	adds	r7, #12
 800f140:	46bd      	mov	sp, r7
 800f142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f146:	4770      	bx	lr

0800f148 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f148:	b480      	push	{r7}
 800f14a:	b083      	sub	sp, #12
 800f14c:	af00      	add	r7, sp, #0
 800f14e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f150:	bf00      	nop
 800f152:	370c      	adds	r7, #12
 800f154:	46bd      	mov	sp, r7
 800f156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f15a:	4770      	bx	lr

0800f15c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f15c:	b580      	push	{r7, lr}
 800f15e:	b082      	sub	sp, #8
 800f160:	af00      	add	r7, sp, #0
 800f162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d101      	bne.n	800f16e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f16a:	2301      	movs	r3, #1
 800f16c:	e040      	b.n	800f1f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f172:	2b00      	cmp	r3, #0
 800f174:	d106      	bne.n	800f184 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2200      	movs	r2, #0
 800f17a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f17e:	6878      	ldr	r0, [r7, #4]
 800f180:	f7f2 fdac 	bl	8001cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2224      	movs	r2, #36	; 0x24
 800f188:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	681a      	ldr	r2, [r3, #0]
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	f022 0201 	bic.w	r2, r2, #1
 800f198:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f19a:	6878      	ldr	r0, [r7, #4]
 800f19c:	f000 f8c0 	bl	800f320 <UART_SetConfig>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	2b01      	cmp	r3, #1
 800f1a4:	d101      	bne.n	800f1aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800f1a6:	2301      	movs	r3, #1
 800f1a8:	e022      	b.n	800f1f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d002      	beq.n	800f1b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800f1b2:	6878      	ldr	r0, [r7, #4]
 800f1b4:	f000 fb3e 	bl	800f834 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	685a      	ldr	r2, [r3, #4]
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f1c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	689a      	ldr	r2, [r3, #8]
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f1d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	681a      	ldr	r2, [r3, #0]
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	f042 0201 	orr.w	r2, r2, #1
 800f1e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f1e8:	6878      	ldr	r0, [r7, #4]
 800f1ea:	f000 fbc5 	bl	800f978 <UART_CheckIdleState>
 800f1ee:	4603      	mov	r3, r0
}
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	3708      	adds	r7, #8
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	bd80      	pop	{r7, pc}

0800f1f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b08a      	sub	sp, #40	; 0x28
 800f1fc:	af02      	add	r7, sp, #8
 800f1fe:	60f8      	str	r0, [r7, #12]
 800f200:	60b9      	str	r1, [r7, #8]
 800f202:	603b      	str	r3, [r7, #0]
 800f204:	4613      	mov	r3, r2
 800f206:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f20c:	2b20      	cmp	r3, #32
 800f20e:	f040 8082 	bne.w	800f316 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f212:	68bb      	ldr	r3, [r7, #8]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d002      	beq.n	800f21e <HAL_UART_Transmit+0x26>
 800f218:	88fb      	ldrh	r3, [r7, #6]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d101      	bne.n	800f222 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f21e:	2301      	movs	r3, #1
 800f220:	e07a      	b.n	800f318 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f228:	2b01      	cmp	r3, #1
 800f22a:	d101      	bne.n	800f230 <HAL_UART_Transmit+0x38>
 800f22c:	2302      	movs	r3, #2
 800f22e:	e073      	b.n	800f318 <HAL_UART_Transmit+0x120>
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	2201      	movs	r2, #1
 800f234:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	2200      	movs	r2, #0
 800f23c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	2221      	movs	r2, #33	; 0x21
 800f244:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f246:	f7fb fe2f 	bl	800aea8 <HAL_GetTick>
 800f24a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	88fa      	ldrh	r2, [r7, #6]
 800f250:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	88fa      	ldrh	r2, [r7, #6]
 800f258:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	689b      	ldr	r3, [r3, #8]
 800f260:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f264:	d108      	bne.n	800f278 <HAL_UART_Transmit+0x80>
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	691b      	ldr	r3, [r3, #16]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d104      	bne.n	800f278 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800f26e:	2300      	movs	r3, #0
 800f270:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	61bb      	str	r3, [r7, #24]
 800f276:	e003      	b.n	800f280 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800f278:	68bb      	ldr	r3, [r7, #8]
 800f27a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f27c:	2300      	movs	r3, #0
 800f27e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	2200      	movs	r2, #0
 800f284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800f288:	e02d      	b.n	800f2e6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	9300      	str	r3, [sp, #0]
 800f28e:	697b      	ldr	r3, [r7, #20]
 800f290:	2200      	movs	r2, #0
 800f292:	2180      	movs	r1, #128	; 0x80
 800f294:	68f8      	ldr	r0, [r7, #12]
 800f296:	f000 fbb8 	bl	800fa0a <UART_WaitOnFlagUntilTimeout>
 800f29a:	4603      	mov	r3, r0
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d001      	beq.n	800f2a4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800f2a0:	2303      	movs	r3, #3
 800f2a2:	e039      	b.n	800f318 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800f2a4:	69fb      	ldr	r3, [r7, #28]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d10b      	bne.n	800f2c2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f2aa:	69bb      	ldr	r3, [r7, #24]
 800f2ac:	881a      	ldrh	r2, [r3, #0]
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f2b6:	b292      	uxth	r2, r2
 800f2b8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800f2ba:	69bb      	ldr	r3, [r7, #24]
 800f2bc:	3302      	adds	r3, #2
 800f2be:	61bb      	str	r3, [r7, #24]
 800f2c0:	e008      	b.n	800f2d4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f2c2:	69fb      	ldr	r3, [r7, #28]
 800f2c4:	781a      	ldrb	r2, [r3, #0]
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	b292      	uxth	r2, r2
 800f2cc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800f2ce:	69fb      	ldr	r3, [r7, #28]
 800f2d0:	3301      	adds	r3, #1
 800f2d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f2da:	b29b      	uxth	r3, r3
 800f2dc:	3b01      	subs	r3, #1
 800f2de:	b29a      	uxth	r2, r3
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f2ec:	b29b      	uxth	r3, r3
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d1cb      	bne.n	800f28a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	9300      	str	r3, [sp, #0]
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	2140      	movs	r1, #64	; 0x40
 800f2fc:	68f8      	ldr	r0, [r7, #12]
 800f2fe:	f000 fb84 	bl	800fa0a <UART_WaitOnFlagUntilTimeout>
 800f302:	4603      	mov	r3, r0
 800f304:	2b00      	cmp	r3, #0
 800f306:	d001      	beq.n	800f30c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800f308:	2303      	movs	r3, #3
 800f30a:	e005      	b.n	800f318 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	2220      	movs	r2, #32
 800f310:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800f312:	2300      	movs	r3, #0
 800f314:	e000      	b.n	800f318 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800f316:	2302      	movs	r3, #2
  }
}
 800f318:	4618      	mov	r0, r3
 800f31a:	3720      	adds	r7, #32
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}

0800f320 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f320:	b5b0      	push	{r4, r5, r7, lr}
 800f322:	b088      	sub	sp, #32
 800f324:	af00      	add	r7, sp, #0
 800f326:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f328:	2300      	movs	r3, #0
 800f32a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	689a      	ldr	r2, [r3, #8]
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	691b      	ldr	r3, [r3, #16]
 800f334:	431a      	orrs	r2, r3
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	695b      	ldr	r3, [r3, #20]
 800f33a:	431a      	orrs	r2, r3
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	69db      	ldr	r3, [r3, #28]
 800f340:	4313      	orrs	r3, r2
 800f342:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	681a      	ldr	r2, [r3, #0]
 800f34a:	4bad      	ldr	r3, [pc, #692]	; (800f600 <UART_SetConfig+0x2e0>)
 800f34c:	4013      	ands	r3, r2
 800f34e:	687a      	ldr	r2, [r7, #4]
 800f350:	6812      	ldr	r2, [r2, #0]
 800f352:	69f9      	ldr	r1, [r7, #28]
 800f354:	430b      	orrs	r3, r1
 800f356:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	685b      	ldr	r3, [r3, #4]
 800f35e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	68da      	ldr	r2, [r3, #12]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	430a      	orrs	r2, r1
 800f36c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	699b      	ldr	r3, [r3, #24]
 800f372:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	4aa2      	ldr	r2, [pc, #648]	; (800f604 <UART_SetConfig+0x2e4>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d004      	beq.n	800f388 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	6a1b      	ldr	r3, [r3, #32]
 800f382:	69fa      	ldr	r2, [r7, #28]
 800f384:	4313      	orrs	r3, r2
 800f386:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	689b      	ldr	r3, [r3, #8]
 800f38e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	69fa      	ldr	r2, [r7, #28]
 800f398:	430a      	orrs	r2, r1
 800f39a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	4a99      	ldr	r2, [pc, #612]	; (800f608 <UART_SetConfig+0x2e8>)
 800f3a2:	4293      	cmp	r3, r2
 800f3a4:	d121      	bne.n	800f3ea <UART_SetConfig+0xca>
 800f3a6:	4b99      	ldr	r3, [pc, #612]	; (800f60c <UART_SetConfig+0x2ec>)
 800f3a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f3ac:	f003 0303 	and.w	r3, r3, #3
 800f3b0:	2b03      	cmp	r3, #3
 800f3b2:	d817      	bhi.n	800f3e4 <UART_SetConfig+0xc4>
 800f3b4:	a201      	add	r2, pc, #4	; (adr r2, 800f3bc <UART_SetConfig+0x9c>)
 800f3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3ba:	bf00      	nop
 800f3bc:	0800f3cd 	.word	0x0800f3cd
 800f3c0:	0800f3d9 	.word	0x0800f3d9
 800f3c4:	0800f3d3 	.word	0x0800f3d3
 800f3c8:	0800f3df 	.word	0x0800f3df
 800f3cc:	2301      	movs	r3, #1
 800f3ce:	76fb      	strb	r3, [r7, #27]
 800f3d0:	e0e7      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f3d2:	2302      	movs	r3, #2
 800f3d4:	76fb      	strb	r3, [r7, #27]
 800f3d6:	e0e4      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f3d8:	2304      	movs	r3, #4
 800f3da:	76fb      	strb	r3, [r7, #27]
 800f3dc:	e0e1      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f3de:	2308      	movs	r3, #8
 800f3e0:	76fb      	strb	r3, [r7, #27]
 800f3e2:	e0de      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f3e4:	2310      	movs	r3, #16
 800f3e6:	76fb      	strb	r3, [r7, #27]
 800f3e8:	e0db      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	4a88      	ldr	r2, [pc, #544]	; (800f610 <UART_SetConfig+0x2f0>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d132      	bne.n	800f45a <UART_SetConfig+0x13a>
 800f3f4:	4b85      	ldr	r3, [pc, #532]	; (800f60c <UART_SetConfig+0x2ec>)
 800f3f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f3fa:	f003 030c 	and.w	r3, r3, #12
 800f3fe:	2b0c      	cmp	r3, #12
 800f400:	d828      	bhi.n	800f454 <UART_SetConfig+0x134>
 800f402:	a201      	add	r2, pc, #4	; (adr r2, 800f408 <UART_SetConfig+0xe8>)
 800f404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f408:	0800f43d 	.word	0x0800f43d
 800f40c:	0800f455 	.word	0x0800f455
 800f410:	0800f455 	.word	0x0800f455
 800f414:	0800f455 	.word	0x0800f455
 800f418:	0800f449 	.word	0x0800f449
 800f41c:	0800f455 	.word	0x0800f455
 800f420:	0800f455 	.word	0x0800f455
 800f424:	0800f455 	.word	0x0800f455
 800f428:	0800f443 	.word	0x0800f443
 800f42c:	0800f455 	.word	0x0800f455
 800f430:	0800f455 	.word	0x0800f455
 800f434:	0800f455 	.word	0x0800f455
 800f438:	0800f44f 	.word	0x0800f44f
 800f43c:	2300      	movs	r3, #0
 800f43e:	76fb      	strb	r3, [r7, #27]
 800f440:	e0af      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f442:	2302      	movs	r3, #2
 800f444:	76fb      	strb	r3, [r7, #27]
 800f446:	e0ac      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f448:	2304      	movs	r3, #4
 800f44a:	76fb      	strb	r3, [r7, #27]
 800f44c:	e0a9      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f44e:	2308      	movs	r3, #8
 800f450:	76fb      	strb	r3, [r7, #27]
 800f452:	e0a6      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f454:	2310      	movs	r3, #16
 800f456:	76fb      	strb	r3, [r7, #27]
 800f458:	e0a3      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	4a6d      	ldr	r2, [pc, #436]	; (800f614 <UART_SetConfig+0x2f4>)
 800f460:	4293      	cmp	r3, r2
 800f462:	d120      	bne.n	800f4a6 <UART_SetConfig+0x186>
 800f464:	4b69      	ldr	r3, [pc, #420]	; (800f60c <UART_SetConfig+0x2ec>)
 800f466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f46a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f46e:	2b30      	cmp	r3, #48	; 0x30
 800f470:	d013      	beq.n	800f49a <UART_SetConfig+0x17a>
 800f472:	2b30      	cmp	r3, #48	; 0x30
 800f474:	d814      	bhi.n	800f4a0 <UART_SetConfig+0x180>
 800f476:	2b20      	cmp	r3, #32
 800f478:	d009      	beq.n	800f48e <UART_SetConfig+0x16e>
 800f47a:	2b20      	cmp	r3, #32
 800f47c:	d810      	bhi.n	800f4a0 <UART_SetConfig+0x180>
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d002      	beq.n	800f488 <UART_SetConfig+0x168>
 800f482:	2b10      	cmp	r3, #16
 800f484:	d006      	beq.n	800f494 <UART_SetConfig+0x174>
 800f486:	e00b      	b.n	800f4a0 <UART_SetConfig+0x180>
 800f488:	2300      	movs	r3, #0
 800f48a:	76fb      	strb	r3, [r7, #27]
 800f48c:	e089      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f48e:	2302      	movs	r3, #2
 800f490:	76fb      	strb	r3, [r7, #27]
 800f492:	e086      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f494:	2304      	movs	r3, #4
 800f496:	76fb      	strb	r3, [r7, #27]
 800f498:	e083      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f49a:	2308      	movs	r3, #8
 800f49c:	76fb      	strb	r3, [r7, #27]
 800f49e:	e080      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f4a0:	2310      	movs	r3, #16
 800f4a2:	76fb      	strb	r3, [r7, #27]
 800f4a4:	e07d      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	4a5b      	ldr	r2, [pc, #364]	; (800f618 <UART_SetConfig+0x2f8>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d120      	bne.n	800f4f2 <UART_SetConfig+0x1d2>
 800f4b0:	4b56      	ldr	r3, [pc, #344]	; (800f60c <UART_SetConfig+0x2ec>)
 800f4b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f4b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f4ba:	2bc0      	cmp	r3, #192	; 0xc0
 800f4bc:	d013      	beq.n	800f4e6 <UART_SetConfig+0x1c6>
 800f4be:	2bc0      	cmp	r3, #192	; 0xc0
 800f4c0:	d814      	bhi.n	800f4ec <UART_SetConfig+0x1cc>
 800f4c2:	2b80      	cmp	r3, #128	; 0x80
 800f4c4:	d009      	beq.n	800f4da <UART_SetConfig+0x1ba>
 800f4c6:	2b80      	cmp	r3, #128	; 0x80
 800f4c8:	d810      	bhi.n	800f4ec <UART_SetConfig+0x1cc>
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d002      	beq.n	800f4d4 <UART_SetConfig+0x1b4>
 800f4ce:	2b40      	cmp	r3, #64	; 0x40
 800f4d0:	d006      	beq.n	800f4e0 <UART_SetConfig+0x1c0>
 800f4d2:	e00b      	b.n	800f4ec <UART_SetConfig+0x1cc>
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	76fb      	strb	r3, [r7, #27]
 800f4d8:	e063      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f4da:	2302      	movs	r3, #2
 800f4dc:	76fb      	strb	r3, [r7, #27]
 800f4de:	e060      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f4e0:	2304      	movs	r3, #4
 800f4e2:	76fb      	strb	r3, [r7, #27]
 800f4e4:	e05d      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f4e6:	2308      	movs	r3, #8
 800f4e8:	76fb      	strb	r3, [r7, #27]
 800f4ea:	e05a      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f4ec:	2310      	movs	r3, #16
 800f4ee:	76fb      	strb	r3, [r7, #27]
 800f4f0:	e057      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	4a49      	ldr	r2, [pc, #292]	; (800f61c <UART_SetConfig+0x2fc>)
 800f4f8:	4293      	cmp	r3, r2
 800f4fa:	d125      	bne.n	800f548 <UART_SetConfig+0x228>
 800f4fc:	4b43      	ldr	r3, [pc, #268]	; (800f60c <UART_SetConfig+0x2ec>)
 800f4fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f506:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f50a:	d017      	beq.n	800f53c <UART_SetConfig+0x21c>
 800f50c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f510:	d817      	bhi.n	800f542 <UART_SetConfig+0x222>
 800f512:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f516:	d00b      	beq.n	800f530 <UART_SetConfig+0x210>
 800f518:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f51c:	d811      	bhi.n	800f542 <UART_SetConfig+0x222>
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d003      	beq.n	800f52a <UART_SetConfig+0x20a>
 800f522:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f526:	d006      	beq.n	800f536 <UART_SetConfig+0x216>
 800f528:	e00b      	b.n	800f542 <UART_SetConfig+0x222>
 800f52a:	2300      	movs	r3, #0
 800f52c:	76fb      	strb	r3, [r7, #27]
 800f52e:	e038      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f530:	2302      	movs	r3, #2
 800f532:	76fb      	strb	r3, [r7, #27]
 800f534:	e035      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f536:	2304      	movs	r3, #4
 800f538:	76fb      	strb	r3, [r7, #27]
 800f53a:	e032      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f53c:	2308      	movs	r3, #8
 800f53e:	76fb      	strb	r3, [r7, #27]
 800f540:	e02f      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f542:	2310      	movs	r3, #16
 800f544:	76fb      	strb	r3, [r7, #27]
 800f546:	e02c      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	4a2d      	ldr	r2, [pc, #180]	; (800f604 <UART_SetConfig+0x2e4>)
 800f54e:	4293      	cmp	r3, r2
 800f550:	d125      	bne.n	800f59e <UART_SetConfig+0x27e>
 800f552:	4b2e      	ldr	r3, [pc, #184]	; (800f60c <UART_SetConfig+0x2ec>)
 800f554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f558:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800f55c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f560:	d017      	beq.n	800f592 <UART_SetConfig+0x272>
 800f562:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f566:	d817      	bhi.n	800f598 <UART_SetConfig+0x278>
 800f568:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f56c:	d00b      	beq.n	800f586 <UART_SetConfig+0x266>
 800f56e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f572:	d811      	bhi.n	800f598 <UART_SetConfig+0x278>
 800f574:	2b00      	cmp	r3, #0
 800f576:	d003      	beq.n	800f580 <UART_SetConfig+0x260>
 800f578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f57c:	d006      	beq.n	800f58c <UART_SetConfig+0x26c>
 800f57e:	e00b      	b.n	800f598 <UART_SetConfig+0x278>
 800f580:	2300      	movs	r3, #0
 800f582:	76fb      	strb	r3, [r7, #27]
 800f584:	e00d      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f586:	2302      	movs	r3, #2
 800f588:	76fb      	strb	r3, [r7, #27]
 800f58a:	e00a      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f58c:	2304      	movs	r3, #4
 800f58e:	76fb      	strb	r3, [r7, #27]
 800f590:	e007      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f592:	2308      	movs	r3, #8
 800f594:	76fb      	strb	r3, [r7, #27]
 800f596:	e004      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f598:	2310      	movs	r3, #16
 800f59a:	76fb      	strb	r3, [r7, #27]
 800f59c:	e001      	b.n	800f5a2 <UART_SetConfig+0x282>
 800f59e:	2310      	movs	r3, #16
 800f5a0:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	4a17      	ldr	r2, [pc, #92]	; (800f604 <UART_SetConfig+0x2e4>)
 800f5a8:	4293      	cmp	r3, r2
 800f5aa:	f040 8087 	bne.w	800f6bc <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f5ae:	7efb      	ldrb	r3, [r7, #27]
 800f5b0:	2b08      	cmp	r3, #8
 800f5b2:	d837      	bhi.n	800f624 <UART_SetConfig+0x304>
 800f5b4:	a201      	add	r2, pc, #4	; (adr r2, 800f5bc <UART_SetConfig+0x29c>)
 800f5b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5ba:	bf00      	nop
 800f5bc:	0800f5e1 	.word	0x0800f5e1
 800f5c0:	0800f625 	.word	0x0800f625
 800f5c4:	0800f5e9 	.word	0x0800f5e9
 800f5c8:	0800f625 	.word	0x0800f625
 800f5cc:	0800f5ef 	.word	0x0800f5ef
 800f5d0:	0800f625 	.word	0x0800f625
 800f5d4:	0800f625 	.word	0x0800f625
 800f5d8:	0800f625 	.word	0x0800f625
 800f5dc:	0800f5f7 	.word	0x0800f5f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f5e0:	f7fd fe64 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800f5e4:	6178      	str	r0, [r7, #20]
        break;
 800f5e6:	e022      	b.n	800f62e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f5e8:	4b0d      	ldr	r3, [pc, #52]	; (800f620 <UART_SetConfig+0x300>)
 800f5ea:	617b      	str	r3, [r7, #20]
        break;
 800f5ec:	e01f      	b.n	800f62e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f5ee:	f7fd fdc5 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800f5f2:	6178      	str	r0, [r7, #20]
        break;
 800f5f4:	e01b      	b.n	800f62e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f5f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f5fa:	617b      	str	r3, [r7, #20]
        break;
 800f5fc:	e017      	b.n	800f62e <UART_SetConfig+0x30e>
 800f5fe:	bf00      	nop
 800f600:	efff69f3 	.word	0xefff69f3
 800f604:	40008000 	.word	0x40008000
 800f608:	40013800 	.word	0x40013800
 800f60c:	40021000 	.word	0x40021000
 800f610:	40004400 	.word	0x40004400
 800f614:	40004800 	.word	0x40004800
 800f618:	40004c00 	.word	0x40004c00
 800f61c:	40005000 	.word	0x40005000
 800f620:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800f624:	2300      	movs	r3, #0
 800f626:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f628:	2301      	movs	r3, #1
 800f62a:	76bb      	strb	r3, [r7, #26]
        break;
 800f62c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	2b00      	cmp	r3, #0
 800f632:	f000 80f1 	beq.w	800f818 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	685a      	ldr	r2, [r3, #4]
 800f63a:	4613      	mov	r3, r2
 800f63c:	005b      	lsls	r3, r3, #1
 800f63e:	4413      	add	r3, r2
 800f640:	697a      	ldr	r2, [r7, #20]
 800f642:	429a      	cmp	r2, r3
 800f644:	d305      	bcc.n	800f652 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	685b      	ldr	r3, [r3, #4]
 800f64a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f64c:	697a      	ldr	r2, [r7, #20]
 800f64e:	429a      	cmp	r2, r3
 800f650:	d902      	bls.n	800f658 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800f652:	2301      	movs	r3, #1
 800f654:	76bb      	strb	r3, [r7, #26]
 800f656:	e0df      	b.n	800f818 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800f658:	697b      	ldr	r3, [r7, #20]
 800f65a:	4618      	mov	r0, r3
 800f65c:	f04f 0100 	mov.w	r1, #0
 800f660:	f04f 0200 	mov.w	r2, #0
 800f664:	f04f 0300 	mov.w	r3, #0
 800f668:	020b      	lsls	r3, r1, #8
 800f66a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f66e:	0202      	lsls	r2, r0, #8
 800f670:	6879      	ldr	r1, [r7, #4]
 800f672:	6849      	ldr	r1, [r1, #4]
 800f674:	0849      	lsrs	r1, r1, #1
 800f676:	4608      	mov	r0, r1
 800f678:	f04f 0100 	mov.w	r1, #0
 800f67c:	1814      	adds	r4, r2, r0
 800f67e:	eb43 0501 	adc.w	r5, r3, r1
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	685b      	ldr	r3, [r3, #4]
 800f686:	461a      	mov	r2, r3
 800f688:	f04f 0300 	mov.w	r3, #0
 800f68c:	4620      	mov	r0, r4
 800f68e:	4629      	mov	r1, r5
 800f690:	f7f1 fa8a 	bl	8000ba8 <__aeabi_uldivmod>
 800f694:	4602      	mov	r2, r0
 800f696:	460b      	mov	r3, r1
 800f698:	4613      	mov	r3, r2
 800f69a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f69c:	693b      	ldr	r3, [r7, #16]
 800f69e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f6a2:	d308      	bcc.n	800f6b6 <UART_SetConfig+0x396>
 800f6a4:	693b      	ldr	r3, [r7, #16]
 800f6a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f6aa:	d204      	bcs.n	800f6b6 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	693a      	ldr	r2, [r7, #16]
 800f6b2:	60da      	str	r2, [r3, #12]
 800f6b4:	e0b0      	b.n	800f818 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	76bb      	strb	r3, [r7, #26]
 800f6ba:	e0ad      	b.n	800f818 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	69db      	ldr	r3, [r3, #28]
 800f6c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f6c4:	d15c      	bne.n	800f780 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800f6c6:	7efb      	ldrb	r3, [r7, #27]
 800f6c8:	2b08      	cmp	r3, #8
 800f6ca:	d828      	bhi.n	800f71e <UART_SetConfig+0x3fe>
 800f6cc:	a201      	add	r2, pc, #4	; (adr r2, 800f6d4 <UART_SetConfig+0x3b4>)
 800f6ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6d2:	bf00      	nop
 800f6d4:	0800f6f9 	.word	0x0800f6f9
 800f6d8:	0800f701 	.word	0x0800f701
 800f6dc:	0800f709 	.word	0x0800f709
 800f6e0:	0800f71f 	.word	0x0800f71f
 800f6e4:	0800f70f 	.word	0x0800f70f
 800f6e8:	0800f71f 	.word	0x0800f71f
 800f6ec:	0800f71f 	.word	0x0800f71f
 800f6f0:	0800f71f 	.word	0x0800f71f
 800f6f4:	0800f717 	.word	0x0800f717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f6f8:	f7fd fdd8 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800f6fc:	6178      	str	r0, [r7, #20]
        break;
 800f6fe:	e013      	b.n	800f728 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f700:	f7fd fdea 	bl	800d2d8 <HAL_RCC_GetPCLK2Freq>
 800f704:	6178      	str	r0, [r7, #20]
        break;
 800f706:	e00f      	b.n	800f728 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f708:	4b49      	ldr	r3, [pc, #292]	; (800f830 <UART_SetConfig+0x510>)
 800f70a:	617b      	str	r3, [r7, #20]
        break;
 800f70c:	e00c      	b.n	800f728 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f70e:	f7fd fd35 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800f712:	6178      	str	r0, [r7, #20]
        break;
 800f714:	e008      	b.n	800f728 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f716:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f71a:	617b      	str	r3, [r7, #20]
        break;
 800f71c:	e004      	b.n	800f728 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800f71e:	2300      	movs	r3, #0
 800f720:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f722:	2301      	movs	r3, #1
 800f724:	76bb      	strb	r3, [r7, #26]
        break;
 800f726:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f728:	697b      	ldr	r3, [r7, #20]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d074      	beq.n	800f818 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f72e:	697b      	ldr	r3, [r7, #20]
 800f730:	005a      	lsls	r2, r3, #1
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	685b      	ldr	r3, [r3, #4]
 800f736:	085b      	lsrs	r3, r3, #1
 800f738:	441a      	add	r2, r3
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	685b      	ldr	r3, [r3, #4]
 800f73e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f742:	b29b      	uxth	r3, r3
 800f744:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f746:	693b      	ldr	r3, [r7, #16]
 800f748:	2b0f      	cmp	r3, #15
 800f74a:	d916      	bls.n	800f77a <UART_SetConfig+0x45a>
 800f74c:	693b      	ldr	r3, [r7, #16]
 800f74e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f752:	d212      	bcs.n	800f77a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f754:	693b      	ldr	r3, [r7, #16]
 800f756:	b29b      	uxth	r3, r3
 800f758:	f023 030f 	bic.w	r3, r3, #15
 800f75c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f75e:	693b      	ldr	r3, [r7, #16]
 800f760:	085b      	lsrs	r3, r3, #1
 800f762:	b29b      	uxth	r3, r3
 800f764:	f003 0307 	and.w	r3, r3, #7
 800f768:	b29a      	uxth	r2, r3
 800f76a:	89fb      	ldrh	r3, [r7, #14]
 800f76c:	4313      	orrs	r3, r2
 800f76e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	89fa      	ldrh	r2, [r7, #14]
 800f776:	60da      	str	r2, [r3, #12]
 800f778:	e04e      	b.n	800f818 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800f77a:	2301      	movs	r3, #1
 800f77c:	76bb      	strb	r3, [r7, #26]
 800f77e:	e04b      	b.n	800f818 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f780:	7efb      	ldrb	r3, [r7, #27]
 800f782:	2b08      	cmp	r3, #8
 800f784:	d827      	bhi.n	800f7d6 <UART_SetConfig+0x4b6>
 800f786:	a201      	add	r2, pc, #4	; (adr r2, 800f78c <UART_SetConfig+0x46c>)
 800f788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f78c:	0800f7b1 	.word	0x0800f7b1
 800f790:	0800f7b9 	.word	0x0800f7b9
 800f794:	0800f7c1 	.word	0x0800f7c1
 800f798:	0800f7d7 	.word	0x0800f7d7
 800f79c:	0800f7c7 	.word	0x0800f7c7
 800f7a0:	0800f7d7 	.word	0x0800f7d7
 800f7a4:	0800f7d7 	.word	0x0800f7d7
 800f7a8:	0800f7d7 	.word	0x0800f7d7
 800f7ac:	0800f7cf 	.word	0x0800f7cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f7b0:	f7fd fd7c 	bl	800d2ac <HAL_RCC_GetPCLK1Freq>
 800f7b4:	6178      	str	r0, [r7, #20]
        break;
 800f7b6:	e013      	b.n	800f7e0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f7b8:	f7fd fd8e 	bl	800d2d8 <HAL_RCC_GetPCLK2Freq>
 800f7bc:	6178      	str	r0, [r7, #20]
        break;
 800f7be:	e00f      	b.n	800f7e0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f7c0:	4b1b      	ldr	r3, [pc, #108]	; (800f830 <UART_SetConfig+0x510>)
 800f7c2:	617b      	str	r3, [r7, #20]
        break;
 800f7c4:	e00c      	b.n	800f7e0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f7c6:	f7fd fcd9 	bl	800d17c <HAL_RCC_GetSysClockFreq>
 800f7ca:	6178      	str	r0, [r7, #20]
        break;
 800f7cc:	e008      	b.n	800f7e0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f7ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f7d2:	617b      	str	r3, [r7, #20]
        break;
 800f7d4:	e004      	b.n	800f7e0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f7da:	2301      	movs	r3, #1
 800f7dc:	76bb      	strb	r3, [r7, #26]
        break;
 800f7de:	bf00      	nop
    }

    if (pclk != 0U)
 800f7e0:	697b      	ldr	r3, [r7, #20]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d018      	beq.n	800f818 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	685b      	ldr	r3, [r3, #4]
 800f7ea:	085a      	lsrs	r2, r3, #1
 800f7ec:	697b      	ldr	r3, [r7, #20]
 800f7ee:	441a      	add	r2, r3
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	685b      	ldr	r3, [r3, #4]
 800f7f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f7f8:	b29b      	uxth	r3, r3
 800f7fa:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f7fc:	693b      	ldr	r3, [r7, #16]
 800f7fe:	2b0f      	cmp	r3, #15
 800f800:	d908      	bls.n	800f814 <UART_SetConfig+0x4f4>
 800f802:	693b      	ldr	r3, [r7, #16]
 800f804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f808:	d204      	bcs.n	800f814 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	693a      	ldr	r2, [r7, #16]
 800f810:	60da      	str	r2, [r3, #12]
 800f812:	e001      	b.n	800f818 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800f814:	2301      	movs	r3, #1
 800f816:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2200      	movs	r2, #0
 800f81c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2200      	movs	r2, #0
 800f822:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800f824:	7ebb      	ldrb	r3, [r7, #26]
}
 800f826:	4618      	mov	r0, r3
 800f828:	3720      	adds	r7, #32
 800f82a:	46bd      	mov	sp, r7
 800f82c:	bdb0      	pop	{r4, r5, r7, pc}
 800f82e:	bf00      	nop
 800f830:	00f42400 	.word	0x00f42400

0800f834 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f834:	b480      	push	{r7}
 800f836:	b083      	sub	sp, #12
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f840:	f003 0301 	and.w	r3, r3, #1
 800f844:	2b00      	cmp	r3, #0
 800f846:	d00a      	beq.n	800f85e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	685b      	ldr	r3, [r3, #4]
 800f84e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	430a      	orrs	r2, r1
 800f85c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f862:	f003 0302 	and.w	r3, r3, #2
 800f866:	2b00      	cmp	r3, #0
 800f868:	d00a      	beq.n	800f880 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	685b      	ldr	r3, [r3, #4]
 800f870:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	430a      	orrs	r2, r1
 800f87e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f884:	f003 0304 	and.w	r3, r3, #4
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d00a      	beq.n	800f8a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	685b      	ldr	r3, [r3, #4]
 800f892:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	430a      	orrs	r2, r1
 800f8a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8a6:	f003 0308 	and.w	r3, r3, #8
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d00a      	beq.n	800f8c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	685b      	ldr	r3, [r3, #4]
 800f8b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	430a      	orrs	r2, r1
 800f8c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8c8:	f003 0310 	and.w	r3, r3, #16
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d00a      	beq.n	800f8e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	689b      	ldr	r3, [r3, #8]
 800f8d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	430a      	orrs	r2, r1
 800f8e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8ea:	f003 0320 	and.w	r3, r3, #32
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d00a      	beq.n	800f908 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	689b      	ldr	r3, [r3, #8]
 800f8f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	430a      	orrs	r2, r1
 800f906:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f90c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f910:	2b00      	cmp	r3, #0
 800f912:	d01a      	beq.n	800f94a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	685b      	ldr	r3, [r3, #4]
 800f91a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	430a      	orrs	r2, r1
 800f928:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f92e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f932:	d10a      	bne.n	800f94a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	685b      	ldr	r3, [r3, #4]
 800f93a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	430a      	orrs	r2, r1
 800f948:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f94e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f952:	2b00      	cmp	r3, #0
 800f954:	d00a      	beq.n	800f96c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	685b      	ldr	r3, [r3, #4]
 800f95c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	430a      	orrs	r2, r1
 800f96a:	605a      	str	r2, [r3, #4]
  }
}
 800f96c:	bf00      	nop
 800f96e:	370c      	adds	r7, #12
 800f970:	46bd      	mov	sp, r7
 800f972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f976:	4770      	bx	lr

0800f978 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f978:	b580      	push	{r7, lr}
 800f97a:	b086      	sub	sp, #24
 800f97c:	af02      	add	r7, sp, #8
 800f97e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2200      	movs	r2, #0
 800f984:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f988:	f7fb fa8e 	bl	800aea8 <HAL_GetTick>
 800f98c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f003 0308 	and.w	r3, r3, #8
 800f998:	2b08      	cmp	r3, #8
 800f99a:	d10e      	bne.n	800f9ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f99c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f9a0:	9300      	str	r3, [sp, #0]
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f9aa:	6878      	ldr	r0, [r7, #4]
 800f9ac:	f000 f82d 	bl	800fa0a <UART_WaitOnFlagUntilTimeout>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d001      	beq.n	800f9ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f9b6:	2303      	movs	r3, #3
 800f9b8:	e023      	b.n	800fa02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	f003 0304 	and.w	r3, r3, #4
 800f9c4:	2b04      	cmp	r3, #4
 800f9c6:	d10e      	bne.n	800f9e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f9c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f9cc:	9300      	str	r3, [sp, #0]
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f9d6:	6878      	ldr	r0, [r7, #4]
 800f9d8:	f000 f817 	bl	800fa0a <UART_WaitOnFlagUntilTimeout>
 800f9dc:	4603      	mov	r3, r0
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d001      	beq.n	800f9e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f9e2:	2303      	movs	r3, #3
 800f9e4:	e00d      	b.n	800fa02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2220      	movs	r2, #32
 800f9ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2220      	movs	r2, #32
 800f9f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	2200      	movs	r2, #0
 800f9fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800fa00:	2300      	movs	r3, #0
}
 800fa02:	4618      	mov	r0, r3
 800fa04:	3710      	adds	r7, #16
 800fa06:	46bd      	mov	sp, r7
 800fa08:	bd80      	pop	{r7, pc}

0800fa0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fa0a:	b580      	push	{r7, lr}
 800fa0c:	b084      	sub	sp, #16
 800fa0e:	af00      	add	r7, sp, #0
 800fa10:	60f8      	str	r0, [r7, #12]
 800fa12:	60b9      	str	r1, [r7, #8]
 800fa14:	603b      	str	r3, [r7, #0]
 800fa16:	4613      	mov	r3, r2
 800fa18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa1a:	e05e      	b.n	800fada <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa1c:	69bb      	ldr	r3, [r7, #24]
 800fa1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa22:	d05a      	beq.n	800fada <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fa24:	f7fb fa40 	bl	800aea8 <HAL_GetTick>
 800fa28:	4602      	mov	r2, r0
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	1ad3      	subs	r3, r2, r3
 800fa2e:	69ba      	ldr	r2, [r7, #24]
 800fa30:	429a      	cmp	r2, r3
 800fa32:	d302      	bcc.n	800fa3a <UART_WaitOnFlagUntilTimeout+0x30>
 800fa34:	69bb      	ldr	r3, [r7, #24]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d11b      	bne.n	800fa72 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	681a      	ldr	r2, [r3, #0]
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800fa48:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	689a      	ldr	r2, [r3, #8]
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	f022 0201 	bic.w	r2, r2, #1
 800fa58:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	2220      	movs	r2, #32
 800fa5e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	2220      	movs	r2, #32
 800fa64:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	2200      	movs	r2, #0
 800fa6a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800fa6e:	2303      	movs	r3, #3
 800fa70:	e043      	b.n	800fafa <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	f003 0304 	and.w	r3, r3, #4
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d02c      	beq.n	800fada <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	69db      	ldr	r3, [r3, #28]
 800fa86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fa8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fa8e:	d124      	bne.n	800fada <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fa98:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	681a      	ldr	r2, [r3, #0]
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800faa8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	689a      	ldr	r2, [r3, #8]
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	f022 0201 	bic.w	r2, r2, #1
 800fab8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	2220      	movs	r2, #32
 800fabe:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	2220      	movs	r2, #32
 800fac4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	2220      	movs	r2, #32
 800faca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	2200      	movs	r2, #0
 800fad2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800fad6:	2303      	movs	r3, #3
 800fad8:	e00f      	b.n	800fafa <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	69da      	ldr	r2, [r3, #28]
 800fae0:	68bb      	ldr	r3, [r7, #8]
 800fae2:	4013      	ands	r3, r2
 800fae4:	68ba      	ldr	r2, [r7, #8]
 800fae6:	429a      	cmp	r2, r3
 800fae8:	bf0c      	ite	eq
 800faea:	2301      	moveq	r3, #1
 800faec:	2300      	movne	r3, #0
 800faee:	b2db      	uxtb	r3, r3
 800faf0:	461a      	mov	r2, r3
 800faf2:	79fb      	ldrb	r3, [r7, #7]
 800faf4:	429a      	cmp	r2, r3
 800faf6:	d091      	beq.n	800fa1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800faf8:	2300      	movs	r3, #0
}
 800fafa:	4618      	mov	r0, r3
 800fafc:	3710      	adds	r7, #16
 800fafe:	46bd      	mov	sp, r7
 800fb00:	bd80      	pop	{r7, pc}

0800fb02 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800fb02:	b480      	push	{r7}
 800fb04:	b085      	sub	sp, #20
 800fb06:	af00      	add	r7, sp, #0
 800fb08:	4603      	mov	r3, r0
 800fb0a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800fb10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fb14:	2b84      	cmp	r3, #132	; 0x84
 800fb16:	d005      	beq.n	800fb24 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800fb18:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	4413      	add	r3, r2
 800fb20:	3303      	adds	r3, #3
 800fb22:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800fb24:	68fb      	ldr	r3, [r7, #12]
}
 800fb26:	4618      	mov	r0, r3
 800fb28:	3714      	adds	r7, #20
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb30:	4770      	bx	lr

0800fb32 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800fb32:	b480      	push	{r7}
 800fb34:	b083      	sub	sp, #12
 800fb36:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb38:	f3ef 8305 	mrs	r3, IPSR
 800fb3c:	607b      	str	r3, [r7, #4]
  return(result);
 800fb3e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	bf14      	ite	ne
 800fb44:	2301      	movne	r3, #1
 800fb46:	2300      	moveq	r3, #0
 800fb48:	b2db      	uxtb	r3, r3
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	370c      	adds	r7, #12
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb54:	4770      	bx	lr

0800fb56 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800fb56:	b580      	push	{r7, lr}
 800fb58:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800fb5a:	f001 f95f 	bl	8010e1c <vTaskStartScheduler>
  
  return osOK;
 800fb5e:	2300      	movs	r3, #0
}
 800fb60:	4618      	mov	r0, r3
 800fb62:	bd80      	pop	{r7, pc}

0800fb64 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800fb64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb66:	b089      	sub	sp, #36	; 0x24
 800fb68:	af04      	add	r7, sp, #16
 800fb6a:	6078      	str	r0, [r7, #4]
 800fb6c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	695b      	ldr	r3, [r3, #20]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d020      	beq.n	800fbb8 <osThreadCreate+0x54>
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	699b      	ldr	r3, [r3, #24]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d01c      	beq.n	800fbb8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	685c      	ldr	r4, [r3, #4]
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	681d      	ldr	r5, [r3, #0]
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	691e      	ldr	r6, [r3, #16]
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800fb90:	4618      	mov	r0, r3
 800fb92:	f7ff ffb6 	bl	800fb02 <makeFreeRtosPriority>
 800fb96:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	695b      	ldr	r3, [r3, #20]
 800fb9c:	687a      	ldr	r2, [r7, #4]
 800fb9e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fba0:	9202      	str	r2, [sp, #8]
 800fba2:	9301      	str	r3, [sp, #4]
 800fba4:	9100      	str	r1, [sp, #0]
 800fba6:	683b      	ldr	r3, [r7, #0]
 800fba8:	4632      	mov	r2, r6
 800fbaa:	4629      	mov	r1, r5
 800fbac:	4620      	mov	r0, r4
 800fbae:	f000 ff4f 	bl	8010a50 <xTaskCreateStatic>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	60fb      	str	r3, [r7, #12]
 800fbb6:	e01c      	b.n	800fbf2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	685c      	ldr	r4, [r3, #4]
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fbc4:	b29e      	uxth	r6, r3
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f7ff ff98 	bl	800fb02 <makeFreeRtosPriority>
 800fbd2:	4602      	mov	r2, r0
 800fbd4:	f107 030c 	add.w	r3, r7, #12
 800fbd8:	9301      	str	r3, [sp, #4]
 800fbda:	9200      	str	r2, [sp, #0]
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	4632      	mov	r2, r6
 800fbe0:	4629      	mov	r1, r5
 800fbe2:	4620      	mov	r0, r4
 800fbe4:	f000 ff91 	bl	8010b0a <xTaskCreate>
 800fbe8:	4603      	mov	r3, r0
 800fbea:	2b01      	cmp	r3, #1
 800fbec:	d001      	beq.n	800fbf2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800fbee:	2300      	movs	r3, #0
 800fbf0:	e000      	b.n	800fbf4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800fbf2:	68fb      	ldr	r3, [r7, #12]
}
 800fbf4:	4618      	mov	r0, r3
 800fbf6:	3714      	adds	r7, #20
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fbfc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800fbfc:	b580      	push	{r7, lr}
 800fbfe:	b084      	sub	sp, #16
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d001      	beq.n	800fc12 <osDelay+0x16>
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	e000      	b.n	800fc14 <osDelay+0x18>
 800fc12:	2301      	movs	r3, #1
 800fc14:	4618      	mov	r0, r3
 800fc16:	f001 f8cd 	bl	8010db4 <vTaskDelay>
  
  return osOK;
 800fc1a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3710      	adds	r7, #16
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b082      	sub	sp, #8
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	685b      	ldr	r3, [r3, #4]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d007      	beq.n	800fc44 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	685b      	ldr	r3, [r3, #4]
 800fc38:	4619      	mov	r1, r3
 800fc3a:	2001      	movs	r0, #1
 800fc3c:	f000 faad 	bl	801019a <xQueueCreateMutexStatic>
 800fc40:	4603      	mov	r3, r0
 800fc42:	e003      	b.n	800fc4c <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800fc44:	2001      	movs	r0, #1
 800fc46:	f000 fa90 	bl	801016a <xQueueCreateMutex>
 800fc4a:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	3708      	adds	r7, #8
 800fc50:	46bd      	mov	sp, r7
 800fc52:	bd80      	pop	{r7, pc}

0800fc54 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800fc54:	b580      	push	{r7, lr}
 800fc56:	b084      	sub	sp, #16
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
 800fc5c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800fc5e:	2300      	movs	r3, #0
 800fc60:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d101      	bne.n	800fc6c <osMutexWait+0x18>
    return osErrorParameter;
 800fc68:	2380      	movs	r3, #128	; 0x80
 800fc6a:	e03a      	b.n	800fce2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800fc70:	683b      	ldr	r3, [r7, #0]
 800fc72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc76:	d103      	bne.n	800fc80 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800fc78:	f04f 33ff 	mov.w	r3, #4294967295
 800fc7c:	60fb      	str	r3, [r7, #12]
 800fc7e:	e009      	b.n	800fc94 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800fc80:	683b      	ldr	r3, [r7, #0]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d006      	beq.n	800fc94 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d101      	bne.n	800fc94 <osMutexWait+0x40>
      ticks = 1;
 800fc90:	2301      	movs	r3, #1
 800fc92:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800fc94:	f7ff ff4d 	bl	800fb32 <inHandlerMode>
 800fc98:	4603      	mov	r3, r0
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d017      	beq.n	800fcce <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800fc9e:	f107 0308 	add.w	r3, r7, #8
 800fca2:	461a      	mov	r2, r3
 800fca4:	2100      	movs	r1, #0
 800fca6:	6878      	ldr	r0, [r7, #4]
 800fca8:	f000 fd2a 	bl	8010700 <xQueueReceiveFromISR>
 800fcac:	4603      	mov	r3, r0
 800fcae:	2b01      	cmp	r3, #1
 800fcb0:	d001      	beq.n	800fcb6 <osMutexWait+0x62>
      return osErrorOS;
 800fcb2:	23ff      	movs	r3, #255	; 0xff
 800fcb4:	e015      	b.n	800fce2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800fcb6:	68bb      	ldr	r3, [r7, #8]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d011      	beq.n	800fce0 <osMutexWait+0x8c>
 800fcbc:	4b0b      	ldr	r3, [pc, #44]	; (800fcec <osMutexWait+0x98>)
 800fcbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fcc2:	601a      	str	r2, [r3, #0]
 800fcc4:	f3bf 8f4f 	dsb	sy
 800fcc8:	f3bf 8f6f 	isb	sy
 800fccc:	e008      	b.n	800fce0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800fcce:	68f9      	ldr	r1, [r7, #12]
 800fcd0:	6878      	ldr	r0, [r7, #4]
 800fcd2:	f000 fc09 	bl	80104e8 <xQueueSemaphoreTake>
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	2b01      	cmp	r3, #1
 800fcda:	d001      	beq.n	800fce0 <osMutexWait+0x8c>
    return osErrorOS;
 800fcdc:	23ff      	movs	r3, #255	; 0xff
 800fcde:	e000      	b.n	800fce2 <osMutexWait+0x8e>
  }
  
  return osOK;
 800fce0:	2300      	movs	r3, #0
}
 800fce2:	4618      	mov	r0, r3
 800fce4:	3710      	adds	r7, #16
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bd80      	pop	{r7, pc}
 800fcea:	bf00      	nop
 800fcec:	e000ed04 	.word	0xe000ed04

0800fcf0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b084      	sub	sp, #16
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800fcf8:	2300      	movs	r3, #0
 800fcfa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800fd00:	f7ff ff17 	bl	800fb32 <inHandlerMode>
 800fd04:	4603      	mov	r3, r0
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d016      	beq.n	800fd38 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800fd0a:	f107 0308 	add.w	r3, r7, #8
 800fd0e:	4619      	mov	r1, r3
 800fd10:	6878      	ldr	r0, [r7, #4]
 800fd12:	f000 fb5b 	bl	80103cc <xQueueGiveFromISR>
 800fd16:	4603      	mov	r3, r0
 800fd18:	2b01      	cmp	r3, #1
 800fd1a:	d001      	beq.n	800fd20 <osMutexRelease+0x30>
      return osErrorOS;
 800fd1c:	23ff      	movs	r3, #255	; 0xff
 800fd1e:	e017      	b.n	800fd50 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800fd20:	68bb      	ldr	r3, [r7, #8]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d013      	beq.n	800fd4e <osMutexRelease+0x5e>
 800fd26:	4b0c      	ldr	r3, [pc, #48]	; (800fd58 <osMutexRelease+0x68>)
 800fd28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd2c:	601a      	str	r2, [r3, #0]
 800fd2e:	f3bf 8f4f 	dsb	sy
 800fd32:	f3bf 8f6f 	isb	sy
 800fd36:	e00a      	b.n	800fd4e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800fd38:	2300      	movs	r3, #0
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	2100      	movs	r1, #0
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f000 fa46 	bl	80101d0 <xQueueGenericSend>
 800fd44:	4603      	mov	r3, r0
 800fd46:	2b01      	cmp	r3, #1
 800fd48:	d001      	beq.n	800fd4e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800fd4a:	23ff      	movs	r3, #255	; 0xff
 800fd4c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800fd4e:	68fb      	ldr	r3, [r7, #12]
}
 800fd50:	4618      	mov	r0, r3
 800fd52:	3710      	adds	r7, #16
 800fd54:	46bd      	mov	sp, r7
 800fd56:	bd80      	pop	{r7, pc}
 800fd58:	e000ed04 	.word	0xe000ed04

0800fd5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fd5c:	b480      	push	{r7}
 800fd5e:	b083      	sub	sp, #12
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	f103 0208 	add.w	r2, r3, #8
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	f04f 32ff 	mov.w	r2, #4294967295
 800fd74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	f103 0208 	add.w	r2, r3, #8
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f103 0208 	add.w	r2, r3, #8
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fd90:	bf00      	nop
 800fd92:	370c      	adds	r7, #12
 800fd94:	46bd      	mov	sp, r7
 800fd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9a:	4770      	bx	lr

0800fd9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fd9c:	b480      	push	{r7}
 800fd9e:	b083      	sub	sp, #12
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	2200      	movs	r2, #0
 800fda8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fdaa:	bf00      	nop
 800fdac:	370c      	adds	r7, #12
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb4:	4770      	bx	lr

0800fdb6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fdb6:	b480      	push	{r7}
 800fdb8:	b085      	sub	sp, #20
 800fdba:	af00      	add	r7, sp, #0
 800fdbc:	6078      	str	r0, [r7, #4]
 800fdbe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	685b      	ldr	r3, [r3, #4]
 800fdc4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	68fa      	ldr	r2, [r7, #12]
 800fdca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	689a      	ldr	r2, [r3, #8]
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	689b      	ldr	r3, [r3, #8]
 800fdd8:	683a      	ldr	r2, [r7, #0]
 800fdda:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	683a      	ldr	r2, [r7, #0]
 800fde0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fde2:	683b      	ldr	r3, [r7, #0]
 800fde4:	687a      	ldr	r2, [r7, #4]
 800fde6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	1c5a      	adds	r2, r3, #1
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	601a      	str	r2, [r3, #0]
}
 800fdf2:	bf00      	nop
 800fdf4:	3714      	adds	r7, #20
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfc:	4770      	bx	lr

0800fdfe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fdfe:	b480      	push	{r7}
 800fe00:	b085      	sub	sp, #20
 800fe02:	af00      	add	r7, sp, #0
 800fe04:	6078      	str	r0, [r7, #4]
 800fe06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fe08:	683b      	ldr	r3, [r7, #0]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fe0e:	68bb      	ldr	r3, [r7, #8]
 800fe10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe14:	d103      	bne.n	800fe1e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	691b      	ldr	r3, [r3, #16]
 800fe1a:	60fb      	str	r3, [r7, #12]
 800fe1c:	e00c      	b.n	800fe38 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	3308      	adds	r3, #8
 800fe22:	60fb      	str	r3, [r7, #12]
 800fe24:	e002      	b.n	800fe2c <vListInsert+0x2e>
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	685b      	ldr	r3, [r3, #4]
 800fe2a:	60fb      	str	r3, [r7, #12]
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	685b      	ldr	r3, [r3, #4]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	68ba      	ldr	r2, [r7, #8]
 800fe34:	429a      	cmp	r2, r3
 800fe36:	d2f6      	bcs.n	800fe26 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	685a      	ldr	r2, [r3, #4]
 800fe3c:	683b      	ldr	r3, [r7, #0]
 800fe3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	685b      	ldr	r3, [r3, #4]
 800fe44:	683a      	ldr	r2, [r7, #0]
 800fe46:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fe48:	683b      	ldr	r3, [r7, #0]
 800fe4a:	68fa      	ldr	r2, [r7, #12]
 800fe4c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	683a      	ldr	r2, [r7, #0]
 800fe52:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	687a      	ldr	r2, [r7, #4]
 800fe58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	1c5a      	adds	r2, r3, #1
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	601a      	str	r2, [r3, #0]
}
 800fe64:	bf00      	nop
 800fe66:	3714      	adds	r7, #20
 800fe68:	46bd      	mov	sp, r7
 800fe6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe6e:	4770      	bx	lr

0800fe70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fe70:	b480      	push	{r7}
 800fe72:	b085      	sub	sp, #20
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	691b      	ldr	r3, [r3, #16]
 800fe7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	685b      	ldr	r3, [r3, #4]
 800fe82:	687a      	ldr	r2, [r7, #4]
 800fe84:	6892      	ldr	r2, [r2, #8]
 800fe86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	689b      	ldr	r3, [r3, #8]
 800fe8c:	687a      	ldr	r2, [r7, #4]
 800fe8e:	6852      	ldr	r2, [r2, #4]
 800fe90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	685b      	ldr	r3, [r3, #4]
 800fe96:	687a      	ldr	r2, [r7, #4]
 800fe98:	429a      	cmp	r2, r3
 800fe9a:	d103      	bne.n	800fea4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	689a      	ldr	r2, [r3, #8]
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	2200      	movs	r2, #0
 800fea8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	1e5a      	subs	r2, r3, #1
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	681b      	ldr	r3, [r3, #0]
}
 800feb8:	4618      	mov	r0, r3
 800feba:	3714      	adds	r7, #20
 800febc:	46bd      	mov	sp, r7
 800febe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec2:	4770      	bx	lr

0800fec4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b084      	sub	sp, #16
 800fec8:	af00      	add	r7, sp, #0
 800feca:	6078      	str	r0, [r7, #4]
 800fecc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d10a      	bne.n	800feee <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fedc:	f383 8811 	msr	BASEPRI, r3
 800fee0:	f3bf 8f6f 	isb	sy
 800fee4:	f3bf 8f4f 	dsb	sy
 800fee8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800feea:	bf00      	nop
 800feec:	e7fe      	b.n	800feec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800feee:	f001 fef9 	bl	8011ce4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	681a      	ldr	r2, [r3, #0]
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fefa:	68f9      	ldr	r1, [r7, #12]
 800fefc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fefe:	fb01 f303 	mul.w	r3, r1, r3
 800ff02:	441a      	add	r2, r3
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	681a      	ldr	r2, [r3, #0]
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	681a      	ldr	r2, [r3, #0]
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ff1e:	3b01      	subs	r3, #1
 800ff20:	68f9      	ldr	r1, [r7, #12]
 800ff22:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ff24:	fb01 f303 	mul.w	r3, r1, r3
 800ff28:	441a      	add	r2, r3
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	22ff      	movs	r2, #255	; 0xff
 800ff32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	22ff      	movs	r2, #255	; 0xff
 800ff3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d114      	bne.n	800ff6e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	691b      	ldr	r3, [r3, #16]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d01a      	beq.n	800ff82 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	3310      	adds	r3, #16
 800ff50:	4618      	mov	r0, r3
 800ff52:	f001 f9b5 	bl	80112c0 <xTaskRemoveFromEventList>
 800ff56:	4603      	mov	r3, r0
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d012      	beq.n	800ff82 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ff5c:	4b0c      	ldr	r3, [pc, #48]	; (800ff90 <xQueueGenericReset+0xcc>)
 800ff5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff62:	601a      	str	r2, [r3, #0]
 800ff64:	f3bf 8f4f 	dsb	sy
 800ff68:	f3bf 8f6f 	isb	sy
 800ff6c:	e009      	b.n	800ff82 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	3310      	adds	r3, #16
 800ff72:	4618      	mov	r0, r3
 800ff74:	f7ff fef2 	bl	800fd5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	3324      	adds	r3, #36	; 0x24
 800ff7c:	4618      	mov	r0, r3
 800ff7e:	f7ff feed 	bl	800fd5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ff82:	f001 fedf 	bl	8011d44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ff86:	2301      	movs	r3, #1
}
 800ff88:	4618      	mov	r0, r3
 800ff8a:	3710      	adds	r7, #16
 800ff8c:	46bd      	mov	sp, r7
 800ff8e:	bd80      	pop	{r7, pc}
 800ff90:	e000ed04 	.word	0xe000ed04

0800ff94 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ff94:	b580      	push	{r7, lr}
 800ff96:	b08e      	sub	sp, #56	; 0x38
 800ff98:	af02      	add	r7, sp, #8
 800ff9a:	60f8      	str	r0, [r7, #12]
 800ff9c:	60b9      	str	r1, [r7, #8]
 800ff9e:	607a      	str	r2, [r7, #4]
 800ffa0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d10a      	bne.n	800ffbe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ffa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffac:	f383 8811 	msr	BASEPRI, r3
 800ffb0:	f3bf 8f6f 	isb	sy
 800ffb4:	f3bf 8f4f 	dsb	sy
 800ffb8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ffba:	bf00      	nop
 800ffbc:	e7fe      	b.n	800ffbc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ffbe:	683b      	ldr	r3, [r7, #0]
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d10a      	bne.n	800ffda <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ffc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffc8:	f383 8811 	msr	BASEPRI, r3
 800ffcc:	f3bf 8f6f 	isb	sy
 800ffd0:	f3bf 8f4f 	dsb	sy
 800ffd4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ffd6:	bf00      	nop
 800ffd8:	e7fe      	b.n	800ffd8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d002      	beq.n	800ffe6 <xQueueGenericCreateStatic+0x52>
 800ffe0:	68bb      	ldr	r3, [r7, #8]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d001      	beq.n	800ffea <xQueueGenericCreateStatic+0x56>
 800ffe6:	2301      	movs	r3, #1
 800ffe8:	e000      	b.n	800ffec <xQueueGenericCreateStatic+0x58>
 800ffea:	2300      	movs	r3, #0
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d10a      	bne.n	8010006 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800fff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fff4:	f383 8811 	msr	BASEPRI, r3
 800fff8:	f3bf 8f6f 	isb	sy
 800fffc:	f3bf 8f4f 	dsb	sy
 8010000:	623b      	str	r3, [r7, #32]
}
 8010002:	bf00      	nop
 8010004:	e7fe      	b.n	8010004 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d102      	bne.n	8010012 <xQueueGenericCreateStatic+0x7e>
 801000c:	68bb      	ldr	r3, [r7, #8]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d101      	bne.n	8010016 <xQueueGenericCreateStatic+0x82>
 8010012:	2301      	movs	r3, #1
 8010014:	e000      	b.n	8010018 <xQueueGenericCreateStatic+0x84>
 8010016:	2300      	movs	r3, #0
 8010018:	2b00      	cmp	r3, #0
 801001a:	d10a      	bne.n	8010032 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 801001c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010020:	f383 8811 	msr	BASEPRI, r3
 8010024:	f3bf 8f6f 	isb	sy
 8010028:	f3bf 8f4f 	dsb	sy
 801002c:	61fb      	str	r3, [r7, #28]
}
 801002e:	bf00      	nop
 8010030:	e7fe      	b.n	8010030 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010032:	2348      	movs	r3, #72	; 0x48
 8010034:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010036:	697b      	ldr	r3, [r7, #20]
 8010038:	2b48      	cmp	r3, #72	; 0x48
 801003a:	d00a      	beq.n	8010052 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 801003c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010040:	f383 8811 	msr	BASEPRI, r3
 8010044:	f3bf 8f6f 	isb	sy
 8010048:	f3bf 8f4f 	dsb	sy
 801004c:	61bb      	str	r3, [r7, #24]
}
 801004e:	bf00      	nop
 8010050:	e7fe      	b.n	8010050 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010052:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801005a:	2b00      	cmp	r3, #0
 801005c:	d00d      	beq.n	801007a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801005e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010060:	2201      	movs	r2, #1
 8010062:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010066:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801006a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801006c:	9300      	str	r3, [sp, #0]
 801006e:	4613      	mov	r3, r2
 8010070:	687a      	ldr	r2, [r7, #4]
 8010072:	68b9      	ldr	r1, [r7, #8]
 8010074:	68f8      	ldr	r0, [r7, #12]
 8010076:	f000 f83f 	bl	80100f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801007a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 801007c:	4618      	mov	r0, r3
 801007e:	3730      	adds	r7, #48	; 0x30
 8010080:	46bd      	mov	sp, r7
 8010082:	bd80      	pop	{r7, pc}

08010084 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010084:	b580      	push	{r7, lr}
 8010086:	b08a      	sub	sp, #40	; 0x28
 8010088:	af02      	add	r7, sp, #8
 801008a:	60f8      	str	r0, [r7, #12]
 801008c:	60b9      	str	r1, [r7, #8]
 801008e:	4613      	mov	r3, r2
 8010090:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d10a      	bne.n	80100ae <xQueueGenericCreate+0x2a>
	__asm volatile
 8010098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801009c:	f383 8811 	msr	BASEPRI, r3
 80100a0:	f3bf 8f6f 	isb	sy
 80100a4:	f3bf 8f4f 	dsb	sy
 80100a8:	613b      	str	r3, [r7, #16]
}
 80100aa:	bf00      	nop
 80100ac:	e7fe      	b.n	80100ac <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	68ba      	ldr	r2, [r7, #8]
 80100b2:	fb02 f303 	mul.w	r3, r2, r3
 80100b6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80100b8:	69fb      	ldr	r3, [r7, #28]
 80100ba:	3348      	adds	r3, #72	; 0x48
 80100bc:	4618      	mov	r0, r3
 80100be:	f001 ff33 	bl	8011f28 <pvPortMalloc>
 80100c2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80100c4:	69bb      	ldr	r3, [r7, #24]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d011      	beq.n	80100ee <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80100ca:	69bb      	ldr	r3, [r7, #24]
 80100cc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80100ce:	697b      	ldr	r3, [r7, #20]
 80100d0:	3348      	adds	r3, #72	; 0x48
 80100d2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80100d4:	69bb      	ldr	r3, [r7, #24]
 80100d6:	2200      	movs	r2, #0
 80100d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80100dc:	79fa      	ldrb	r2, [r7, #7]
 80100de:	69bb      	ldr	r3, [r7, #24]
 80100e0:	9300      	str	r3, [sp, #0]
 80100e2:	4613      	mov	r3, r2
 80100e4:	697a      	ldr	r2, [r7, #20]
 80100e6:	68b9      	ldr	r1, [r7, #8]
 80100e8:	68f8      	ldr	r0, [r7, #12]
 80100ea:	f000 f805 	bl	80100f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80100ee:	69bb      	ldr	r3, [r7, #24]
	}
 80100f0:	4618      	mov	r0, r3
 80100f2:	3720      	adds	r7, #32
 80100f4:	46bd      	mov	sp, r7
 80100f6:	bd80      	pop	{r7, pc}

080100f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b084      	sub	sp, #16
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	60f8      	str	r0, [r7, #12]
 8010100:	60b9      	str	r1, [r7, #8]
 8010102:	607a      	str	r2, [r7, #4]
 8010104:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d103      	bne.n	8010114 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801010c:	69bb      	ldr	r3, [r7, #24]
 801010e:	69ba      	ldr	r2, [r7, #24]
 8010110:	601a      	str	r2, [r3, #0]
 8010112:	e002      	b.n	801011a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010114:	69bb      	ldr	r3, [r7, #24]
 8010116:	687a      	ldr	r2, [r7, #4]
 8010118:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801011a:	69bb      	ldr	r3, [r7, #24]
 801011c:	68fa      	ldr	r2, [r7, #12]
 801011e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010120:	69bb      	ldr	r3, [r7, #24]
 8010122:	68ba      	ldr	r2, [r7, #8]
 8010124:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010126:	2101      	movs	r1, #1
 8010128:	69b8      	ldr	r0, [r7, #24]
 801012a:	f7ff fecb 	bl	800fec4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801012e:	bf00      	nop
 8010130:	3710      	adds	r7, #16
 8010132:	46bd      	mov	sp, r7
 8010134:	bd80      	pop	{r7, pc}

08010136 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8010136:	b580      	push	{r7, lr}
 8010138:	b082      	sub	sp, #8
 801013a:	af00      	add	r7, sp, #0
 801013c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d00e      	beq.n	8010162 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2200      	movs	r2, #0
 8010148:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2200      	movs	r2, #0
 801014e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	2200      	movs	r2, #0
 8010154:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010156:	2300      	movs	r3, #0
 8010158:	2200      	movs	r2, #0
 801015a:	2100      	movs	r1, #0
 801015c:	6878      	ldr	r0, [r7, #4]
 801015e:	f000 f837 	bl	80101d0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8010162:	bf00      	nop
 8010164:	3708      	adds	r7, #8
 8010166:	46bd      	mov	sp, r7
 8010168:	bd80      	pop	{r7, pc}

0801016a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 801016a:	b580      	push	{r7, lr}
 801016c:	b086      	sub	sp, #24
 801016e:	af00      	add	r7, sp, #0
 8010170:	4603      	mov	r3, r0
 8010172:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010174:	2301      	movs	r3, #1
 8010176:	617b      	str	r3, [r7, #20]
 8010178:	2300      	movs	r3, #0
 801017a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801017c:	79fb      	ldrb	r3, [r7, #7]
 801017e:	461a      	mov	r2, r3
 8010180:	6939      	ldr	r1, [r7, #16]
 8010182:	6978      	ldr	r0, [r7, #20]
 8010184:	f7ff ff7e 	bl	8010084 <xQueueGenericCreate>
 8010188:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801018a:	68f8      	ldr	r0, [r7, #12]
 801018c:	f7ff ffd3 	bl	8010136 <prvInitialiseMutex>

		return xNewQueue;
 8010190:	68fb      	ldr	r3, [r7, #12]
	}
 8010192:	4618      	mov	r0, r3
 8010194:	3718      	adds	r7, #24
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}

0801019a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801019a:	b580      	push	{r7, lr}
 801019c:	b088      	sub	sp, #32
 801019e:	af02      	add	r7, sp, #8
 80101a0:	4603      	mov	r3, r0
 80101a2:	6039      	str	r1, [r7, #0]
 80101a4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80101a6:	2301      	movs	r3, #1
 80101a8:	617b      	str	r3, [r7, #20]
 80101aa:	2300      	movs	r3, #0
 80101ac:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80101ae:	79fb      	ldrb	r3, [r7, #7]
 80101b0:	9300      	str	r3, [sp, #0]
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	2200      	movs	r2, #0
 80101b6:	6939      	ldr	r1, [r7, #16]
 80101b8:	6978      	ldr	r0, [r7, #20]
 80101ba:	f7ff feeb 	bl	800ff94 <xQueueGenericCreateStatic>
 80101be:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80101c0:	68f8      	ldr	r0, [r7, #12]
 80101c2:	f7ff ffb8 	bl	8010136 <prvInitialiseMutex>

		return xNewQueue;
 80101c6:	68fb      	ldr	r3, [r7, #12]
	}
 80101c8:	4618      	mov	r0, r3
 80101ca:	3718      	adds	r7, #24
 80101cc:	46bd      	mov	sp, r7
 80101ce:	bd80      	pop	{r7, pc}

080101d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b08e      	sub	sp, #56	; 0x38
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	60f8      	str	r0, [r7, #12]
 80101d8:	60b9      	str	r1, [r7, #8]
 80101da:	607a      	str	r2, [r7, #4]
 80101dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80101de:	2300      	movs	r3, #0
 80101e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80101e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d10a      	bne.n	8010202 <xQueueGenericSend+0x32>
	__asm volatile
 80101ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101f0:	f383 8811 	msr	BASEPRI, r3
 80101f4:	f3bf 8f6f 	isb	sy
 80101f8:	f3bf 8f4f 	dsb	sy
 80101fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80101fe:	bf00      	nop
 8010200:	e7fe      	b.n	8010200 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010202:	68bb      	ldr	r3, [r7, #8]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d103      	bne.n	8010210 <xQueueGenericSend+0x40>
 8010208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801020a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801020c:	2b00      	cmp	r3, #0
 801020e:	d101      	bne.n	8010214 <xQueueGenericSend+0x44>
 8010210:	2301      	movs	r3, #1
 8010212:	e000      	b.n	8010216 <xQueueGenericSend+0x46>
 8010214:	2300      	movs	r3, #0
 8010216:	2b00      	cmp	r3, #0
 8010218:	d10a      	bne.n	8010230 <xQueueGenericSend+0x60>
	__asm volatile
 801021a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801021e:	f383 8811 	msr	BASEPRI, r3
 8010222:	f3bf 8f6f 	isb	sy
 8010226:	f3bf 8f4f 	dsb	sy
 801022a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801022c:	bf00      	nop
 801022e:	e7fe      	b.n	801022e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	2b02      	cmp	r3, #2
 8010234:	d103      	bne.n	801023e <xQueueGenericSend+0x6e>
 8010236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801023a:	2b01      	cmp	r3, #1
 801023c:	d101      	bne.n	8010242 <xQueueGenericSend+0x72>
 801023e:	2301      	movs	r3, #1
 8010240:	e000      	b.n	8010244 <xQueueGenericSend+0x74>
 8010242:	2300      	movs	r3, #0
 8010244:	2b00      	cmp	r3, #0
 8010246:	d10a      	bne.n	801025e <xQueueGenericSend+0x8e>
	__asm volatile
 8010248:	f04f 0350 	mov.w	r3, #80	; 0x50
 801024c:	f383 8811 	msr	BASEPRI, r3
 8010250:	f3bf 8f6f 	isb	sy
 8010254:	f3bf 8f4f 	dsb	sy
 8010258:	623b      	str	r3, [r7, #32]
}
 801025a:	bf00      	nop
 801025c:	e7fe      	b.n	801025c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801025e:	f001 f9ef 	bl	8011640 <xTaskGetSchedulerState>
 8010262:	4603      	mov	r3, r0
 8010264:	2b00      	cmp	r3, #0
 8010266:	d102      	bne.n	801026e <xQueueGenericSend+0x9e>
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	2b00      	cmp	r3, #0
 801026c:	d101      	bne.n	8010272 <xQueueGenericSend+0xa2>
 801026e:	2301      	movs	r3, #1
 8010270:	e000      	b.n	8010274 <xQueueGenericSend+0xa4>
 8010272:	2300      	movs	r3, #0
 8010274:	2b00      	cmp	r3, #0
 8010276:	d10a      	bne.n	801028e <xQueueGenericSend+0xbe>
	__asm volatile
 8010278:	f04f 0350 	mov.w	r3, #80	; 0x50
 801027c:	f383 8811 	msr	BASEPRI, r3
 8010280:	f3bf 8f6f 	isb	sy
 8010284:	f3bf 8f4f 	dsb	sy
 8010288:	61fb      	str	r3, [r7, #28]
}
 801028a:	bf00      	nop
 801028c:	e7fe      	b.n	801028c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801028e:	f001 fd29 	bl	8011ce4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010294:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801029a:	429a      	cmp	r2, r3
 801029c:	d302      	bcc.n	80102a4 <xQueueGenericSend+0xd4>
 801029e:	683b      	ldr	r3, [r7, #0]
 80102a0:	2b02      	cmp	r3, #2
 80102a2:	d129      	bne.n	80102f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80102a4:	683a      	ldr	r2, [r7, #0]
 80102a6:	68b9      	ldr	r1, [r7, #8]
 80102a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102aa:	f000 fac1 	bl	8010830 <prvCopyDataToQueue>
 80102ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80102b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d010      	beq.n	80102da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80102b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ba:	3324      	adds	r3, #36	; 0x24
 80102bc:	4618      	mov	r0, r3
 80102be:	f000 ffff 	bl	80112c0 <xTaskRemoveFromEventList>
 80102c2:	4603      	mov	r3, r0
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d013      	beq.n	80102f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80102c8:	4b3f      	ldr	r3, [pc, #252]	; (80103c8 <xQueueGenericSend+0x1f8>)
 80102ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102ce:	601a      	str	r2, [r3, #0]
 80102d0:	f3bf 8f4f 	dsb	sy
 80102d4:	f3bf 8f6f 	isb	sy
 80102d8:	e00a      	b.n	80102f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80102da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d007      	beq.n	80102f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80102e0:	4b39      	ldr	r3, [pc, #228]	; (80103c8 <xQueueGenericSend+0x1f8>)
 80102e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102e6:	601a      	str	r2, [r3, #0]
 80102e8:	f3bf 8f4f 	dsb	sy
 80102ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80102f0:	f001 fd28 	bl	8011d44 <vPortExitCritical>
				return pdPASS;
 80102f4:	2301      	movs	r3, #1
 80102f6:	e063      	b.n	80103c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d103      	bne.n	8010306 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80102fe:	f001 fd21 	bl	8011d44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010302:	2300      	movs	r3, #0
 8010304:	e05c      	b.n	80103c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010308:	2b00      	cmp	r3, #0
 801030a:	d106      	bne.n	801031a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801030c:	f107 0314 	add.w	r3, r7, #20
 8010310:	4618      	mov	r0, r3
 8010312:	f001 f837 	bl	8011384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010316:	2301      	movs	r3, #1
 8010318:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801031a:	f001 fd13 	bl	8011d44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801031e:	f000 fde7 	bl	8010ef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010322:	f001 fcdf 	bl	8011ce4 <vPortEnterCritical>
 8010326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010328:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801032c:	b25b      	sxtb	r3, r3
 801032e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010332:	d103      	bne.n	801033c <xQueueGenericSend+0x16c>
 8010334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010336:	2200      	movs	r2, #0
 8010338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801033c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801033e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010342:	b25b      	sxtb	r3, r3
 8010344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010348:	d103      	bne.n	8010352 <xQueueGenericSend+0x182>
 801034a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801034c:	2200      	movs	r2, #0
 801034e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010352:	f001 fcf7 	bl	8011d44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010356:	1d3a      	adds	r2, r7, #4
 8010358:	f107 0314 	add.w	r3, r7, #20
 801035c:	4611      	mov	r1, r2
 801035e:	4618      	mov	r0, r3
 8010360:	f001 f826 	bl	80113b0 <xTaskCheckForTimeOut>
 8010364:	4603      	mov	r3, r0
 8010366:	2b00      	cmp	r3, #0
 8010368:	d124      	bne.n	80103b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801036a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801036c:	f000 fb58 	bl	8010a20 <prvIsQueueFull>
 8010370:	4603      	mov	r3, r0
 8010372:	2b00      	cmp	r3, #0
 8010374:	d018      	beq.n	80103a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010378:	3310      	adds	r3, #16
 801037a:	687a      	ldr	r2, [r7, #4]
 801037c:	4611      	mov	r1, r2
 801037e:	4618      	mov	r0, r3
 8010380:	f000 ff7a 	bl	8011278 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010384:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010386:	f000 fae3 	bl	8010950 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801038a:	f000 fdbf 	bl	8010f0c <xTaskResumeAll>
 801038e:	4603      	mov	r3, r0
 8010390:	2b00      	cmp	r3, #0
 8010392:	f47f af7c 	bne.w	801028e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8010396:	4b0c      	ldr	r3, [pc, #48]	; (80103c8 <xQueueGenericSend+0x1f8>)
 8010398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801039c:	601a      	str	r2, [r3, #0]
 801039e:	f3bf 8f4f 	dsb	sy
 80103a2:	f3bf 8f6f 	isb	sy
 80103a6:	e772      	b.n	801028e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80103a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103aa:	f000 fad1 	bl	8010950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80103ae:	f000 fdad 	bl	8010f0c <xTaskResumeAll>
 80103b2:	e76c      	b.n	801028e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80103b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103b6:	f000 facb 	bl	8010950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80103ba:	f000 fda7 	bl	8010f0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80103be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80103c0:	4618      	mov	r0, r3
 80103c2:	3738      	adds	r7, #56	; 0x38
 80103c4:	46bd      	mov	sp, r7
 80103c6:	bd80      	pop	{r7, pc}
 80103c8:	e000ed04 	.word	0xe000ed04

080103cc <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80103cc:	b580      	push	{r7, lr}
 80103ce:	b08e      	sub	sp, #56	; 0x38
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	6078      	str	r0, [r7, #4]
 80103d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80103da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d10a      	bne.n	80103f6 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80103e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103e4:	f383 8811 	msr	BASEPRI, r3
 80103e8:	f3bf 8f6f 	isb	sy
 80103ec:	f3bf 8f4f 	dsb	sy
 80103f0:	623b      	str	r3, [r7, #32]
}
 80103f2:	bf00      	nop
 80103f4:	e7fe      	b.n	80103f4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80103f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d00a      	beq.n	8010414 <xQueueGiveFromISR+0x48>
	__asm volatile
 80103fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010402:	f383 8811 	msr	BASEPRI, r3
 8010406:	f3bf 8f6f 	isb	sy
 801040a:	f3bf 8f4f 	dsb	sy
 801040e:	61fb      	str	r3, [r7, #28]
}
 8010410:	bf00      	nop
 8010412:	e7fe      	b.n	8010412 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d103      	bne.n	8010424 <xQueueGiveFromISR+0x58>
 801041c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801041e:	689b      	ldr	r3, [r3, #8]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d101      	bne.n	8010428 <xQueueGiveFromISR+0x5c>
 8010424:	2301      	movs	r3, #1
 8010426:	e000      	b.n	801042a <xQueueGiveFromISR+0x5e>
 8010428:	2300      	movs	r3, #0
 801042a:	2b00      	cmp	r3, #0
 801042c:	d10a      	bne.n	8010444 <xQueueGiveFromISR+0x78>
	__asm volatile
 801042e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010432:	f383 8811 	msr	BASEPRI, r3
 8010436:	f3bf 8f6f 	isb	sy
 801043a:	f3bf 8f4f 	dsb	sy
 801043e:	61bb      	str	r3, [r7, #24]
}
 8010440:	bf00      	nop
 8010442:	e7fe      	b.n	8010442 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010444:	f001 fd30 	bl	8011ea8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010448:	f3ef 8211 	mrs	r2, BASEPRI
 801044c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010450:	f383 8811 	msr	BASEPRI, r3
 8010454:	f3bf 8f6f 	isb	sy
 8010458:	f3bf 8f4f 	dsb	sy
 801045c:	617a      	str	r2, [r7, #20]
 801045e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010460:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010462:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010468:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801046a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801046c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801046e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010470:	429a      	cmp	r2, r3
 8010472:	d22b      	bcs.n	80104cc <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010476:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801047a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801047e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010480:	1c5a      	adds	r2, r3, #1
 8010482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010484:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010486:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801048a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801048e:	d112      	bne.n	80104b6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010494:	2b00      	cmp	r3, #0
 8010496:	d016      	beq.n	80104c6 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049a:	3324      	adds	r3, #36	; 0x24
 801049c:	4618      	mov	r0, r3
 801049e:	f000 ff0f 	bl	80112c0 <xTaskRemoveFromEventList>
 80104a2:	4603      	mov	r3, r0
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d00e      	beq.n	80104c6 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d00b      	beq.n	80104c6 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80104ae:	683b      	ldr	r3, [r7, #0]
 80104b0:	2201      	movs	r2, #1
 80104b2:	601a      	str	r2, [r3, #0]
 80104b4:	e007      	b.n	80104c6 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80104b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80104ba:	3301      	adds	r3, #1
 80104bc:	b2db      	uxtb	r3, r3
 80104be:	b25a      	sxtb	r2, r3
 80104c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80104c6:	2301      	movs	r3, #1
 80104c8:	637b      	str	r3, [r7, #52]	; 0x34
 80104ca:	e001      	b.n	80104d0 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80104cc:	2300      	movs	r3, #0
 80104ce:	637b      	str	r3, [r7, #52]	; 0x34
 80104d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104d2:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80104da:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80104dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80104de:	4618      	mov	r0, r3
 80104e0:	3738      	adds	r7, #56	; 0x38
 80104e2:	46bd      	mov	sp, r7
 80104e4:	bd80      	pop	{r7, pc}
	...

080104e8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b08e      	sub	sp, #56	; 0x38
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
 80104f0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80104f2:	2300      	movs	r3, #0
 80104f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80104fa:	2300      	movs	r3, #0
 80104fc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80104fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010500:	2b00      	cmp	r3, #0
 8010502:	d10a      	bne.n	801051a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8010504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010508:	f383 8811 	msr	BASEPRI, r3
 801050c:	f3bf 8f6f 	isb	sy
 8010510:	f3bf 8f4f 	dsb	sy
 8010514:	623b      	str	r3, [r7, #32]
}
 8010516:	bf00      	nop
 8010518:	e7fe      	b.n	8010518 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801051a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801051c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801051e:	2b00      	cmp	r3, #0
 8010520:	d00a      	beq.n	8010538 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8010522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010526:	f383 8811 	msr	BASEPRI, r3
 801052a:	f3bf 8f6f 	isb	sy
 801052e:	f3bf 8f4f 	dsb	sy
 8010532:	61fb      	str	r3, [r7, #28]
}
 8010534:	bf00      	nop
 8010536:	e7fe      	b.n	8010536 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010538:	f001 f882 	bl	8011640 <xTaskGetSchedulerState>
 801053c:	4603      	mov	r3, r0
 801053e:	2b00      	cmp	r3, #0
 8010540:	d102      	bne.n	8010548 <xQueueSemaphoreTake+0x60>
 8010542:	683b      	ldr	r3, [r7, #0]
 8010544:	2b00      	cmp	r3, #0
 8010546:	d101      	bne.n	801054c <xQueueSemaphoreTake+0x64>
 8010548:	2301      	movs	r3, #1
 801054a:	e000      	b.n	801054e <xQueueSemaphoreTake+0x66>
 801054c:	2300      	movs	r3, #0
 801054e:	2b00      	cmp	r3, #0
 8010550:	d10a      	bne.n	8010568 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8010552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010556:	f383 8811 	msr	BASEPRI, r3
 801055a:	f3bf 8f6f 	isb	sy
 801055e:	f3bf 8f4f 	dsb	sy
 8010562:	61bb      	str	r3, [r7, #24]
}
 8010564:	bf00      	nop
 8010566:	e7fe      	b.n	8010566 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010568:	f001 fbbc 	bl	8011ce4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801056c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801056e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010570:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010574:	2b00      	cmp	r3, #0
 8010576:	d024      	beq.n	80105c2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801057a:	1e5a      	subs	r2, r3, #1
 801057c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801057e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d104      	bne.n	8010592 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010588:	f001 fa02 	bl	8011990 <pvTaskIncrementMutexHeldCount>
 801058c:	4602      	mov	r2, r0
 801058e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010590:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010594:	691b      	ldr	r3, [r3, #16]
 8010596:	2b00      	cmp	r3, #0
 8010598:	d00f      	beq.n	80105ba <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801059a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801059c:	3310      	adds	r3, #16
 801059e:	4618      	mov	r0, r3
 80105a0:	f000 fe8e 	bl	80112c0 <xTaskRemoveFromEventList>
 80105a4:	4603      	mov	r3, r0
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d007      	beq.n	80105ba <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80105aa:	4b54      	ldr	r3, [pc, #336]	; (80106fc <xQueueSemaphoreTake+0x214>)
 80105ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80105b0:	601a      	str	r2, [r3, #0]
 80105b2:	f3bf 8f4f 	dsb	sy
 80105b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80105ba:	f001 fbc3 	bl	8011d44 <vPortExitCritical>
				return pdPASS;
 80105be:	2301      	movs	r3, #1
 80105c0:	e097      	b.n	80106f2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80105c2:	683b      	ldr	r3, [r7, #0]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d111      	bne.n	80105ec <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80105c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d00a      	beq.n	80105e4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80105ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105d2:	f383 8811 	msr	BASEPRI, r3
 80105d6:	f3bf 8f6f 	isb	sy
 80105da:	f3bf 8f4f 	dsb	sy
 80105de:	617b      	str	r3, [r7, #20]
}
 80105e0:	bf00      	nop
 80105e2:	e7fe      	b.n	80105e2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80105e4:	f001 fbae 	bl	8011d44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80105e8:	2300      	movs	r3, #0
 80105ea:	e082      	b.n	80106f2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80105ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d106      	bne.n	8010600 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80105f2:	f107 030c 	add.w	r3, r7, #12
 80105f6:	4618      	mov	r0, r3
 80105f8:	f000 fec4 	bl	8011384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80105fc:	2301      	movs	r3, #1
 80105fe:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010600:	f001 fba0 	bl	8011d44 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010604:	f000 fc74 	bl	8010ef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010608:	f001 fb6c 	bl	8011ce4 <vPortEnterCritical>
 801060c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801060e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010612:	b25b      	sxtb	r3, r3
 8010614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010618:	d103      	bne.n	8010622 <xQueueSemaphoreTake+0x13a>
 801061a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801061c:	2200      	movs	r2, #0
 801061e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010624:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010628:	b25b      	sxtb	r3, r3
 801062a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801062e:	d103      	bne.n	8010638 <xQueueSemaphoreTake+0x150>
 8010630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010632:	2200      	movs	r2, #0
 8010634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010638:	f001 fb84 	bl	8011d44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801063c:	463a      	mov	r2, r7
 801063e:	f107 030c 	add.w	r3, r7, #12
 8010642:	4611      	mov	r1, r2
 8010644:	4618      	mov	r0, r3
 8010646:	f000 feb3 	bl	80113b0 <xTaskCheckForTimeOut>
 801064a:	4603      	mov	r3, r0
 801064c:	2b00      	cmp	r3, #0
 801064e:	d132      	bne.n	80106b6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010650:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010652:	f000 f9cf 	bl	80109f4 <prvIsQueueEmpty>
 8010656:	4603      	mov	r3, r0
 8010658:	2b00      	cmp	r3, #0
 801065a:	d026      	beq.n	80106aa <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801065c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d109      	bne.n	8010678 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8010664:	f001 fb3e 	bl	8011ce4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801066a:	689b      	ldr	r3, [r3, #8]
 801066c:	4618      	mov	r0, r3
 801066e:	f001 f805 	bl	801167c <xTaskPriorityInherit>
 8010672:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010674:	f001 fb66 	bl	8011d44 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801067a:	3324      	adds	r3, #36	; 0x24
 801067c:	683a      	ldr	r2, [r7, #0]
 801067e:	4611      	mov	r1, r2
 8010680:	4618      	mov	r0, r3
 8010682:	f000 fdf9 	bl	8011278 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010686:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010688:	f000 f962 	bl	8010950 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801068c:	f000 fc3e 	bl	8010f0c <xTaskResumeAll>
 8010690:	4603      	mov	r3, r0
 8010692:	2b00      	cmp	r3, #0
 8010694:	f47f af68 	bne.w	8010568 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8010698:	4b18      	ldr	r3, [pc, #96]	; (80106fc <xQueueSemaphoreTake+0x214>)
 801069a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801069e:	601a      	str	r2, [r3, #0]
 80106a0:	f3bf 8f4f 	dsb	sy
 80106a4:	f3bf 8f6f 	isb	sy
 80106a8:	e75e      	b.n	8010568 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80106aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80106ac:	f000 f950 	bl	8010950 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80106b0:	f000 fc2c 	bl	8010f0c <xTaskResumeAll>
 80106b4:	e758      	b.n	8010568 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80106b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80106b8:	f000 f94a 	bl	8010950 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80106bc:	f000 fc26 	bl	8010f0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80106c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80106c2:	f000 f997 	bl	80109f4 <prvIsQueueEmpty>
 80106c6:	4603      	mov	r3, r0
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	f43f af4d 	beq.w	8010568 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80106ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d00d      	beq.n	80106f0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80106d4:	f001 fb06 	bl	8011ce4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80106d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80106da:	f000 f891 	bl	8010800 <prvGetDisinheritPriorityAfterTimeout>
 80106de:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80106e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106e2:	689b      	ldr	r3, [r3, #8]
 80106e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80106e6:	4618      	mov	r0, r3
 80106e8:	f001 f8c4 	bl	8011874 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80106ec:	f001 fb2a 	bl	8011d44 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80106f0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80106f2:	4618      	mov	r0, r3
 80106f4:	3738      	adds	r7, #56	; 0x38
 80106f6:	46bd      	mov	sp, r7
 80106f8:	bd80      	pop	{r7, pc}
 80106fa:	bf00      	nop
 80106fc:	e000ed04 	.word	0xe000ed04

08010700 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b08e      	sub	sp, #56	; 0x38
 8010704:	af00      	add	r7, sp, #0
 8010706:	60f8      	str	r0, [r7, #12]
 8010708:	60b9      	str	r1, [r7, #8]
 801070a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010712:	2b00      	cmp	r3, #0
 8010714:	d10a      	bne.n	801072c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8010716:	f04f 0350 	mov.w	r3, #80	; 0x50
 801071a:	f383 8811 	msr	BASEPRI, r3
 801071e:	f3bf 8f6f 	isb	sy
 8010722:	f3bf 8f4f 	dsb	sy
 8010726:	623b      	str	r3, [r7, #32]
}
 8010728:	bf00      	nop
 801072a:	e7fe      	b.n	801072a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801072c:	68bb      	ldr	r3, [r7, #8]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d103      	bne.n	801073a <xQueueReceiveFromISR+0x3a>
 8010732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010736:	2b00      	cmp	r3, #0
 8010738:	d101      	bne.n	801073e <xQueueReceiveFromISR+0x3e>
 801073a:	2301      	movs	r3, #1
 801073c:	e000      	b.n	8010740 <xQueueReceiveFromISR+0x40>
 801073e:	2300      	movs	r3, #0
 8010740:	2b00      	cmp	r3, #0
 8010742:	d10a      	bne.n	801075a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8010744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010748:	f383 8811 	msr	BASEPRI, r3
 801074c:	f3bf 8f6f 	isb	sy
 8010750:	f3bf 8f4f 	dsb	sy
 8010754:	61fb      	str	r3, [r7, #28]
}
 8010756:	bf00      	nop
 8010758:	e7fe      	b.n	8010758 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801075a:	f001 fba5 	bl	8011ea8 <vPortValidateInterruptPriority>
	__asm volatile
 801075e:	f3ef 8211 	mrs	r2, BASEPRI
 8010762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010766:	f383 8811 	msr	BASEPRI, r3
 801076a:	f3bf 8f6f 	isb	sy
 801076e:	f3bf 8f4f 	dsb	sy
 8010772:	61ba      	str	r2, [r7, #24]
 8010774:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010776:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010778:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801077a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801077c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801077e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010782:	2b00      	cmp	r3, #0
 8010784:	d02f      	beq.n	80107e6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010788:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801078c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010790:	68b9      	ldr	r1, [r7, #8]
 8010792:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010794:	f000 f8b6 	bl	8010904 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801079a:	1e5a      	subs	r2, r3, #1
 801079c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801079e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80107a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80107a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107a8:	d112      	bne.n	80107d0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80107aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107ac:	691b      	ldr	r3, [r3, #16]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d016      	beq.n	80107e0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80107b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107b4:	3310      	adds	r3, #16
 80107b6:	4618      	mov	r0, r3
 80107b8:	f000 fd82 	bl	80112c0 <xTaskRemoveFromEventList>
 80107bc:	4603      	mov	r3, r0
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d00e      	beq.n	80107e0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d00b      	beq.n	80107e0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2201      	movs	r2, #1
 80107cc:	601a      	str	r2, [r3, #0]
 80107ce:	e007      	b.n	80107e0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80107d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80107d4:	3301      	adds	r3, #1
 80107d6:	b2db      	uxtb	r3, r3
 80107d8:	b25a      	sxtb	r2, r3
 80107da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80107e0:	2301      	movs	r3, #1
 80107e2:	637b      	str	r3, [r7, #52]	; 0x34
 80107e4:	e001      	b.n	80107ea <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80107e6:	2300      	movs	r3, #0
 80107e8:	637b      	str	r3, [r7, #52]	; 0x34
 80107ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ec:	613b      	str	r3, [r7, #16]
	__asm volatile
 80107ee:	693b      	ldr	r3, [r7, #16]
 80107f0:	f383 8811 	msr	BASEPRI, r3
}
 80107f4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80107f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80107f8:	4618      	mov	r0, r3
 80107fa:	3738      	adds	r7, #56	; 0x38
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}

08010800 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010800:	b480      	push	{r7}
 8010802:	b085      	sub	sp, #20
 8010804:	af00      	add	r7, sp, #0
 8010806:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801080c:	2b00      	cmp	r3, #0
 801080e:	d006      	beq.n	801081e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	f1c3 0307 	rsb	r3, r3, #7
 801081a:	60fb      	str	r3, [r7, #12]
 801081c:	e001      	b.n	8010822 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801081e:	2300      	movs	r3, #0
 8010820:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010822:	68fb      	ldr	r3, [r7, #12]
	}
 8010824:	4618      	mov	r0, r3
 8010826:	3714      	adds	r7, #20
 8010828:	46bd      	mov	sp, r7
 801082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801082e:	4770      	bx	lr

08010830 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b086      	sub	sp, #24
 8010834:	af00      	add	r7, sp, #0
 8010836:	60f8      	str	r0, [r7, #12]
 8010838:	60b9      	str	r1, [r7, #8]
 801083a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801083c:	2300      	movs	r3, #0
 801083e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010844:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801084a:	2b00      	cmp	r3, #0
 801084c:	d10d      	bne.n	801086a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d14d      	bne.n	80108f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	689b      	ldr	r3, [r3, #8]
 801085a:	4618      	mov	r0, r3
 801085c:	f000 ff84 	bl	8011768 <xTaskPriorityDisinherit>
 8010860:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	2200      	movs	r2, #0
 8010866:	609a      	str	r2, [r3, #8]
 8010868:	e043      	b.n	80108f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d119      	bne.n	80108a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	6858      	ldr	r0, [r3, #4]
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010878:	461a      	mov	r2, r3
 801087a:	68b9      	ldr	r1, [r7, #8]
 801087c:	f001 fe61 	bl	8012542 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	685a      	ldr	r2, [r3, #4]
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010888:	441a      	add	r2, r3
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	685a      	ldr	r2, [r3, #4]
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	689b      	ldr	r3, [r3, #8]
 8010896:	429a      	cmp	r2, r3
 8010898:	d32b      	bcc.n	80108f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	681a      	ldr	r2, [r3, #0]
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	605a      	str	r2, [r3, #4]
 80108a2:	e026      	b.n	80108f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	68d8      	ldr	r0, [r3, #12]
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108ac:	461a      	mov	r2, r3
 80108ae:	68b9      	ldr	r1, [r7, #8]
 80108b0:	f001 fe47 	bl	8012542 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	68da      	ldr	r2, [r3, #12]
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108bc:	425b      	negs	r3, r3
 80108be:	441a      	add	r2, r3
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	68da      	ldr	r2, [r3, #12]
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	429a      	cmp	r2, r3
 80108ce:	d207      	bcs.n	80108e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	689a      	ldr	r2, [r3, #8]
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108d8:	425b      	negs	r3, r3
 80108da:	441a      	add	r2, r3
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	2b02      	cmp	r3, #2
 80108e4:	d105      	bne.n	80108f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80108e6:	693b      	ldr	r3, [r7, #16]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d002      	beq.n	80108f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80108ec:	693b      	ldr	r3, [r7, #16]
 80108ee:	3b01      	subs	r3, #1
 80108f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80108f2:	693b      	ldr	r3, [r7, #16]
 80108f4:	1c5a      	adds	r2, r3, #1
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80108fa:	697b      	ldr	r3, [r7, #20]
}
 80108fc:	4618      	mov	r0, r3
 80108fe:	3718      	adds	r7, #24
 8010900:	46bd      	mov	sp, r7
 8010902:	bd80      	pop	{r7, pc}

08010904 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b082      	sub	sp, #8
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
 801090c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010912:	2b00      	cmp	r3, #0
 8010914:	d018      	beq.n	8010948 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	68da      	ldr	r2, [r3, #12]
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801091e:	441a      	add	r2, r3
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	68da      	ldr	r2, [r3, #12]
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	689b      	ldr	r3, [r3, #8]
 801092c:	429a      	cmp	r2, r3
 801092e:	d303      	bcc.n	8010938 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	681a      	ldr	r2, [r3, #0]
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	68d9      	ldr	r1, [r3, #12]
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010940:	461a      	mov	r2, r3
 8010942:	6838      	ldr	r0, [r7, #0]
 8010944:	f001 fdfd 	bl	8012542 <memcpy>
	}
}
 8010948:	bf00      	nop
 801094a:	3708      	adds	r7, #8
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}

08010950 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010950:	b580      	push	{r7, lr}
 8010952:	b084      	sub	sp, #16
 8010954:	af00      	add	r7, sp, #0
 8010956:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010958:	f001 f9c4 	bl	8011ce4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010962:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010964:	e011      	b.n	801098a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801096a:	2b00      	cmp	r3, #0
 801096c:	d012      	beq.n	8010994 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	3324      	adds	r3, #36	; 0x24
 8010972:	4618      	mov	r0, r3
 8010974:	f000 fca4 	bl	80112c0 <xTaskRemoveFromEventList>
 8010978:	4603      	mov	r3, r0
 801097a:	2b00      	cmp	r3, #0
 801097c:	d001      	beq.n	8010982 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801097e:	f000 fd79 	bl	8011474 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010982:	7bfb      	ldrb	r3, [r7, #15]
 8010984:	3b01      	subs	r3, #1
 8010986:	b2db      	uxtb	r3, r3
 8010988:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801098a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801098e:	2b00      	cmp	r3, #0
 8010990:	dce9      	bgt.n	8010966 <prvUnlockQueue+0x16>
 8010992:	e000      	b.n	8010996 <prvUnlockQueue+0x46>
					break;
 8010994:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	22ff      	movs	r2, #255	; 0xff
 801099a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801099e:	f001 f9d1 	bl	8011d44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80109a2:	f001 f99f 	bl	8011ce4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80109ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109ae:	e011      	b.n	80109d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	691b      	ldr	r3, [r3, #16]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d012      	beq.n	80109de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	3310      	adds	r3, #16
 80109bc:	4618      	mov	r0, r3
 80109be:	f000 fc7f 	bl	80112c0 <xTaskRemoveFromEventList>
 80109c2:	4603      	mov	r3, r0
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d001      	beq.n	80109cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80109c8:	f000 fd54 	bl	8011474 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80109cc:	7bbb      	ldrb	r3, [r7, #14]
 80109ce:	3b01      	subs	r3, #1
 80109d0:	b2db      	uxtb	r3, r3
 80109d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80109d8:	2b00      	cmp	r3, #0
 80109da:	dce9      	bgt.n	80109b0 <prvUnlockQueue+0x60>
 80109dc:	e000      	b.n	80109e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80109de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	22ff      	movs	r2, #255	; 0xff
 80109e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80109e8:	f001 f9ac 	bl	8011d44 <vPortExitCritical>
}
 80109ec:	bf00      	nop
 80109ee:	3710      	adds	r7, #16
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}

080109f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b084      	sub	sp, #16
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80109fc:	f001 f972 	bl	8011ce4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d102      	bne.n	8010a0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010a08:	2301      	movs	r3, #1
 8010a0a:	60fb      	str	r3, [r7, #12]
 8010a0c:	e001      	b.n	8010a12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010a0e:	2300      	movs	r3, #0
 8010a10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a12:	f001 f997 	bl	8011d44 <vPortExitCritical>

	return xReturn;
 8010a16:	68fb      	ldr	r3, [r7, #12]
}
 8010a18:	4618      	mov	r0, r3
 8010a1a:	3710      	adds	r7, #16
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	bd80      	pop	{r7, pc}

08010a20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010a20:	b580      	push	{r7, lr}
 8010a22:	b084      	sub	sp, #16
 8010a24:	af00      	add	r7, sp, #0
 8010a26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a28:	f001 f95c 	bl	8011ce4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a34:	429a      	cmp	r2, r3
 8010a36:	d102      	bne.n	8010a3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010a38:	2301      	movs	r3, #1
 8010a3a:	60fb      	str	r3, [r7, #12]
 8010a3c:	e001      	b.n	8010a42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010a3e:	2300      	movs	r3, #0
 8010a40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a42:	f001 f97f 	bl	8011d44 <vPortExitCritical>

	return xReturn;
 8010a46:	68fb      	ldr	r3, [r7, #12]
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	3710      	adds	r7, #16
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd80      	pop	{r7, pc}

08010a50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b08e      	sub	sp, #56	; 0x38
 8010a54:	af04      	add	r7, sp, #16
 8010a56:	60f8      	str	r0, [r7, #12]
 8010a58:	60b9      	str	r1, [r7, #8]
 8010a5a:	607a      	str	r2, [r7, #4]
 8010a5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d10a      	bne.n	8010a7a <xTaskCreateStatic+0x2a>
	__asm volatile
 8010a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a68:	f383 8811 	msr	BASEPRI, r3
 8010a6c:	f3bf 8f6f 	isb	sy
 8010a70:	f3bf 8f4f 	dsb	sy
 8010a74:	623b      	str	r3, [r7, #32]
}
 8010a76:	bf00      	nop
 8010a78:	e7fe      	b.n	8010a78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d10a      	bne.n	8010a96 <xTaskCreateStatic+0x46>
	__asm volatile
 8010a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a84:	f383 8811 	msr	BASEPRI, r3
 8010a88:	f3bf 8f6f 	isb	sy
 8010a8c:	f3bf 8f4f 	dsb	sy
 8010a90:	61fb      	str	r3, [r7, #28]
}
 8010a92:	bf00      	nop
 8010a94:	e7fe      	b.n	8010a94 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010a96:	23c4      	movs	r3, #196	; 0xc4
 8010a98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010a9a:	693b      	ldr	r3, [r7, #16]
 8010a9c:	2bc4      	cmp	r3, #196	; 0xc4
 8010a9e:	d00a      	beq.n	8010ab6 <xTaskCreateStatic+0x66>
	__asm volatile
 8010aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010aa4:	f383 8811 	msr	BASEPRI, r3
 8010aa8:	f3bf 8f6f 	isb	sy
 8010aac:	f3bf 8f4f 	dsb	sy
 8010ab0:	61bb      	str	r3, [r7, #24]
}
 8010ab2:	bf00      	nop
 8010ab4:	e7fe      	b.n	8010ab4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010ab6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d01e      	beq.n	8010afc <xTaskCreateStatic+0xac>
 8010abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d01b      	beq.n	8010afc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ac6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010acc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ad0:	2202      	movs	r2, #2
 8010ad2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010ad6:	2300      	movs	r3, #0
 8010ad8:	9303      	str	r3, [sp, #12]
 8010ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010adc:	9302      	str	r3, [sp, #8]
 8010ade:	f107 0314 	add.w	r3, r7, #20
 8010ae2:	9301      	str	r3, [sp, #4]
 8010ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ae6:	9300      	str	r3, [sp, #0]
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	687a      	ldr	r2, [r7, #4]
 8010aec:	68b9      	ldr	r1, [r7, #8]
 8010aee:	68f8      	ldr	r0, [r7, #12]
 8010af0:	f000 f850 	bl	8010b94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010af4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010af6:	f000 f8f3 	bl	8010ce0 <prvAddNewTaskToReadyList>
 8010afa:	e001      	b.n	8010b00 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010afc:	2300      	movs	r3, #0
 8010afe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010b00:	697b      	ldr	r3, [r7, #20]
	}
 8010b02:	4618      	mov	r0, r3
 8010b04:	3728      	adds	r7, #40	; 0x28
 8010b06:	46bd      	mov	sp, r7
 8010b08:	bd80      	pop	{r7, pc}

08010b0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010b0a:	b580      	push	{r7, lr}
 8010b0c:	b08c      	sub	sp, #48	; 0x30
 8010b0e:	af04      	add	r7, sp, #16
 8010b10:	60f8      	str	r0, [r7, #12]
 8010b12:	60b9      	str	r1, [r7, #8]
 8010b14:	603b      	str	r3, [r7, #0]
 8010b16:	4613      	mov	r3, r2
 8010b18:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010b1a:	88fb      	ldrh	r3, [r7, #6]
 8010b1c:	009b      	lsls	r3, r3, #2
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f001 fa02 	bl	8011f28 <pvPortMalloc>
 8010b24:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010b26:	697b      	ldr	r3, [r7, #20]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d00e      	beq.n	8010b4a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010b2c:	20c4      	movs	r0, #196	; 0xc4
 8010b2e:	f001 f9fb 	bl	8011f28 <pvPortMalloc>
 8010b32:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010b34:	69fb      	ldr	r3, [r7, #28]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d003      	beq.n	8010b42 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010b3a:	69fb      	ldr	r3, [r7, #28]
 8010b3c:	697a      	ldr	r2, [r7, #20]
 8010b3e:	631a      	str	r2, [r3, #48]	; 0x30
 8010b40:	e005      	b.n	8010b4e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010b42:	6978      	ldr	r0, [r7, #20]
 8010b44:	f001 fabc 	bl	80120c0 <vPortFree>
 8010b48:	e001      	b.n	8010b4e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010b4e:	69fb      	ldr	r3, [r7, #28]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d017      	beq.n	8010b84 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010b54:	69fb      	ldr	r3, [r7, #28]
 8010b56:	2200      	movs	r2, #0
 8010b58:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010b5c:	88fa      	ldrh	r2, [r7, #6]
 8010b5e:	2300      	movs	r3, #0
 8010b60:	9303      	str	r3, [sp, #12]
 8010b62:	69fb      	ldr	r3, [r7, #28]
 8010b64:	9302      	str	r3, [sp, #8]
 8010b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b68:	9301      	str	r3, [sp, #4]
 8010b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b6c:	9300      	str	r3, [sp, #0]
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	68b9      	ldr	r1, [r7, #8]
 8010b72:	68f8      	ldr	r0, [r7, #12]
 8010b74:	f000 f80e 	bl	8010b94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010b78:	69f8      	ldr	r0, [r7, #28]
 8010b7a:	f000 f8b1 	bl	8010ce0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010b7e:	2301      	movs	r3, #1
 8010b80:	61bb      	str	r3, [r7, #24]
 8010b82:	e002      	b.n	8010b8a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010b84:	f04f 33ff 	mov.w	r3, #4294967295
 8010b88:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010b8a:	69bb      	ldr	r3, [r7, #24]
	}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	3720      	adds	r7, #32
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}

08010b94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	b088      	sub	sp, #32
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	60f8      	str	r0, [r7, #12]
 8010b9c:	60b9      	str	r1, [r7, #8]
 8010b9e:	607a      	str	r2, [r7, #4]
 8010ba0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ba4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	009b      	lsls	r3, r3, #2
 8010baa:	461a      	mov	r2, r3
 8010bac:	21a5      	movs	r1, #165	; 0xa5
 8010bae:	f001 fcd6 	bl	801255e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010bbc:	3b01      	subs	r3, #1
 8010bbe:	009b      	lsls	r3, r3, #2
 8010bc0:	4413      	add	r3, r2
 8010bc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010bc4:	69bb      	ldr	r3, [r7, #24]
 8010bc6:	f023 0307 	bic.w	r3, r3, #7
 8010bca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010bcc:	69bb      	ldr	r3, [r7, #24]
 8010bce:	f003 0307 	and.w	r3, r3, #7
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d00a      	beq.n	8010bec <prvInitialiseNewTask+0x58>
	__asm volatile
 8010bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bda:	f383 8811 	msr	BASEPRI, r3
 8010bde:	f3bf 8f6f 	isb	sy
 8010be2:	f3bf 8f4f 	dsb	sy
 8010be6:	617b      	str	r3, [r7, #20]
}
 8010be8:	bf00      	nop
 8010bea:	e7fe      	b.n	8010bea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d01f      	beq.n	8010c32 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	61fb      	str	r3, [r7, #28]
 8010bf6:	e012      	b.n	8010c1e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010bf8:	68ba      	ldr	r2, [r7, #8]
 8010bfa:	69fb      	ldr	r3, [r7, #28]
 8010bfc:	4413      	add	r3, r2
 8010bfe:	7819      	ldrb	r1, [r3, #0]
 8010c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c02:	69fb      	ldr	r3, [r7, #28]
 8010c04:	4413      	add	r3, r2
 8010c06:	3334      	adds	r3, #52	; 0x34
 8010c08:	460a      	mov	r2, r1
 8010c0a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010c0c:	68ba      	ldr	r2, [r7, #8]
 8010c0e:	69fb      	ldr	r3, [r7, #28]
 8010c10:	4413      	add	r3, r2
 8010c12:	781b      	ldrb	r3, [r3, #0]
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d006      	beq.n	8010c26 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010c18:	69fb      	ldr	r3, [r7, #28]
 8010c1a:	3301      	adds	r3, #1
 8010c1c:	61fb      	str	r3, [r7, #28]
 8010c1e:	69fb      	ldr	r3, [r7, #28]
 8010c20:	2b1f      	cmp	r3, #31
 8010c22:	d9e9      	bls.n	8010bf8 <prvInitialiseNewTask+0x64>
 8010c24:	e000      	b.n	8010c28 <prvInitialiseNewTask+0x94>
			{
				break;
 8010c26:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8010c30:	e003      	b.n	8010c3a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c34:	2200      	movs	r2, #0
 8010c36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c3c:	2b06      	cmp	r3, #6
 8010c3e:	d901      	bls.n	8010c44 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010c40:	2306      	movs	r3, #6
 8010c42:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010c48:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010c4e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8010c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c52:	2200      	movs	r2, #0
 8010c54:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c58:	3304      	adds	r3, #4
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	f7ff f89e 	bl	800fd9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c62:	3318      	adds	r3, #24
 8010c64:	4618      	mov	r0, r3
 8010c66:	f7ff f899 	bl	800fd9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c6e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c72:	f1c3 0207 	rsb	r2, r3, #7
 8010c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c78:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c7e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c82:	2200      	movs	r2, #0
 8010c84:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c8a:	2200      	movs	r2, #0
 8010c8c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c92:	335c      	adds	r3, #92	; 0x5c
 8010c94:	2260      	movs	r2, #96	; 0x60
 8010c96:	2100      	movs	r1, #0
 8010c98:	4618      	mov	r0, r3
 8010c9a:	f001 fc60 	bl	801255e <memset>
 8010c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ca0:	4a0c      	ldr	r2, [pc, #48]	; (8010cd4 <prvInitialiseNewTask+0x140>)
 8010ca2:	661a      	str	r2, [r3, #96]	; 0x60
 8010ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ca6:	4a0c      	ldr	r2, [pc, #48]	; (8010cd8 <prvInitialiseNewTask+0x144>)
 8010ca8:	665a      	str	r2, [r3, #100]	; 0x64
 8010caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cac:	4a0b      	ldr	r2, [pc, #44]	; (8010cdc <prvInitialiseNewTask+0x148>)
 8010cae:	669a      	str	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010cb0:	683a      	ldr	r2, [r7, #0]
 8010cb2:	68f9      	ldr	r1, [r7, #12]
 8010cb4:	69b8      	ldr	r0, [r7, #24]
 8010cb6:	f000 fee5 	bl	8011a84 <pxPortInitialiseStack>
 8010cba:	4602      	mov	r2, r0
 8010cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cbe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d002      	beq.n	8010ccc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010cca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010ccc:	bf00      	nop
 8010cce:	3720      	adds	r7, #32
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	bd80      	pop	{r7, pc}
 8010cd4:	080160b8 	.word	0x080160b8
 8010cd8:	080160d8 	.word	0x080160d8
 8010cdc:	08016098 	.word	0x08016098

08010ce0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	b082      	sub	sp, #8
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010ce8:	f000 fffc 	bl	8011ce4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010cec:	4b2a      	ldr	r3, [pc, #168]	; (8010d98 <prvAddNewTaskToReadyList+0xb8>)
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	3301      	adds	r3, #1
 8010cf2:	4a29      	ldr	r2, [pc, #164]	; (8010d98 <prvAddNewTaskToReadyList+0xb8>)
 8010cf4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010cf6:	4b29      	ldr	r3, [pc, #164]	; (8010d9c <prvAddNewTaskToReadyList+0xbc>)
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d109      	bne.n	8010d12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010cfe:	4a27      	ldr	r2, [pc, #156]	; (8010d9c <prvAddNewTaskToReadyList+0xbc>)
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010d04:	4b24      	ldr	r3, [pc, #144]	; (8010d98 <prvAddNewTaskToReadyList+0xb8>)
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	2b01      	cmp	r3, #1
 8010d0a:	d110      	bne.n	8010d2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010d0c:	f000 fbd6 	bl	80114bc <prvInitialiseTaskLists>
 8010d10:	e00d      	b.n	8010d2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010d12:	4b23      	ldr	r3, [pc, #140]	; (8010da0 <prvAddNewTaskToReadyList+0xc0>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d109      	bne.n	8010d2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010d1a:	4b20      	ldr	r3, [pc, #128]	; (8010d9c <prvAddNewTaskToReadyList+0xbc>)
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d24:	429a      	cmp	r2, r3
 8010d26:	d802      	bhi.n	8010d2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010d28:	4a1c      	ldr	r2, [pc, #112]	; (8010d9c <prvAddNewTaskToReadyList+0xbc>)
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010d2e:	4b1d      	ldr	r3, [pc, #116]	; (8010da4 <prvAddNewTaskToReadyList+0xc4>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	3301      	adds	r3, #1
 8010d34:	4a1b      	ldr	r2, [pc, #108]	; (8010da4 <prvAddNewTaskToReadyList+0xc4>)
 8010d36:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d3c:	2201      	movs	r2, #1
 8010d3e:	409a      	lsls	r2, r3
 8010d40:	4b19      	ldr	r3, [pc, #100]	; (8010da8 <prvAddNewTaskToReadyList+0xc8>)
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	4313      	orrs	r3, r2
 8010d46:	4a18      	ldr	r2, [pc, #96]	; (8010da8 <prvAddNewTaskToReadyList+0xc8>)
 8010d48:	6013      	str	r3, [r2, #0]
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d4e:	4613      	mov	r3, r2
 8010d50:	009b      	lsls	r3, r3, #2
 8010d52:	4413      	add	r3, r2
 8010d54:	009b      	lsls	r3, r3, #2
 8010d56:	4a15      	ldr	r2, [pc, #84]	; (8010dac <prvAddNewTaskToReadyList+0xcc>)
 8010d58:	441a      	add	r2, r3
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	3304      	adds	r3, #4
 8010d5e:	4619      	mov	r1, r3
 8010d60:	4610      	mov	r0, r2
 8010d62:	f7ff f828 	bl	800fdb6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010d66:	f000 ffed 	bl	8011d44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010d6a:	4b0d      	ldr	r3, [pc, #52]	; (8010da0 <prvAddNewTaskToReadyList+0xc0>)
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d00e      	beq.n	8010d90 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010d72:	4b0a      	ldr	r3, [pc, #40]	; (8010d9c <prvAddNewTaskToReadyList+0xbc>)
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d7c:	429a      	cmp	r2, r3
 8010d7e:	d207      	bcs.n	8010d90 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010d80:	4b0b      	ldr	r3, [pc, #44]	; (8010db0 <prvAddNewTaskToReadyList+0xd0>)
 8010d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d86:	601a      	str	r2, [r3, #0]
 8010d88:	f3bf 8f4f 	dsb	sy
 8010d8c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010d90:	bf00      	nop
 8010d92:	3708      	adds	r7, #8
 8010d94:	46bd      	mov	sp, r7
 8010d96:	bd80      	pop	{r7, pc}
 8010d98:	200010a4 	.word	0x200010a4
 8010d9c:	20000fa4 	.word	0x20000fa4
 8010da0:	200010b0 	.word	0x200010b0
 8010da4:	200010c0 	.word	0x200010c0
 8010da8:	200010ac 	.word	0x200010ac
 8010dac:	20000fa8 	.word	0x20000fa8
 8010db0:	e000ed04 	.word	0xe000ed04

08010db4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010db4:	b580      	push	{r7, lr}
 8010db6:	b084      	sub	sp, #16
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d017      	beq.n	8010df6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010dc6:	4b13      	ldr	r3, [pc, #76]	; (8010e14 <vTaskDelay+0x60>)
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d00a      	beq.n	8010de4 <vTaskDelay+0x30>
	__asm volatile
 8010dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dd2:	f383 8811 	msr	BASEPRI, r3
 8010dd6:	f3bf 8f6f 	isb	sy
 8010dda:	f3bf 8f4f 	dsb	sy
 8010dde:	60bb      	str	r3, [r7, #8]
}
 8010de0:	bf00      	nop
 8010de2:	e7fe      	b.n	8010de2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010de4:	f000 f884 	bl	8010ef0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010de8:	2100      	movs	r1, #0
 8010dea:	6878      	ldr	r0, [r7, #4]
 8010dec:	f000 fde4 	bl	80119b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010df0:	f000 f88c 	bl	8010f0c <xTaskResumeAll>
 8010df4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d107      	bne.n	8010e0c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8010dfc:	4b06      	ldr	r3, [pc, #24]	; (8010e18 <vTaskDelay+0x64>)
 8010dfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e02:	601a      	str	r2, [r3, #0]
 8010e04:	f3bf 8f4f 	dsb	sy
 8010e08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010e0c:	bf00      	nop
 8010e0e:	3710      	adds	r7, #16
 8010e10:	46bd      	mov	sp, r7
 8010e12:	bd80      	pop	{r7, pc}
 8010e14:	200010cc 	.word	0x200010cc
 8010e18:	e000ed04 	.word	0xe000ed04

08010e1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b08a      	sub	sp, #40	; 0x28
 8010e20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010e22:	2300      	movs	r3, #0
 8010e24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010e26:	2300      	movs	r3, #0
 8010e28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010e2a:	463a      	mov	r2, r7
 8010e2c:	1d39      	adds	r1, r7, #4
 8010e2e:	f107 0308 	add.w	r3, r7, #8
 8010e32:	4618      	mov	r0, r3
 8010e34:	f7f0 f834 	bl	8000ea0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010e38:	6839      	ldr	r1, [r7, #0]
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	68ba      	ldr	r2, [r7, #8]
 8010e3e:	9202      	str	r2, [sp, #8]
 8010e40:	9301      	str	r3, [sp, #4]
 8010e42:	2300      	movs	r3, #0
 8010e44:	9300      	str	r3, [sp, #0]
 8010e46:	2300      	movs	r3, #0
 8010e48:	460a      	mov	r2, r1
 8010e4a:	4921      	ldr	r1, [pc, #132]	; (8010ed0 <vTaskStartScheduler+0xb4>)
 8010e4c:	4821      	ldr	r0, [pc, #132]	; (8010ed4 <vTaskStartScheduler+0xb8>)
 8010e4e:	f7ff fdff 	bl	8010a50 <xTaskCreateStatic>
 8010e52:	4603      	mov	r3, r0
 8010e54:	4a20      	ldr	r2, [pc, #128]	; (8010ed8 <vTaskStartScheduler+0xbc>)
 8010e56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010e58:	4b1f      	ldr	r3, [pc, #124]	; (8010ed8 <vTaskStartScheduler+0xbc>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d002      	beq.n	8010e66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010e60:	2301      	movs	r3, #1
 8010e62:	617b      	str	r3, [r7, #20]
 8010e64:	e001      	b.n	8010e6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010e66:	2300      	movs	r3, #0
 8010e68:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010e6a:	697b      	ldr	r3, [r7, #20]
 8010e6c:	2b01      	cmp	r3, #1
 8010e6e:	d11b      	bne.n	8010ea8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8010e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e74:	f383 8811 	msr	BASEPRI, r3
 8010e78:	f3bf 8f6f 	isb	sy
 8010e7c:	f3bf 8f4f 	dsb	sy
 8010e80:	613b      	str	r3, [r7, #16]
}
 8010e82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010e84:	4b15      	ldr	r3, [pc, #84]	; (8010edc <vTaskStartScheduler+0xc0>)
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	335c      	adds	r3, #92	; 0x5c
 8010e8a:	4a15      	ldr	r2, [pc, #84]	; (8010ee0 <vTaskStartScheduler+0xc4>)
 8010e8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010e8e:	4b15      	ldr	r3, [pc, #84]	; (8010ee4 <vTaskStartScheduler+0xc8>)
 8010e90:	f04f 32ff 	mov.w	r2, #4294967295
 8010e94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010e96:	4b14      	ldr	r3, [pc, #80]	; (8010ee8 <vTaskStartScheduler+0xcc>)
 8010e98:	2201      	movs	r2, #1
 8010e9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010e9c:	4b13      	ldr	r3, [pc, #76]	; (8010eec <vTaskStartScheduler+0xd0>)
 8010e9e:	2200      	movs	r2, #0
 8010ea0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010ea2:	f000 fe7d 	bl	8011ba0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010ea6:	e00e      	b.n	8010ec6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010ea8:	697b      	ldr	r3, [r7, #20]
 8010eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010eae:	d10a      	bne.n	8010ec6 <vTaskStartScheduler+0xaa>
	__asm volatile
 8010eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010eb4:	f383 8811 	msr	BASEPRI, r3
 8010eb8:	f3bf 8f6f 	isb	sy
 8010ebc:	f3bf 8f4f 	dsb	sy
 8010ec0:	60fb      	str	r3, [r7, #12]
}
 8010ec2:	bf00      	nop
 8010ec4:	e7fe      	b.n	8010ec4 <vTaskStartScheduler+0xa8>
}
 8010ec6:	bf00      	nop
 8010ec8:	3718      	adds	r7, #24
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
 8010ece:	bf00      	nop
 8010ed0:	08016048 	.word	0x08016048
 8010ed4:	0801148d 	.word	0x0801148d
 8010ed8:	200010c8 	.word	0x200010c8
 8010edc:	20000fa4 	.word	0x20000fa4
 8010ee0:	200005b8 	.word	0x200005b8
 8010ee4:	200010c4 	.word	0x200010c4
 8010ee8:	200010b0 	.word	0x200010b0
 8010eec:	200010a8 	.word	0x200010a8

08010ef0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010ef0:	b480      	push	{r7}
 8010ef2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010ef4:	4b04      	ldr	r3, [pc, #16]	; (8010f08 <vTaskSuspendAll+0x18>)
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	3301      	adds	r3, #1
 8010efa:	4a03      	ldr	r2, [pc, #12]	; (8010f08 <vTaskSuspendAll+0x18>)
 8010efc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010efe:	bf00      	nop
 8010f00:	46bd      	mov	sp, r7
 8010f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f06:	4770      	bx	lr
 8010f08:	200010cc 	.word	0x200010cc

08010f0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b084      	sub	sp, #16
 8010f10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010f12:	2300      	movs	r3, #0
 8010f14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010f16:	2300      	movs	r3, #0
 8010f18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010f1a:	4b41      	ldr	r3, [pc, #260]	; (8011020 <xTaskResumeAll+0x114>)
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d10a      	bne.n	8010f38 <xTaskResumeAll+0x2c>
	__asm volatile
 8010f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f26:	f383 8811 	msr	BASEPRI, r3
 8010f2a:	f3bf 8f6f 	isb	sy
 8010f2e:	f3bf 8f4f 	dsb	sy
 8010f32:	603b      	str	r3, [r7, #0]
}
 8010f34:	bf00      	nop
 8010f36:	e7fe      	b.n	8010f36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010f38:	f000 fed4 	bl	8011ce4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010f3c:	4b38      	ldr	r3, [pc, #224]	; (8011020 <xTaskResumeAll+0x114>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	3b01      	subs	r3, #1
 8010f42:	4a37      	ldr	r2, [pc, #220]	; (8011020 <xTaskResumeAll+0x114>)
 8010f44:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f46:	4b36      	ldr	r3, [pc, #216]	; (8011020 <xTaskResumeAll+0x114>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d161      	bne.n	8011012 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010f4e:	4b35      	ldr	r3, [pc, #212]	; (8011024 <xTaskResumeAll+0x118>)
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d05d      	beq.n	8011012 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010f56:	e02e      	b.n	8010fb6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f58:	4b33      	ldr	r3, [pc, #204]	; (8011028 <xTaskResumeAll+0x11c>)
 8010f5a:	68db      	ldr	r3, [r3, #12]
 8010f5c:	68db      	ldr	r3, [r3, #12]
 8010f5e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	3318      	adds	r3, #24
 8010f64:	4618      	mov	r0, r3
 8010f66:	f7fe ff83 	bl	800fe70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	3304      	adds	r3, #4
 8010f6e:	4618      	mov	r0, r3
 8010f70:	f7fe ff7e 	bl	800fe70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f78:	2201      	movs	r2, #1
 8010f7a:	409a      	lsls	r2, r3
 8010f7c:	4b2b      	ldr	r3, [pc, #172]	; (801102c <xTaskResumeAll+0x120>)
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	4313      	orrs	r3, r2
 8010f82:	4a2a      	ldr	r2, [pc, #168]	; (801102c <xTaskResumeAll+0x120>)
 8010f84:	6013      	str	r3, [r2, #0]
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f8a:	4613      	mov	r3, r2
 8010f8c:	009b      	lsls	r3, r3, #2
 8010f8e:	4413      	add	r3, r2
 8010f90:	009b      	lsls	r3, r3, #2
 8010f92:	4a27      	ldr	r2, [pc, #156]	; (8011030 <xTaskResumeAll+0x124>)
 8010f94:	441a      	add	r2, r3
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	3304      	adds	r3, #4
 8010f9a:	4619      	mov	r1, r3
 8010f9c:	4610      	mov	r0, r2
 8010f9e:	f7fe ff0a 	bl	800fdb6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fa6:	4b23      	ldr	r3, [pc, #140]	; (8011034 <xTaskResumeAll+0x128>)
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fac:	429a      	cmp	r2, r3
 8010fae:	d302      	bcc.n	8010fb6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8010fb0:	4b21      	ldr	r3, [pc, #132]	; (8011038 <xTaskResumeAll+0x12c>)
 8010fb2:	2201      	movs	r2, #1
 8010fb4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010fb6:	4b1c      	ldr	r3, [pc, #112]	; (8011028 <xTaskResumeAll+0x11c>)
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d1cc      	bne.n	8010f58 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d001      	beq.n	8010fc8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010fc4:	f000 fb1c 	bl	8011600 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010fc8:	4b1c      	ldr	r3, [pc, #112]	; (801103c <xTaskResumeAll+0x130>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d010      	beq.n	8010ff6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010fd4:	f000 f836 	bl	8011044 <xTaskIncrementTick>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d002      	beq.n	8010fe4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8010fde:	4b16      	ldr	r3, [pc, #88]	; (8011038 <xTaskResumeAll+0x12c>)
 8010fe0:	2201      	movs	r2, #1
 8010fe2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	3b01      	subs	r3, #1
 8010fe8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d1f1      	bne.n	8010fd4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8010ff0:	4b12      	ldr	r3, [pc, #72]	; (801103c <xTaskResumeAll+0x130>)
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010ff6:	4b10      	ldr	r3, [pc, #64]	; (8011038 <xTaskResumeAll+0x12c>)
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d009      	beq.n	8011012 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010ffe:	2301      	movs	r3, #1
 8011000:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011002:	4b0f      	ldr	r3, [pc, #60]	; (8011040 <xTaskResumeAll+0x134>)
 8011004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011008:	601a      	str	r2, [r3, #0]
 801100a:	f3bf 8f4f 	dsb	sy
 801100e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011012:	f000 fe97 	bl	8011d44 <vPortExitCritical>

	return xAlreadyYielded;
 8011016:	68bb      	ldr	r3, [r7, #8]
}
 8011018:	4618      	mov	r0, r3
 801101a:	3710      	adds	r7, #16
 801101c:	46bd      	mov	sp, r7
 801101e:	bd80      	pop	{r7, pc}
 8011020:	200010cc 	.word	0x200010cc
 8011024:	200010a4 	.word	0x200010a4
 8011028:	20001064 	.word	0x20001064
 801102c:	200010ac 	.word	0x200010ac
 8011030:	20000fa8 	.word	0x20000fa8
 8011034:	20000fa4 	.word	0x20000fa4
 8011038:	200010b8 	.word	0x200010b8
 801103c:	200010b4 	.word	0x200010b4
 8011040:	e000ed04 	.word	0xe000ed04

08011044 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011044:	b580      	push	{r7, lr}
 8011046:	b086      	sub	sp, #24
 8011048:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801104a:	2300      	movs	r3, #0
 801104c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801104e:	4b4e      	ldr	r3, [pc, #312]	; (8011188 <xTaskIncrementTick+0x144>)
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	2b00      	cmp	r3, #0
 8011054:	f040 808e 	bne.w	8011174 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011058:	4b4c      	ldr	r3, [pc, #304]	; (801118c <xTaskIncrementTick+0x148>)
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	3301      	adds	r3, #1
 801105e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011060:	4a4a      	ldr	r2, [pc, #296]	; (801118c <xTaskIncrementTick+0x148>)
 8011062:	693b      	ldr	r3, [r7, #16]
 8011064:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011066:	693b      	ldr	r3, [r7, #16]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d120      	bne.n	80110ae <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801106c:	4b48      	ldr	r3, [pc, #288]	; (8011190 <xTaskIncrementTick+0x14c>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d00a      	beq.n	801108c <xTaskIncrementTick+0x48>
	__asm volatile
 8011076:	f04f 0350 	mov.w	r3, #80	; 0x50
 801107a:	f383 8811 	msr	BASEPRI, r3
 801107e:	f3bf 8f6f 	isb	sy
 8011082:	f3bf 8f4f 	dsb	sy
 8011086:	603b      	str	r3, [r7, #0]
}
 8011088:	bf00      	nop
 801108a:	e7fe      	b.n	801108a <xTaskIncrementTick+0x46>
 801108c:	4b40      	ldr	r3, [pc, #256]	; (8011190 <xTaskIncrementTick+0x14c>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	60fb      	str	r3, [r7, #12]
 8011092:	4b40      	ldr	r3, [pc, #256]	; (8011194 <xTaskIncrementTick+0x150>)
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	4a3e      	ldr	r2, [pc, #248]	; (8011190 <xTaskIncrementTick+0x14c>)
 8011098:	6013      	str	r3, [r2, #0]
 801109a:	4a3e      	ldr	r2, [pc, #248]	; (8011194 <xTaskIncrementTick+0x150>)
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	6013      	str	r3, [r2, #0]
 80110a0:	4b3d      	ldr	r3, [pc, #244]	; (8011198 <xTaskIncrementTick+0x154>)
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	3301      	adds	r3, #1
 80110a6:	4a3c      	ldr	r2, [pc, #240]	; (8011198 <xTaskIncrementTick+0x154>)
 80110a8:	6013      	str	r3, [r2, #0]
 80110aa:	f000 faa9 	bl	8011600 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80110ae:	4b3b      	ldr	r3, [pc, #236]	; (801119c <xTaskIncrementTick+0x158>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	693a      	ldr	r2, [r7, #16]
 80110b4:	429a      	cmp	r2, r3
 80110b6:	d348      	bcc.n	801114a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80110b8:	4b35      	ldr	r3, [pc, #212]	; (8011190 <xTaskIncrementTick+0x14c>)
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d104      	bne.n	80110cc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80110c2:	4b36      	ldr	r3, [pc, #216]	; (801119c <xTaskIncrementTick+0x158>)
 80110c4:	f04f 32ff 	mov.w	r2, #4294967295
 80110c8:	601a      	str	r2, [r3, #0]
					break;
 80110ca:	e03e      	b.n	801114a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110cc:	4b30      	ldr	r3, [pc, #192]	; (8011190 <xTaskIncrementTick+0x14c>)
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	68db      	ldr	r3, [r3, #12]
 80110d2:	68db      	ldr	r3, [r3, #12]
 80110d4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80110d6:	68bb      	ldr	r3, [r7, #8]
 80110d8:	685b      	ldr	r3, [r3, #4]
 80110da:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80110dc:	693a      	ldr	r2, [r7, #16]
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	429a      	cmp	r2, r3
 80110e2:	d203      	bcs.n	80110ec <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80110e4:	4a2d      	ldr	r2, [pc, #180]	; (801119c <xTaskIncrementTick+0x158>)
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80110ea:	e02e      	b.n	801114a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	3304      	adds	r3, #4
 80110f0:	4618      	mov	r0, r3
 80110f2:	f7fe febd 	bl	800fe70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80110f6:	68bb      	ldr	r3, [r7, #8]
 80110f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d004      	beq.n	8011108 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80110fe:	68bb      	ldr	r3, [r7, #8]
 8011100:	3318      	adds	r3, #24
 8011102:	4618      	mov	r0, r3
 8011104:	f7fe feb4 	bl	800fe70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801110c:	2201      	movs	r2, #1
 801110e:	409a      	lsls	r2, r3
 8011110:	4b23      	ldr	r3, [pc, #140]	; (80111a0 <xTaskIncrementTick+0x15c>)
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	4313      	orrs	r3, r2
 8011116:	4a22      	ldr	r2, [pc, #136]	; (80111a0 <xTaskIncrementTick+0x15c>)
 8011118:	6013      	str	r3, [r2, #0]
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801111e:	4613      	mov	r3, r2
 8011120:	009b      	lsls	r3, r3, #2
 8011122:	4413      	add	r3, r2
 8011124:	009b      	lsls	r3, r3, #2
 8011126:	4a1f      	ldr	r2, [pc, #124]	; (80111a4 <xTaskIncrementTick+0x160>)
 8011128:	441a      	add	r2, r3
 801112a:	68bb      	ldr	r3, [r7, #8]
 801112c:	3304      	adds	r3, #4
 801112e:	4619      	mov	r1, r3
 8011130:	4610      	mov	r0, r2
 8011132:	f7fe fe40 	bl	800fdb6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011136:	68bb      	ldr	r3, [r7, #8]
 8011138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801113a:	4b1b      	ldr	r3, [pc, #108]	; (80111a8 <xTaskIncrementTick+0x164>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011140:	429a      	cmp	r2, r3
 8011142:	d3b9      	bcc.n	80110b8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8011144:	2301      	movs	r3, #1
 8011146:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011148:	e7b6      	b.n	80110b8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801114a:	4b17      	ldr	r3, [pc, #92]	; (80111a8 <xTaskIncrementTick+0x164>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011150:	4914      	ldr	r1, [pc, #80]	; (80111a4 <xTaskIncrementTick+0x160>)
 8011152:	4613      	mov	r3, r2
 8011154:	009b      	lsls	r3, r3, #2
 8011156:	4413      	add	r3, r2
 8011158:	009b      	lsls	r3, r3, #2
 801115a:	440b      	add	r3, r1
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	2b01      	cmp	r3, #1
 8011160:	d901      	bls.n	8011166 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8011162:	2301      	movs	r3, #1
 8011164:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011166:	4b11      	ldr	r3, [pc, #68]	; (80111ac <xTaskIncrementTick+0x168>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d007      	beq.n	801117e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 801116e:	2301      	movs	r3, #1
 8011170:	617b      	str	r3, [r7, #20]
 8011172:	e004      	b.n	801117e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011174:	4b0e      	ldr	r3, [pc, #56]	; (80111b0 <xTaskIncrementTick+0x16c>)
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	3301      	adds	r3, #1
 801117a:	4a0d      	ldr	r2, [pc, #52]	; (80111b0 <xTaskIncrementTick+0x16c>)
 801117c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801117e:	697b      	ldr	r3, [r7, #20]
}
 8011180:	4618      	mov	r0, r3
 8011182:	3718      	adds	r7, #24
 8011184:	46bd      	mov	sp, r7
 8011186:	bd80      	pop	{r7, pc}
 8011188:	200010cc 	.word	0x200010cc
 801118c:	200010a8 	.word	0x200010a8
 8011190:	2000105c 	.word	0x2000105c
 8011194:	20001060 	.word	0x20001060
 8011198:	200010bc 	.word	0x200010bc
 801119c:	200010c4 	.word	0x200010c4
 80111a0:	200010ac 	.word	0x200010ac
 80111a4:	20000fa8 	.word	0x20000fa8
 80111a8:	20000fa4 	.word	0x20000fa4
 80111ac:	200010b8 	.word	0x200010b8
 80111b0:	200010b4 	.word	0x200010b4

080111b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80111b4:	b480      	push	{r7}
 80111b6:	b087      	sub	sp, #28
 80111b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80111ba:	4b29      	ldr	r3, [pc, #164]	; (8011260 <vTaskSwitchContext+0xac>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d003      	beq.n	80111ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80111c2:	4b28      	ldr	r3, [pc, #160]	; (8011264 <vTaskSwitchContext+0xb0>)
 80111c4:	2201      	movs	r2, #1
 80111c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80111c8:	e044      	b.n	8011254 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80111ca:	4b26      	ldr	r3, [pc, #152]	; (8011264 <vTaskSwitchContext+0xb0>)
 80111cc:	2200      	movs	r2, #0
 80111ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111d0:	4b25      	ldr	r3, [pc, #148]	; (8011268 <vTaskSwitchContext+0xb4>)
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	fab3 f383 	clz	r3, r3
 80111dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80111de:	7afb      	ldrb	r3, [r7, #11]
 80111e0:	f1c3 031f 	rsb	r3, r3, #31
 80111e4:	617b      	str	r3, [r7, #20]
 80111e6:	4921      	ldr	r1, [pc, #132]	; (801126c <vTaskSwitchContext+0xb8>)
 80111e8:	697a      	ldr	r2, [r7, #20]
 80111ea:	4613      	mov	r3, r2
 80111ec:	009b      	lsls	r3, r3, #2
 80111ee:	4413      	add	r3, r2
 80111f0:	009b      	lsls	r3, r3, #2
 80111f2:	440b      	add	r3, r1
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d10a      	bne.n	8011210 <vTaskSwitchContext+0x5c>
	__asm volatile
 80111fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111fe:	f383 8811 	msr	BASEPRI, r3
 8011202:	f3bf 8f6f 	isb	sy
 8011206:	f3bf 8f4f 	dsb	sy
 801120a:	607b      	str	r3, [r7, #4]
}
 801120c:	bf00      	nop
 801120e:	e7fe      	b.n	801120e <vTaskSwitchContext+0x5a>
 8011210:	697a      	ldr	r2, [r7, #20]
 8011212:	4613      	mov	r3, r2
 8011214:	009b      	lsls	r3, r3, #2
 8011216:	4413      	add	r3, r2
 8011218:	009b      	lsls	r3, r3, #2
 801121a:	4a14      	ldr	r2, [pc, #80]	; (801126c <vTaskSwitchContext+0xb8>)
 801121c:	4413      	add	r3, r2
 801121e:	613b      	str	r3, [r7, #16]
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	685b      	ldr	r3, [r3, #4]
 8011224:	685a      	ldr	r2, [r3, #4]
 8011226:	693b      	ldr	r3, [r7, #16]
 8011228:	605a      	str	r2, [r3, #4]
 801122a:	693b      	ldr	r3, [r7, #16]
 801122c:	685a      	ldr	r2, [r3, #4]
 801122e:	693b      	ldr	r3, [r7, #16]
 8011230:	3308      	adds	r3, #8
 8011232:	429a      	cmp	r2, r3
 8011234:	d104      	bne.n	8011240 <vTaskSwitchContext+0x8c>
 8011236:	693b      	ldr	r3, [r7, #16]
 8011238:	685b      	ldr	r3, [r3, #4]
 801123a:	685a      	ldr	r2, [r3, #4]
 801123c:	693b      	ldr	r3, [r7, #16]
 801123e:	605a      	str	r2, [r3, #4]
 8011240:	693b      	ldr	r3, [r7, #16]
 8011242:	685b      	ldr	r3, [r3, #4]
 8011244:	68db      	ldr	r3, [r3, #12]
 8011246:	4a0a      	ldr	r2, [pc, #40]	; (8011270 <vTaskSwitchContext+0xbc>)
 8011248:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801124a:	4b09      	ldr	r3, [pc, #36]	; (8011270 <vTaskSwitchContext+0xbc>)
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	335c      	adds	r3, #92	; 0x5c
 8011250:	4a08      	ldr	r2, [pc, #32]	; (8011274 <vTaskSwitchContext+0xc0>)
 8011252:	6013      	str	r3, [r2, #0]
}
 8011254:	bf00      	nop
 8011256:	371c      	adds	r7, #28
 8011258:	46bd      	mov	sp, r7
 801125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125e:	4770      	bx	lr
 8011260:	200010cc 	.word	0x200010cc
 8011264:	200010b8 	.word	0x200010b8
 8011268:	200010ac 	.word	0x200010ac
 801126c:	20000fa8 	.word	0x20000fa8
 8011270:	20000fa4 	.word	0x20000fa4
 8011274:	200005b8 	.word	0x200005b8

08011278 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b084      	sub	sp, #16
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
 8011280:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	2b00      	cmp	r3, #0
 8011286:	d10a      	bne.n	801129e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011288:	f04f 0350 	mov.w	r3, #80	; 0x50
 801128c:	f383 8811 	msr	BASEPRI, r3
 8011290:	f3bf 8f6f 	isb	sy
 8011294:	f3bf 8f4f 	dsb	sy
 8011298:	60fb      	str	r3, [r7, #12]
}
 801129a:	bf00      	nop
 801129c:	e7fe      	b.n	801129c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801129e:	4b07      	ldr	r3, [pc, #28]	; (80112bc <vTaskPlaceOnEventList+0x44>)
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	3318      	adds	r3, #24
 80112a4:	4619      	mov	r1, r3
 80112a6:	6878      	ldr	r0, [r7, #4]
 80112a8:	f7fe fda9 	bl	800fdfe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80112ac:	2101      	movs	r1, #1
 80112ae:	6838      	ldr	r0, [r7, #0]
 80112b0:	f000 fb82 	bl	80119b8 <prvAddCurrentTaskToDelayedList>
}
 80112b4:	bf00      	nop
 80112b6:	3710      	adds	r7, #16
 80112b8:	46bd      	mov	sp, r7
 80112ba:	bd80      	pop	{r7, pc}
 80112bc:	20000fa4 	.word	0x20000fa4

080112c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b086      	sub	sp, #24
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	68db      	ldr	r3, [r3, #12]
 80112cc:	68db      	ldr	r3, [r3, #12]
 80112ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80112d0:	693b      	ldr	r3, [r7, #16]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d10a      	bne.n	80112ec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80112d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112da:	f383 8811 	msr	BASEPRI, r3
 80112de:	f3bf 8f6f 	isb	sy
 80112e2:	f3bf 8f4f 	dsb	sy
 80112e6:	60fb      	str	r3, [r7, #12]
}
 80112e8:	bf00      	nop
 80112ea:	e7fe      	b.n	80112ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80112ec:	693b      	ldr	r3, [r7, #16]
 80112ee:	3318      	adds	r3, #24
 80112f0:	4618      	mov	r0, r3
 80112f2:	f7fe fdbd 	bl	800fe70 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80112f6:	4b1d      	ldr	r3, [pc, #116]	; (801136c <xTaskRemoveFromEventList+0xac>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d11c      	bne.n	8011338 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80112fe:	693b      	ldr	r3, [r7, #16]
 8011300:	3304      	adds	r3, #4
 8011302:	4618      	mov	r0, r3
 8011304:	f7fe fdb4 	bl	800fe70 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011308:	693b      	ldr	r3, [r7, #16]
 801130a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801130c:	2201      	movs	r2, #1
 801130e:	409a      	lsls	r2, r3
 8011310:	4b17      	ldr	r3, [pc, #92]	; (8011370 <xTaskRemoveFromEventList+0xb0>)
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	4313      	orrs	r3, r2
 8011316:	4a16      	ldr	r2, [pc, #88]	; (8011370 <xTaskRemoveFromEventList+0xb0>)
 8011318:	6013      	str	r3, [r2, #0]
 801131a:	693b      	ldr	r3, [r7, #16]
 801131c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801131e:	4613      	mov	r3, r2
 8011320:	009b      	lsls	r3, r3, #2
 8011322:	4413      	add	r3, r2
 8011324:	009b      	lsls	r3, r3, #2
 8011326:	4a13      	ldr	r2, [pc, #76]	; (8011374 <xTaskRemoveFromEventList+0xb4>)
 8011328:	441a      	add	r2, r3
 801132a:	693b      	ldr	r3, [r7, #16]
 801132c:	3304      	adds	r3, #4
 801132e:	4619      	mov	r1, r3
 8011330:	4610      	mov	r0, r2
 8011332:	f7fe fd40 	bl	800fdb6 <vListInsertEnd>
 8011336:	e005      	b.n	8011344 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011338:	693b      	ldr	r3, [r7, #16]
 801133a:	3318      	adds	r3, #24
 801133c:	4619      	mov	r1, r3
 801133e:	480e      	ldr	r0, [pc, #56]	; (8011378 <xTaskRemoveFromEventList+0xb8>)
 8011340:	f7fe fd39 	bl	800fdb6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011344:	693b      	ldr	r3, [r7, #16]
 8011346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011348:	4b0c      	ldr	r3, [pc, #48]	; (801137c <xTaskRemoveFromEventList+0xbc>)
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801134e:	429a      	cmp	r2, r3
 8011350:	d905      	bls.n	801135e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011352:	2301      	movs	r3, #1
 8011354:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011356:	4b0a      	ldr	r3, [pc, #40]	; (8011380 <xTaskRemoveFromEventList+0xc0>)
 8011358:	2201      	movs	r2, #1
 801135a:	601a      	str	r2, [r3, #0]
 801135c:	e001      	b.n	8011362 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 801135e:	2300      	movs	r3, #0
 8011360:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011362:	697b      	ldr	r3, [r7, #20]
}
 8011364:	4618      	mov	r0, r3
 8011366:	3718      	adds	r7, #24
 8011368:	46bd      	mov	sp, r7
 801136a:	bd80      	pop	{r7, pc}
 801136c:	200010cc 	.word	0x200010cc
 8011370:	200010ac 	.word	0x200010ac
 8011374:	20000fa8 	.word	0x20000fa8
 8011378:	20001064 	.word	0x20001064
 801137c:	20000fa4 	.word	0x20000fa4
 8011380:	200010b8 	.word	0x200010b8

08011384 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011384:	b480      	push	{r7}
 8011386:	b083      	sub	sp, #12
 8011388:	af00      	add	r7, sp, #0
 801138a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801138c:	4b06      	ldr	r3, [pc, #24]	; (80113a8 <vTaskInternalSetTimeOutState+0x24>)
 801138e:	681a      	ldr	r2, [r3, #0]
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011394:	4b05      	ldr	r3, [pc, #20]	; (80113ac <vTaskInternalSetTimeOutState+0x28>)
 8011396:	681a      	ldr	r2, [r3, #0]
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	605a      	str	r2, [r3, #4]
}
 801139c:	bf00      	nop
 801139e:	370c      	adds	r7, #12
 80113a0:	46bd      	mov	sp, r7
 80113a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113a6:	4770      	bx	lr
 80113a8:	200010bc 	.word	0x200010bc
 80113ac:	200010a8 	.word	0x200010a8

080113b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b088      	sub	sp, #32
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
 80113b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d10a      	bne.n	80113d6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80113c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113c4:	f383 8811 	msr	BASEPRI, r3
 80113c8:	f3bf 8f6f 	isb	sy
 80113cc:	f3bf 8f4f 	dsb	sy
 80113d0:	613b      	str	r3, [r7, #16]
}
 80113d2:	bf00      	nop
 80113d4:	e7fe      	b.n	80113d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80113d6:	683b      	ldr	r3, [r7, #0]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d10a      	bne.n	80113f2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80113dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113e0:	f383 8811 	msr	BASEPRI, r3
 80113e4:	f3bf 8f6f 	isb	sy
 80113e8:	f3bf 8f4f 	dsb	sy
 80113ec:	60fb      	str	r3, [r7, #12]
}
 80113ee:	bf00      	nop
 80113f0:	e7fe      	b.n	80113f0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80113f2:	f000 fc77 	bl	8011ce4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80113f6:	4b1d      	ldr	r3, [pc, #116]	; (801146c <xTaskCheckForTimeOut+0xbc>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	685b      	ldr	r3, [r3, #4]
 8011400:	69ba      	ldr	r2, [r7, #24]
 8011402:	1ad3      	subs	r3, r2, r3
 8011404:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011406:	683b      	ldr	r3, [r7, #0]
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801140e:	d102      	bne.n	8011416 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011410:	2300      	movs	r3, #0
 8011412:	61fb      	str	r3, [r7, #28]
 8011414:	e023      	b.n	801145e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	681a      	ldr	r2, [r3, #0]
 801141a:	4b15      	ldr	r3, [pc, #84]	; (8011470 <xTaskCheckForTimeOut+0xc0>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	429a      	cmp	r2, r3
 8011420:	d007      	beq.n	8011432 <xTaskCheckForTimeOut+0x82>
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	685b      	ldr	r3, [r3, #4]
 8011426:	69ba      	ldr	r2, [r7, #24]
 8011428:	429a      	cmp	r2, r3
 801142a:	d302      	bcc.n	8011432 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801142c:	2301      	movs	r3, #1
 801142e:	61fb      	str	r3, [r7, #28]
 8011430:	e015      	b.n	801145e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	697a      	ldr	r2, [r7, #20]
 8011438:	429a      	cmp	r2, r3
 801143a:	d20b      	bcs.n	8011454 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801143c:	683b      	ldr	r3, [r7, #0]
 801143e:	681a      	ldr	r2, [r3, #0]
 8011440:	697b      	ldr	r3, [r7, #20]
 8011442:	1ad2      	subs	r2, r2, r3
 8011444:	683b      	ldr	r3, [r7, #0]
 8011446:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011448:	6878      	ldr	r0, [r7, #4]
 801144a:	f7ff ff9b 	bl	8011384 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801144e:	2300      	movs	r3, #0
 8011450:	61fb      	str	r3, [r7, #28]
 8011452:	e004      	b.n	801145e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8011454:	683b      	ldr	r3, [r7, #0]
 8011456:	2200      	movs	r2, #0
 8011458:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801145a:	2301      	movs	r3, #1
 801145c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801145e:	f000 fc71 	bl	8011d44 <vPortExitCritical>

	return xReturn;
 8011462:	69fb      	ldr	r3, [r7, #28]
}
 8011464:	4618      	mov	r0, r3
 8011466:	3720      	adds	r7, #32
 8011468:	46bd      	mov	sp, r7
 801146a:	bd80      	pop	{r7, pc}
 801146c:	200010a8 	.word	0x200010a8
 8011470:	200010bc 	.word	0x200010bc

08011474 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011474:	b480      	push	{r7}
 8011476:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011478:	4b03      	ldr	r3, [pc, #12]	; (8011488 <vTaskMissedYield+0x14>)
 801147a:	2201      	movs	r2, #1
 801147c:	601a      	str	r2, [r3, #0]
}
 801147e:	bf00      	nop
 8011480:	46bd      	mov	sp, r7
 8011482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011486:	4770      	bx	lr
 8011488:	200010b8 	.word	0x200010b8

0801148c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b082      	sub	sp, #8
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011494:	f000 f852 	bl	801153c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011498:	4b06      	ldr	r3, [pc, #24]	; (80114b4 <prvIdleTask+0x28>)
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	2b01      	cmp	r3, #1
 801149e:	d9f9      	bls.n	8011494 <prvIdleTask+0x8>
			{
				taskYIELD();
 80114a0:	4b05      	ldr	r3, [pc, #20]	; (80114b8 <prvIdleTask+0x2c>)
 80114a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114a6:	601a      	str	r2, [r3, #0]
 80114a8:	f3bf 8f4f 	dsb	sy
 80114ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80114b0:	e7f0      	b.n	8011494 <prvIdleTask+0x8>
 80114b2:	bf00      	nop
 80114b4:	20000fa8 	.word	0x20000fa8
 80114b8:	e000ed04 	.word	0xe000ed04

080114bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b082      	sub	sp, #8
 80114c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80114c2:	2300      	movs	r3, #0
 80114c4:	607b      	str	r3, [r7, #4]
 80114c6:	e00c      	b.n	80114e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80114c8:	687a      	ldr	r2, [r7, #4]
 80114ca:	4613      	mov	r3, r2
 80114cc:	009b      	lsls	r3, r3, #2
 80114ce:	4413      	add	r3, r2
 80114d0:	009b      	lsls	r3, r3, #2
 80114d2:	4a12      	ldr	r2, [pc, #72]	; (801151c <prvInitialiseTaskLists+0x60>)
 80114d4:	4413      	add	r3, r2
 80114d6:	4618      	mov	r0, r3
 80114d8:	f7fe fc40 	bl	800fd5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	3301      	adds	r3, #1
 80114e0:	607b      	str	r3, [r7, #4]
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	2b06      	cmp	r3, #6
 80114e6:	d9ef      	bls.n	80114c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80114e8:	480d      	ldr	r0, [pc, #52]	; (8011520 <prvInitialiseTaskLists+0x64>)
 80114ea:	f7fe fc37 	bl	800fd5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80114ee:	480d      	ldr	r0, [pc, #52]	; (8011524 <prvInitialiseTaskLists+0x68>)
 80114f0:	f7fe fc34 	bl	800fd5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80114f4:	480c      	ldr	r0, [pc, #48]	; (8011528 <prvInitialiseTaskLists+0x6c>)
 80114f6:	f7fe fc31 	bl	800fd5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80114fa:	480c      	ldr	r0, [pc, #48]	; (801152c <prvInitialiseTaskLists+0x70>)
 80114fc:	f7fe fc2e 	bl	800fd5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011500:	480b      	ldr	r0, [pc, #44]	; (8011530 <prvInitialiseTaskLists+0x74>)
 8011502:	f7fe fc2b 	bl	800fd5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011506:	4b0b      	ldr	r3, [pc, #44]	; (8011534 <prvInitialiseTaskLists+0x78>)
 8011508:	4a05      	ldr	r2, [pc, #20]	; (8011520 <prvInitialiseTaskLists+0x64>)
 801150a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801150c:	4b0a      	ldr	r3, [pc, #40]	; (8011538 <prvInitialiseTaskLists+0x7c>)
 801150e:	4a05      	ldr	r2, [pc, #20]	; (8011524 <prvInitialiseTaskLists+0x68>)
 8011510:	601a      	str	r2, [r3, #0]
}
 8011512:	bf00      	nop
 8011514:	3708      	adds	r7, #8
 8011516:	46bd      	mov	sp, r7
 8011518:	bd80      	pop	{r7, pc}
 801151a:	bf00      	nop
 801151c:	20000fa8 	.word	0x20000fa8
 8011520:	20001034 	.word	0x20001034
 8011524:	20001048 	.word	0x20001048
 8011528:	20001064 	.word	0x20001064
 801152c:	20001078 	.word	0x20001078
 8011530:	20001090 	.word	0x20001090
 8011534:	2000105c 	.word	0x2000105c
 8011538:	20001060 	.word	0x20001060

0801153c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801153c:	b580      	push	{r7, lr}
 801153e:	b082      	sub	sp, #8
 8011540:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011542:	e019      	b.n	8011578 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011544:	f000 fbce 	bl	8011ce4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011548:	4b10      	ldr	r3, [pc, #64]	; (801158c <prvCheckTasksWaitingTermination+0x50>)
 801154a:	68db      	ldr	r3, [r3, #12]
 801154c:	68db      	ldr	r3, [r3, #12]
 801154e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	3304      	adds	r3, #4
 8011554:	4618      	mov	r0, r3
 8011556:	f7fe fc8b 	bl	800fe70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801155a:	4b0d      	ldr	r3, [pc, #52]	; (8011590 <prvCheckTasksWaitingTermination+0x54>)
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	3b01      	subs	r3, #1
 8011560:	4a0b      	ldr	r2, [pc, #44]	; (8011590 <prvCheckTasksWaitingTermination+0x54>)
 8011562:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011564:	4b0b      	ldr	r3, [pc, #44]	; (8011594 <prvCheckTasksWaitingTermination+0x58>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	3b01      	subs	r3, #1
 801156a:	4a0a      	ldr	r2, [pc, #40]	; (8011594 <prvCheckTasksWaitingTermination+0x58>)
 801156c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801156e:	f000 fbe9 	bl	8011d44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011572:	6878      	ldr	r0, [r7, #4]
 8011574:	f000 f810 	bl	8011598 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011578:	4b06      	ldr	r3, [pc, #24]	; (8011594 <prvCheckTasksWaitingTermination+0x58>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d1e1      	bne.n	8011544 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011580:	bf00      	nop
 8011582:	bf00      	nop
 8011584:	3708      	adds	r7, #8
 8011586:	46bd      	mov	sp, r7
 8011588:	bd80      	pop	{r7, pc}
 801158a:	bf00      	nop
 801158c:	20001078 	.word	0x20001078
 8011590:	200010a4 	.word	0x200010a4
 8011594:	2000108c 	.word	0x2000108c

08011598 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011598:	b580      	push	{r7, lr}
 801159a:	b084      	sub	sp, #16
 801159c:	af00      	add	r7, sp, #0
 801159e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	335c      	adds	r3, #92	; 0x5c
 80115a4:	4618      	mov	r0, r3
 80115a6:	f001 fd43 	bl	8013030 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d108      	bne.n	80115c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80115b8:	4618      	mov	r0, r3
 80115ba:	f000 fd81 	bl	80120c0 <vPortFree>
				vPortFree( pxTCB );
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f000 fd7e 	bl	80120c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80115c4:	e018      	b.n	80115f8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80115cc:	2b01      	cmp	r3, #1
 80115ce:	d103      	bne.n	80115d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80115d0:	6878      	ldr	r0, [r7, #4]
 80115d2:	f000 fd75 	bl	80120c0 <vPortFree>
	}
 80115d6:	e00f      	b.n	80115f8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80115de:	2b02      	cmp	r3, #2
 80115e0:	d00a      	beq.n	80115f8 <prvDeleteTCB+0x60>
	__asm volatile
 80115e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115e6:	f383 8811 	msr	BASEPRI, r3
 80115ea:	f3bf 8f6f 	isb	sy
 80115ee:	f3bf 8f4f 	dsb	sy
 80115f2:	60fb      	str	r3, [r7, #12]
}
 80115f4:	bf00      	nop
 80115f6:	e7fe      	b.n	80115f6 <prvDeleteTCB+0x5e>
	}
 80115f8:	bf00      	nop
 80115fa:	3710      	adds	r7, #16
 80115fc:	46bd      	mov	sp, r7
 80115fe:	bd80      	pop	{r7, pc}

08011600 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011600:	b480      	push	{r7}
 8011602:	b083      	sub	sp, #12
 8011604:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011606:	4b0c      	ldr	r3, [pc, #48]	; (8011638 <prvResetNextTaskUnblockTime+0x38>)
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	681b      	ldr	r3, [r3, #0]
 801160c:	2b00      	cmp	r3, #0
 801160e:	d104      	bne.n	801161a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011610:	4b0a      	ldr	r3, [pc, #40]	; (801163c <prvResetNextTaskUnblockTime+0x3c>)
 8011612:	f04f 32ff 	mov.w	r2, #4294967295
 8011616:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011618:	e008      	b.n	801162c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801161a:	4b07      	ldr	r3, [pc, #28]	; (8011638 <prvResetNextTaskUnblockTime+0x38>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	68db      	ldr	r3, [r3, #12]
 8011620:	68db      	ldr	r3, [r3, #12]
 8011622:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	685b      	ldr	r3, [r3, #4]
 8011628:	4a04      	ldr	r2, [pc, #16]	; (801163c <prvResetNextTaskUnblockTime+0x3c>)
 801162a:	6013      	str	r3, [r2, #0]
}
 801162c:	bf00      	nop
 801162e:	370c      	adds	r7, #12
 8011630:	46bd      	mov	sp, r7
 8011632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011636:	4770      	bx	lr
 8011638:	2000105c 	.word	0x2000105c
 801163c:	200010c4 	.word	0x200010c4

08011640 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011640:	b480      	push	{r7}
 8011642:	b083      	sub	sp, #12
 8011644:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011646:	4b0b      	ldr	r3, [pc, #44]	; (8011674 <xTaskGetSchedulerState+0x34>)
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d102      	bne.n	8011654 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801164e:	2301      	movs	r3, #1
 8011650:	607b      	str	r3, [r7, #4]
 8011652:	e008      	b.n	8011666 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011654:	4b08      	ldr	r3, [pc, #32]	; (8011678 <xTaskGetSchedulerState+0x38>)
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d102      	bne.n	8011662 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801165c:	2302      	movs	r3, #2
 801165e:	607b      	str	r3, [r7, #4]
 8011660:	e001      	b.n	8011666 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011662:	2300      	movs	r3, #0
 8011664:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011666:	687b      	ldr	r3, [r7, #4]
	}
 8011668:	4618      	mov	r0, r3
 801166a:	370c      	adds	r7, #12
 801166c:	46bd      	mov	sp, r7
 801166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011672:	4770      	bx	lr
 8011674:	200010b0 	.word	0x200010b0
 8011678:	200010cc 	.word	0x200010cc

0801167c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801167c:	b580      	push	{r7, lr}
 801167e:	b084      	sub	sp, #16
 8011680:	af00      	add	r7, sp, #0
 8011682:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011688:	2300      	movs	r3, #0
 801168a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d05e      	beq.n	8011750 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011696:	4b31      	ldr	r3, [pc, #196]	; (801175c <xTaskPriorityInherit+0xe0>)
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801169c:	429a      	cmp	r2, r3
 801169e:	d24e      	bcs.n	801173e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80116a0:	68bb      	ldr	r3, [r7, #8]
 80116a2:	699b      	ldr	r3, [r3, #24]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	db06      	blt.n	80116b6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80116a8:	4b2c      	ldr	r3, [pc, #176]	; (801175c <xTaskPriorityInherit+0xe0>)
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116ae:	f1c3 0207 	rsb	r2, r3, #7
 80116b2:	68bb      	ldr	r3, [r7, #8]
 80116b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	6959      	ldr	r1, [r3, #20]
 80116ba:	68bb      	ldr	r3, [r7, #8]
 80116bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116be:	4613      	mov	r3, r2
 80116c0:	009b      	lsls	r3, r3, #2
 80116c2:	4413      	add	r3, r2
 80116c4:	009b      	lsls	r3, r3, #2
 80116c6:	4a26      	ldr	r2, [pc, #152]	; (8011760 <xTaskPriorityInherit+0xe4>)
 80116c8:	4413      	add	r3, r2
 80116ca:	4299      	cmp	r1, r3
 80116cc:	d12f      	bne.n	801172e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	3304      	adds	r3, #4
 80116d2:	4618      	mov	r0, r3
 80116d4:	f7fe fbcc 	bl	800fe70 <uxListRemove>
 80116d8:	4603      	mov	r3, r0
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d10a      	bne.n	80116f4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80116de:	68bb      	ldr	r3, [r7, #8]
 80116e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116e2:	2201      	movs	r2, #1
 80116e4:	fa02 f303 	lsl.w	r3, r2, r3
 80116e8:	43da      	mvns	r2, r3
 80116ea:	4b1e      	ldr	r3, [pc, #120]	; (8011764 <xTaskPriorityInherit+0xe8>)
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	4013      	ands	r3, r2
 80116f0:	4a1c      	ldr	r2, [pc, #112]	; (8011764 <xTaskPriorityInherit+0xe8>)
 80116f2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80116f4:	4b19      	ldr	r3, [pc, #100]	; (801175c <xTaskPriorityInherit+0xe0>)
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116fa:	68bb      	ldr	r3, [r7, #8]
 80116fc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80116fe:	68bb      	ldr	r3, [r7, #8]
 8011700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011702:	2201      	movs	r2, #1
 8011704:	409a      	lsls	r2, r3
 8011706:	4b17      	ldr	r3, [pc, #92]	; (8011764 <xTaskPriorityInherit+0xe8>)
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	4313      	orrs	r3, r2
 801170c:	4a15      	ldr	r2, [pc, #84]	; (8011764 <xTaskPriorityInherit+0xe8>)
 801170e:	6013      	str	r3, [r2, #0]
 8011710:	68bb      	ldr	r3, [r7, #8]
 8011712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011714:	4613      	mov	r3, r2
 8011716:	009b      	lsls	r3, r3, #2
 8011718:	4413      	add	r3, r2
 801171a:	009b      	lsls	r3, r3, #2
 801171c:	4a10      	ldr	r2, [pc, #64]	; (8011760 <xTaskPriorityInherit+0xe4>)
 801171e:	441a      	add	r2, r3
 8011720:	68bb      	ldr	r3, [r7, #8]
 8011722:	3304      	adds	r3, #4
 8011724:	4619      	mov	r1, r3
 8011726:	4610      	mov	r0, r2
 8011728:	f7fe fb45 	bl	800fdb6 <vListInsertEnd>
 801172c:	e004      	b.n	8011738 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801172e:	4b0b      	ldr	r3, [pc, #44]	; (801175c <xTaskPriorityInherit+0xe0>)
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011734:	68bb      	ldr	r3, [r7, #8]
 8011736:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011738:	2301      	movs	r3, #1
 801173a:	60fb      	str	r3, [r7, #12]
 801173c:	e008      	b.n	8011750 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801173e:	68bb      	ldr	r3, [r7, #8]
 8011740:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011742:	4b06      	ldr	r3, [pc, #24]	; (801175c <xTaskPriorityInherit+0xe0>)
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011748:	429a      	cmp	r2, r3
 801174a:	d201      	bcs.n	8011750 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801174c:	2301      	movs	r3, #1
 801174e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011750:	68fb      	ldr	r3, [r7, #12]
	}
 8011752:	4618      	mov	r0, r3
 8011754:	3710      	adds	r7, #16
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}
 801175a:	bf00      	nop
 801175c:	20000fa4 	.word	0x20000fa4
 8011760:	20000fa8 	.word	0x20000fa8
 8011764:	200010ac 	.word	0x200010ac

08011768 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011768:	b580      	push	{r7, lr}
 801176a:	b086      	sub	sp, #24
 801176c:	af00      	add	r7, sp, #0
 801176e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011774:	2300      	movs	r3, #0
 8011776:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d06e      	beq.n	801185c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801177e:	4b3a      	ldr	r3, [pc, #232]	; (8011868 <xTaskPriorityDisinherit+0x100>)
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	693a      	ldr	r2, [r7, #16]
 8011784:	429a      	cmp	r2, r3
 8011786:	d00a      	beq.n	801179e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011788:	f04f 0350 	mov.w	r3, #80	; 0x50
 801178c:	f383 8811 	msr	BASEPRI, r3
 8011790:	f3bf 8f6f 	isb	sy
 8011794:	f3bf 8f4f 	dsb	sy
 8011798:	60fb      	str	r3, [r7, #12]
}
 801179a:	bf00      	nop
 801179c:	e7fe      	b.n	801179c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801179e:	693b      	ldr	r3, [r7, #16]
 80117a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d10a      	bne.n	80117bc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80117a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117aa:	f383 8811 	msr	BASEPRI, r3
 80117ae:	f3bf 8f6f 	isb	sy
 80117b2:	f3bf 8f4f 	dsb	sy
 80117b6:	60bb      	str	r3, [r7, #8]
}
 80117b8:	bf00      	nop
 80117ba:	e7fe      	b.n	80117ba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80117bc:	693b      	ldr	r3, [r7, #16]
 80117be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80117c0:	1e5a      	subs	r2, r3, #1
 80117c2:	693b      	ldr	r3, [r7, #16]
 80117c4:	659a      	str	r2, [r3, #88]	; 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80117c6:	693b      	ldr	r3, [r7, #16]
 80117c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117ca:	693b      	ldr	r3, [r7, #16]
 80117cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117ce:	429a      	cmp	r2, r3
 80117d0:	d044      	beq.n	801185c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80117d2:	693b      	ldr	r3, [r7, #16]
 80117d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d140      	bne.n	801185c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80117da:	693b      	ldr	r3, [r7, #16]
 80117dc:	3304      	adds	r3, #4
 80117de:	4618      	mov	r0, r3
 80117e0:	f7fe fb46 	bl	800fe70 <uxListRemove>
 80117e4:	4603      	mov	r3, r0
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d115      	bne.n	8011816 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80117ea:	693b      	ldr	r3, [r7, #16]
 80117ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117ee:	491f      	ldr	r1, [pc, #124]	; (801186c <xTaskPriorityDisinherit+0x104>)
 80117f0:	4613      	mov	r3, r2
 80117f2:	009b      	lsls	r3, r3, #2
 80117f4:	4413      	add	r3, r2
 80117f6:	009b      	lsls	r3, r3, #2
 80117f8:	440b      	add	r3, r1
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d10a      	bne.n	8011816 <xTaskPriorityDisinherit+0xae>
 8011800:	693b      	ldr	r3, [r7, #16]
 8011802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011804:	2201      	movs	r2, #1
 8011806:	fa02 f303 	lsl.w	r3, r2, r3
 801180a:	43da      	mvns	r2, r3
 801180c:	4b18      	ldr	r3, [pc, #96]	; (8011870 <xTaskPriorityDisinherit+0x108>)
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	4013      	ands	r3, r2
 8011812:	4a17      	ldr	r2, [pc, #92]	; (8011870 <xTaskPriorityDisinherit+0x108>)
 8011814:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011816:	693b      	ldr	r3, [r7, #16]
 8011818:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801181a:	693b      	ldr	r3, [r7, #16]
 801181c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801181e:	693b      	ldr	r3, [r7, #16]
 8011820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011822:	f1c3 0207 	rsb	r2, r3, #7
 8011826:	693b      	ldr	r3, [r7, #16]
 8011828:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801182a:	693b      	ldr	r3, [r7, #16]
 801182c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801182e:	2201      	movs	r2, #1
 8011830:	409a      	lsls	r2, r3
 8011832:	4b0f      	ldr	r3, [pc, #60]	; (8011870 <xTaskPriorityDisinherit+0x108>)
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	4313      	orrs	r3, r2
 8011838:	4a0d      	ldr	r2, [pc, #52]	; (8011870 <xTaskPriorityDisinherit+0x108>)
 801183a:	6013      	str	r3, [r2, #0]
 801183c:	693b      	ldr	r3, [r7, #16]
 801183e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011840:	4613      	mov	r3, r2
 8011842:	009b      	lsls	r3, r3, #2
 8011844:	4413      	add	r3, r2
 8011846:	009b      	lsls	r3, r3, #2
 8011848:	4a08      	ldr	r2, [pc, #32]	; (801186c <xTaskPriorityDisinherit+0x104>)
 801184a:	441a      	add	r2, r3
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	3304      	adds	r3, #4
 8011850:	4619      	mov	r1, r3
 8011852:	4610      	mov	r0, r2
 8011854:	f7fe faaf 	bl	800fdb6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011858:	2301      	movs	r3, #1
 801185a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801185c:	697b      	ldr	r3, [r7, #20]
	}
 801185e:	4618      	mov	r0, r3
 8011860:	3718      	adds	r7, #24
 8011862:	46bd      	mov	sp, r7
 8011864:	bd80      	pop	{r7, pc}
 8011866:	bf00      	nop
 8011868:	20000fa4 	.word	0x20000fa4
 801186c:	20000fa8 	.word	0x20000fa8
 8011870:	200010ac 	.word	0x200010ac

08011874 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011874:	b580      	push	{r7, lr}
 8011876:	b088      	sub	sp, #32
 8011878:	af00      	add	r7, sp, #0
 801187a:	6078      	str	r0, [r7, #4]
 801187c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011882:	2301      	movs	r3, #1
 8011884:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	2b00      	cmp	r3, #0
 801188a:	d077      	beq.n	801197c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801188c:	69bb      	ldr	r3, [r7, #24]
 801188e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011890:	2b00      	cmp	r3, #0
 8011892:	d10a      	bne.n	80118aa <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8011894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011898:	f383 8811 	msr	BASEPRI, r3
 801189c:	f3bf 8f6f 	isb	sy
 80118a0:	f3bf 8f4f 	dsb	sy
 80118a4:	60fb      	str	r3, [r7, #12]
}
 80118a6:	bf00      	nop
 80118a8:	e7fe      	b.n	80118a8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80118aa:	69bb      	ldr	r3, [r7, #24]
 80118ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118ae:	683a      	ldr	r2, [r7, #0]
 80118b0:	429a      	cmp	r2, r3
 80118b2:	d902      	bls.n	80118ba <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	61fb      	str	r3, [r7, #28]
 80118b8:	e002      	b.n	80118c0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80118ba:	69bb      	ldr	r3, [r7, #24]
 80118bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118be:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80118c0:	69bb      	ldr	r3, [r7, #24]
 80118c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118c4:	69fa      	ldr	r2, [r7, #28]
 80118c6:	429a      	cmp	r2, r3
 80118c8:	d058      	beq.n	801197c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80118ca:	69bb      	ldr	r3, [r7, #24]
 80118cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80118ce:	697a      	ldr	r2, [r7, #20]
 80118d0:	429a      	cmp	r2, r3
 80118d2:	d153      	bne.n	801197c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80118d4:	4b2b      	ldr	r3, [pc, #172]	; (8011984 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	69ba      	ldr	r2, [r7, #24]
 80118da:	429a      	cmp	r2, r3
 80118dc:	d10a      	bne.n	80118f4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80118de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118e2:	f383 8811 	msr	BASEPRI, r3
 80118e6:	f3bf 8f6f 	isb	sy
 80118ea:	f3bf 8f4f 	dsb	sy
 80118ee:	60bb      	str	r3, [r7, #8]
}
 80118f0:	bf00      	nop
 80118f2:	e7fe      	b.n	80118f2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80118f4:	69bb      	ldr	r3, [r7, #24]
 80118f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118f8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80118fa:	69bb      	ldr	r3, [r7, #24]
 80118fc:	69fa      	ldr	r2, [r7, #28]
 80118fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011900:	69bb      	ldr	r3, [r7, #24]
 8011902:	699b      	ldr	r3, [r3, #24]
 8011904:	2b00      	cmp	r3, #0
 8011906:	db04      	blt.n	8011912 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011908:	69fb      	ldr	r3, [r7, #28]
 801190a:	f1c3 0207 	rsb	r2, r3, #7
 801190e:	69bb      	ldr	r3, [r7, #24]
 8011910:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011912:	69bb      	ldr	r3, [r7, #24]
 8011914:	6959      	ldr	r1, [r3, #20]
 8011916:	693a      	ldr	r2, [r7, #16]
 8011918:	4613      	mov	r3, r2
 801191a:	009b      	lsls	r3, r3, #2
 801191c:	4413      	add	r3, r2
 801191e:	009b      	lsls	r3, r3, #2
 8011920:	4a19      	ldr	r2, [pc, #100]	; (8011988 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8011922:	4413      	add	r3, r2
 8011924:	4299      	cmp	r1, r3
 8011926:	d129      	bne.n	801197c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011928:	69bb      	ldr	r3, [r7, #24]
 801192a:	3304      	adds	r3, #4
 801192c:	4618      	mov	r0, r3
 801192e:	f7fe fa9f 	bl	800fe70 <uxListRemove>
 8011932:	4603      	mov	r3, r0
 8011934:	2b00      	cmp	r3, #0
 8011936:	d10a      	bne.n	801194e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8011938:	69bb      	ldr	r3, [r7, #24]
 801193a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801193c:	2201      	movs	r2, #1
 801193e:	fa02 f303 	lsl.w	r3, r2, r3
 8011942:	43da      	mvns	r2, r3
 8011944:	4b11      	ldr	r3, [pc, #68]	; (801198c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	4013      	ands	r3, r2
 801194a:	4a10      	ldr	r2, [pc, #64]	; (801198c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801194c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801194e:	69bb      	ldr	r3, [r7, #24]
 8011950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011952:	2201      	movs	r2, #1
 8011954:	409a      	lsls	r2, r3
 8011956:	4b0d      	ldr	r3, [pc, #52]	; (801198c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	4313      	orrs	r3, r2
 801195c:	4a0b      	ldr	r2, [pc, #44]	; (801198c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801195e:	6013      	str	r3, [r2, #0]
 8011960:	69bb      	ldr	r3, [r7, #24]
 8011962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011964:	4613      	mov	r3, r2
 8011966:	009b      	lsls	r3, r3, #2
 8011968:	4413      	add	r3, r2
 801196a:	009b      	lsls	r3, r3, #2
 801196c:	4a06      	ldr	r2, [pc, #24]	; (8011988 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 801196e:	441a      	add	r2, r3
 8011970:	69bb      	ldr	r3, [r7, #24]
 8011972:	3304      	adds	r3, #4
 8011974:	4619      	mov	r1, r3
 8011976:	4610      	mov	r0, r2
 8011978:	f7fe fa1d 	bl	800fdb6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801197c:	bf00      	nop
 801197e:	3720      	adds	r7, #32
 8011980:	46bd      	mov	sp, r7
 8011982:	bd80      	pop	{r7, pc}
 8011984:	20000fa4 	.word	0x20000fa4
 8011988:	20000fa8 	.word	0x20000fa8
 801198c:	200010ac 	.word	0x200010ac

08011990 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011990:	b480      	push	{r7}
 8011992:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011994:	4b07      	ldr	r3, [pc, #28]	; (80119b4 <pvTaskIncrementMutexHeldCount+0x24>)
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	2b00      	cmp	r3, #0
 801199a:	d004      	beq.n	80119a6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801199c:	4b05      	ldr	r3, [pc, #20]	; (80119b4 <pvTaskIncrementMutexHeldCount+0x24>)
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80119a2:	3201      	adds	r2, #1
 80119a4:	659a      	str	r2, [r3, #88]	; 0x58
		}

		return pxCurrentTCB;
 80119a6:	4b03      	ldr	r3, [pc, #12]	; (80119b4 <pvTaskIncrementMutexHeldCount+0x24>)
 80119a8:	681b      	ldr	r3, [r3, #0]
	}
 80119aa:	4618      	mov	r0, r3
 80119ac:	46bd      	mov	sp, r7
 80119ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b2:	4770      	bx	lr
 80119b4:	20000fa4 	.word	0x20000fa4

080119b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80119b8:	b580      	push	{r7, lr}
 80119ba:	b084      	sub	sp, #16
 80119bc:	af00      	add	r7, sp, #0
 80119be:	6078      	str	r0, [r7, #4]
 80119c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80119c2:	4b29      	ldr	r3, [pc, #164]	; (8011a68 <prvAddCurrentTaskToDelayedList+0xb0>)
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80119c8:	4b28      	ldr	r3, [pc, #160]	; (8011a6c <prvAddCurrentTaskToDelayedList+0xb4>)
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	3304      	adds	r3, #4
 80119ce:	4618      	mov	r0, r3
 80119d0:	f7fe fa4e 	bl	800fe70 <uxListRemove>
 80119d4:	4603      	mov	r3, r0
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d10b      	bne.n	80119f2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80119da:	4b24      	ldr	r3, [pc, #144]	; (8011a6c <prvAddCurrentTaskToDelayedList+0xb4>)
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119e0:	2201      	movs	r2, #1
 80119e2:	fa02 f303 	lsl.w	r3, r2, r3
 80119e6:	43da      	mvns	r2, r3
 80119e8:	4b21      	ldr	r3, [pc, #132]	; (8011a70 <prvAddCurrentTaskToDelayedList+0xb8>)
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	4013      	ands	r3, r2
 80119ee:	4a20      	ldr	r2, [pc, #128]	; (8011a70 <prvAddCurrentTaskToDelayedList+0xb8>)
 80119f0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119f8:	d10a      	bne.n	8011a10 <prvAddCurrentTaskToDelayedList+0x58>
 80119fa:	683b      	ldr	r3, [r7, #0]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d007      	beq.n	8011a10 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a00:	4b1a      	ldr	r3, [pc, #104]	; (8011a6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	3304      	adds	r3, #4
 8011a06:	4619      	mov	r1, r3
 8011a08:	481a      	ldr	r0, [pc, #104]	; (8011a74 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011a0a:	f7fe f9d4 	bl	800fdb6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011a0e:	e026      	b.n	8011a5e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011a10:	68fa      	ldr	r2, [r7, #12]
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	4413      	add	r3, r2
 8011a16:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011a18:	4b14      	ldr	r3, [pc, #80]	; (8011a6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	68ba      	ldr	r2, [r7, #8]
 8011a1e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011a20:	68ba      	ldr	r2, [r7, #8]
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	429a      	cmp	r2, r3
 8011a26:	d209      	bcs.n	8011a3c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a28:	4b13      	ldr	r3, [pc, #76]	; (8011a78 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011a2a:	681a      	ldr	r2, [r3, #0]
 8011a2c:	4b0f      	ldr	r3, [pc, #60]	; (8011a6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	3304      	adds	r3, #4
 8011a32:	4619      	mov	r1, r3
 8011a34:	4610      	mov	r0, r2
 8011a36:	f7fe f9e2 	bl	800fdfe <vListInsert>
}
 8011a3a:	e010      	b.n	8011a5e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a3c:	4b0f      	ldr	r3, [pc, #60]	; (8011a7c <prvAddCurrentTaskToDelayedList+0xc4>)
 8011a3e:	681a      	ldr	r2, [r3, #0]
 8011a40:	4b0a      	ldr	r3, [pc, #40]	; (8011a6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	3304      	adds	r3, #4
 8011a46:	4619      	mov	r1, r3
 8011a48:	4610      	mov	r0, r2
 8011a4a:	f7fe f9d8 	bl	800fdfe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011a4e:	4b0c      	ldr	r3, [pc, #48]	; (8011a80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	68ba      	ldr	r2, [r7, #8]
 8011a54:	429a      	cmp	r2, r3
 8011a56:	d202      	bcs.n	8011a5e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011a58:	4a09      	ldr	r2, [pc, #36]	; (8011a80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011a5a:	68bb      	ldr	r3, [r7, #8]
 8011a5c:	6013      	str	r3, [r2, #0]
}
 8011a5e:	bf00      	nop
 8011a60:	3710      	adds	r7, #16
 8011a62:	46bd      	mov	sp, r7
 8011a64:	bd80      	pop	{r7, pc}
 8011a66:	bf00      	nop
 8011a68:	200010a8 	.word	0x200010a8
 8011a6c:	20000fa4 	.word	0x20000fa4
 8011a70:	200010ac 	.word	0x200010ac
 8011a74:	20001090 	.word	0x20001090
 8011a78:	20001060 	.word	0x20001060
 8011a7c:	2000105c 	.word	0x2000105c
 8011a80:	200010c4 	.word	0x200010c4

08011a84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011a84:	b480      	push	{r7}
 8011a86:	b085      	sub	sp, #20
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	60f8      	str	r0, [r7, #12]
 8011a8c:	60b9      	str	r1, [r7, #8]
 8011a8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	3b04      	subs	r3, #4
 8011a94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011a9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	3b04      	subs	r3, #4
 8011aa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011aa4:	68bb      	ldr	r3, [r7, #8]
 8011aa6:	f023 0201 	bic.w	r2, r3, #1
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	3b04      	subs	r3, #4
 8011ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011ab4:	4a0c      	ldr	r2, [pc, #48]	; (8011ae8 <pxPortInitialiseStack+0x64>)
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	3b14      	subs	r3, #20
 8011abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011ac0:	687a      	ldr	r2, [r7, #4]
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	3b04      	subs	r3, #4
 8011aca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	f06f 0202 	mvn.w	r2, #2
 8011ad2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	3b20      	subs	r3, #32
 8011ad8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011ada:	68fb      	ldr	r3, [r7, #12]
}
 8011adc:	4618      	mov	r0, r3
 8011ade:	3714      	adds	r7, #20
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae6:	4770      	bx	lr
 8011ae8:	08011aed 	.word	0x08011aed

08011aec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011aec:	b480      	push	{r7}
 8011aee:	b085      	sub	sp, #20
 8011af0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011af2:	2300      	movs	r3, #0
 8011af4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011af6:	4b12      	ldr	r3, [pc, #72]	; (8011b40 <prvTaskExitError+0x54>)
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011afe:	d00a      	beq.n	8011b16 <prvTaskExitError+0x2a>
	__asm volatile
 8011b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b04:	f383 8811 	msr	BASEPRI, r3
 8011b08:	f3bf 8f6f 	isb	sy
 8011b0c:	f3bf 8f4f 	dsb	sy
 8011b10:	60fb      	str	r3, [r7, #12]
}
 8011b12:	bf00      	nop
 8011b14:	e7fe      	b.n	8011b14 <prvTaskExitError+0x28>
	__asm volatile
 8011b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b1a:	f383 8811 	msr	BASEPRI, r3
 8011b1e:	f3bf 8f6f 	isb	sy
 8011b22:	f3bf 8f4f 	dsb	sy
 8011b26:	60bb      	str	r3, [r7, #8]
}
 8011b28:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011b2a:	bf00      	nop
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d0fc      	beq.n	8011b2c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011b32:	bf00      	nop
 8011b34:	bf00      	nop
 8011b36:	3714      	adds	r7, #20
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3e:	4770      	bx	lr
 8011b40:	200005b4 	.word	0x200005b4
	...

08011b50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011b50:	4b07      	ldr	r3, [pc, #28]	; (8011b70 <pxCurrentTCBConst2>)
 8011b52:	6819      	ldr	r1, [r3, #0]
 8011b54:	6808      	ldr	r0, [r1, #0]
 8011b56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b5a:	f380 8809 	msr	PSP, r0
 8011b5e:	f3bf 8f6f 	isb	sy
 8011b62:	f04f 0000 	mov.w	r0, #0
 8011b66:	f380 8811 	msr	BASEPRI, r0
 8011b6a:	4770      	bx	lr
 8011b6c:	f3af 8000 	nop.w

08011b70 <pxCurrentTCBConst2>:
 8011b70:	20000fa4 	.word	0x20000fa4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011b74:	bf00      	nop
 8011b76:	bf00      	nop

08011b78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011b78:	4808      	ldr	r0, [pc, #32]	; (8011b9c <prvPortStartFirstTask+0x24>)
 8011b7a:	6800      	ldr	r0, [r0, #0]
 8011b7c:	6800      	ldr	r0, [r0, #0]
 8011b7e:	f380 8808 	msr	MSP, r0
 8011b82:	f04f 0000 	mov.w	r0, #0
 8011b86:	f380 8814 	msr	CONTROL, r0
 8011b8a:	b662      	cpsie	i
 8011b8c:	b661      	cpsie	f
 8011b8e:	f3bf 8f4f 	dsb	sy
 8011b92:	f3bf 8f6f 	isb	sy
 8011b96:	df00      	svc	0
 8011b98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011b9a:	bf00      	nop
 8011b9c:	e000ed08 	.word	0xe000ed08

08011ba0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	b086      	sub	sp, #24
 8011ba4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011ba6:	4b46      	ldr	r3, [pc, #280]	; (8011cc0 <xPortStartScheduler+0x120>)
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	4a46      	ldr	r2, [pc, #280]	; (8011cc4 <xPortStartScheduler+0x124>)
 8011bac:	4293      	cmp	r3, r2
 8011bae:	d10a      	bne.n	8011bc6 <xPortStartScheduler+0x26>
	__asm volatile
 8011bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bb4:	f383 8811 	msr	BASEPRI, r3
 8011bb8:	f3bf 8f6f 	isb	sy
 8011bbc:	f3bf 8f4f 	dsb	sy
 8011bc0:	613b      	str	r3, [r7, #16]
}
 8011bc2:	bf00      	nop
 8011bc4:	e7fe      	b.n	8011bc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011bc6:	4b3e      	ldr	r3, [pc, #248]	; (8011cc0 <xPortStartScheduler+0x120>)
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	4a3f      	ldr	r2, [pc, #252]	; (8011cc8 <xPortStartScheduler+0x128>)
 8011bcc:	4293      	cmp	r3, r2
 8011bce:	d10a      	bne.n	8011be6 <xPortStartScheduler+0x46>
	__asm volatile
 8011bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bd4:	f383 8811 	msr	BASEPRI, r3
 8011bd8:	f3bf 8f6f 	isb	sy
 8011bdc:	f3bf 8f4f 	dsb	sy
 8011be0:	60fb      	str	r3, [r7, #12]
}
 8011be2:	bf00      	nop
 8011be4:	e7fe      	b.n	8011be4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011be6:	4b39      	ldr	r3, [pc, #228]	; (8011ccc <xPortStartScheduler+0x12c>)
 8011be8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011bea:	697b      	ldr	r3, [r7, #20]
 8011bec:	781b      	ldrb	r3, [r3, #0]
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011bf2:	697b      	ldr	r3, [r7, #20]
 8011bf4:	22ff      	movs	r2, #255	; 0xff
 8011bf6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011bf8:	697b      	ldr	r3, [r7, #20]
 8011bfa:	781b      	ldrb	r3, [r3, #0]
 8011bfc:	b2db      	uxtb	r3, r3
 8011bfe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011c00:	78fb      	ldrb	r3, [r7, #3]
 8011c02:	b2db      	uxtb	r3, r3
 8011c04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011c08:	b2da      	uxtb	r2, r3
 8011c0a:	4b31      	ldr	r3, [pc, #196]	; (8011cd0 <xPortStartScheduler+0x130>)
 8011c0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011c0e:	4b31      	ldr	r3, [pc, #196]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c10:	2207      	movs	r2, #7
 8011c12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c14:	e009      	b.n	8011c2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011c16:	4b2f      	ldr	r3, [pc, #188]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	3b01      	subs	r3, #1
 8011c1c:	4a2d      	ldr	r2, [pc, #180]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011c20:	78fb      	ldrb	r3, [r7, #3]
 8011c22:	b2db      	uxtb	r3, r3
 8011c24:	005b      	lsls	r3, r3, #1
 8011c26:	b2db      	uxtb	r3, r3
 8011c28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c2a:	78fb      	ldrb	r3, [r7, #3]
 8011c2c:	b2db      	uxtb	r3, r3
 8011c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011c32:	2b80      	cmp	r3, #128	; 0x80
 8011c34:	d0ef      	beq.n	8011c16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011c36:	4b27      	ldr	r3, [pc, #156]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	f1c3 0307 	rsb	r3, r3, #7
 8011c3e:	2b04      	cmp	r3, #4
 8011c40:	d00a      	beq.n	8011c58 <xPortStartScheduler+0xb8>
	__asm volatile
 8011c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c46:	f383 8811 	msr	BASEPRI, r3
 8011c4a:	f3bf 8f6f 	isb	sy
 8011c4e:	f3bf 8f4f 	dsb	sy
 8011c52:	60bb      	str	r3, [r7, #8]
}
 8011c54:	bf00      	nop
 8011c56:	e7fe      	b.n	8011c56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011c58:	4b1e      	ldr	r3, [pc, #120]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	021b      	lsls	r3, r3, #8
 8011c5e:	4a1d      	ldr	r2, [pc, #116]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011c62:	4b1c      	ldr	r3, [pc, #112]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011c6a:	4a1a      	ldr	r2, [pc, #104]	; (8011cd4 <xPortStartScheduler+0x134>)
 8011c6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	b2da      	uxtb	r2, r3
 8011c72:	697b      	ldr	r3, [r7, #20]
 8011c74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011c76:	4b18      	ldr	r3, [pc, #96]	; (8011cd8 <xPortStartScheduler+0x138>)
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	4a17      	ldr	r2, [pc, #92]	; (8011cd8 <xPortStartScheduler+0x138>)
 8011c7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011c80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011c82:	4b15      	ldr	r3, [pc, #84]	; (8011cd8 <xPortStartScheduler+0x138>)
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	4a14      	ldr	r2, [pc, #80]	; (8011cd8 <xPortStartScheduler+0x138>)
 8011c88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011c8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011c8e:	f000 f8dd 	bl	8011e4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011c92:	4b12      	ldr	r3, [pc, #72]	; (8011cdc <xPortStartScheduler+0x13c>)
 8011c94:	2200      	movs	r2, #0
 8011c96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011c98:	f000 f8fc 	bl	8011e94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011c9c:	4b10      	ldr	r3, [pc, #64]	; (8011ce0 <xPortStartScheduler+0x140>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	4a0f      	ldr	r2, [pc, #60]	; (8011ce0 <xPortStartScheduler+0x140>)
 8011ca2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011ca6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011ca8:	f7ff ff66 	bl	8011b78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011cac:	f7ff fa82 	bl	80111b4 <vTaskSwitchContext>
	prvTaskExitError();
 8011cb0:	f7ff ff1c 	bl	8011aec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011cb4:	2300      	movs	r3, #0
}
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	3718      	adds	r7, #24
 8011cba:	46bd      	mov	sp, r7
 8011cbc:	bd80      	pop	{r7, pc}
 8011cbe:	bf00      	nop
 8011cc0:	e000ed00 	.word	0xe000ed00
 8011cc4:	410fc271 	.word	0x410fc271
 8011cc8:	410fc270 	.word	0x410fc270
 8011ccc:	e000e400 	.word	0xe000e400
 8011cd0:	200010d0 	.word	0x200010d0
 8011cd4:	200010d4 	.word	0x200010d4
 8011cd8:	e000ed20 	.word	0xe000ed20
 8011cdc:	200005b4 	.word	0x200005b4
 8011ce0:	e000ef34 	.word	0xe000ef34

08011ce4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011ce4:	b480      	push	{r7}
 8011ce6:	b083      	sub	sp, #12
 8011ce8:	af00      	add	r7, sp, #0
	__asm volatile
 8011cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cee:	f383 8811 	msr	BASEPRI, r3
 8011cf2:	f3bf 8f6f 	isb	sy
 8011cf6:	f3bf 8f4f 	dsb	sy
 8011cfa:	607b      	str	r3, [r7, #4]
}
 8011cfc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011cfe:	4b0f      	ldr	r3, [pc, #60]	; (8011d3c <vPortEnterCritical+0x58>)
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	3301      	adds	r3, #1
 8011d04:	4a0d      	ldr	r2, [pc, #52]	; (8011d3c <vPortEnterCritical+0x58>)
 8011d06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011d08:	4b0c      	ldr	r3, [pc, #48]	; (8011d3c <vPortEnterCritical+0x58>)
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	2b01      	cmp	r3, #1
 8011d0e:	d10f      	bne.n	8011d30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011d10:	4b0b      	ldr	r3, [pc, #44]	; (8011d40 <vPortEnterCritical+0x5c>)
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	b2db      	uxtb	r3, r3
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d00a      	beq.n	8011d30 <vPortEnterCritical+0x4c>
	__asm volatile
 8011d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d1e:	f383 8811 	msr	BASEPRI, r3
 8011d22:	f3bf 8f6f 	isb	sy
 8011d26:	f3bf 8f4f 	dsb	sy
 8011d2a:	603b      	str	r3, [r7, #0]
}
 8011d2c:	bf00      	nop
 8011d2e:	e7fe      	b.n	8011d2e <vPortEnterCritical+0x4a>
	}
}
 8011d30:	bf00      	nop
 8011d32:	370c      	adds	r7, #12
 8011d34:	46bd      	mov	sp, r7
 8011d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d3a:	4770      	bx	lr
 8011d3c:	200005b4 	.word	0x200005b4
 8011d40:	e000ed04 	.word	0xe000ed04

08011d44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011d44:	b480      	push	{r7}
 8011d46:	b083      	sub	sp, #12
 8011d48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011d4a:	4b12      	ldr	r3, [pc, #72]	; (8011d94 <vPortExitCritical+0x50>)
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d10a      	bne.n	8011d68 <vPortExitCritical+0x24>
	__asm volatile
 8011d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d56:	f383 8811 	msr	BASEPRI, r3
 8011d5a:	f3bf 8f6f 	isb	sy
 8011d5e:	f3bf 8f4f 	dsb	sy
 8011d62:	607b      	str	r3, [r7, #4]
}
 8011d64:	bf00      	nop
 8011d66:	e7fe      	b.n	8011d66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011d68:	4b0a      	ldr	r3, [pc, #40]	; (8011d94 <vPortExitCritical+0x50>)
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	3b01      	subs	r3, #1
 8011d6e:	4a09      	ldr	r2, [pc, #36]	; (8011d94 <vPortExitCritical+0x50>)
 8011d70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011d72:	4b08      	ldr	r3, [pc, #32]	; (8011d94 <vPortExitCritical+0x50>)
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d105      	bne.n	8011d86 <vPortExitCritical+0x42>
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011d7e:	683b      	ldr	r3, [r7, #0]
 8011d80:	f383 8811 	msr	BASEPRI, r3
}
 8011d84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011d86:	bf00      	nop
 8011d88:	370c      	adds	r7, #12
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d90:	4770      	bx	lr
 8011d92:	bf00      	nop
 8011d94:	200005b4 	.word	0x200005b4
	...

08011da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011da0:	f3ef 8009 	mrs	r0, PSP
 8011da4:	f3bf 8f6f 	isb	sy
 8011da8:	4b15      	ldr	r3, [pc, #84]	; (8011e00 <pxCurrentTCBConst>)
 8011daa:	681a      	ldr	r2, [r3, #0]
 8011dac:	f01e 0f10 	tst.w	lr, #16
 8011db0:	bf08      	it	eq
 8011db2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011db6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dba:	6010      	str	r0, [r2, #0]
 8011dbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011dc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011dc4:	f380 8811 	msr	BASEPRI, r0
 8011dc8:	f3bf 8f4f 	dsb	sy
 8011dcc:	f3bf 8f6f 	isb	sy
 8011dd0:	f7ff f9f0 	bl	80111b4 <vTaskSwitchContext>
 8011dd4:	f04f 0000 	mov.w	r0, #0
 8011dd8:	f380 8811 	msr	BASEPRI, r0
 8011ddc:	bc09      	pop	{r0, r3}
 8011dde:	6819      	ldr	r1, [r3, #0]
 8011de0:	6808      	ldr	r0, [r1, #0]
 8011de2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011de6:	f01e 0f10 	tst.w	lr, #16
 8011dea:	bf08      	it	eq
 8011dec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011df0:	f380 8809 	msr	PSP, r0
 8011df4:	f3bf 8f6f 	isb	sy
 8011df8:	4770      	bx	lr
 8011dfa:	bf00      	nop
 8011dfc:	f3af 8000 	nop.w

08011e00 <pxCurrentTCBConst>:
 8011e00:	20000fa4 	.word	0x20000fa4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011e04:	bf00      	nop
 8011e06:	bf00      	nop

08011e08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b082      	sub	sp, #8
 8011e0c:	af00      	add	r7, sp, #0
	__asm volatile
 8011e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e12:	f383 8811 	msr	BASEPRI, r3
 8011e16:	f3bf 8f6f 	isb	sy
 8011e1a:	f3bf 8f4f 	dsb	sy
 8011e1e:	607b      	str	r3, [r7, #4]
}
 8011e20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011e22:	f7ff f90f 	bl	8011044 <xTaskIncrementTick>
 8011e26:	4603      	mov	r3, r0
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d003      	beq.n	8011e34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011e2c:	4b06      	ldr	r3, [pc, #24]	; (8011e48 <SysTick_Handler+0x40>)
 8011e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e32:	601a      	str	r2, [r3, #0]
 8011e34:	2300      	movs	r3, #0
 8011e36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	f383 8811 	msr	BASEPRI, r3
}
 8011e3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011e40:	bf00      	nop
 8011e42:	3708      	adds	r7, #8
 8011e44:	46bd      	mov	sp, r7
 8011e46:	bd80      	pop	{r7, pc}
 8011e48:	e000ed04 	.word	0xe000ed04

08011e4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011e4c:	b480      	push	{r7}
 8011e4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011e50:	4b0b      	ldr	r3, [pc, #44]	; (8011e80 <vPortSetupTimerInterrupt+0x34>)
 8011e52:	2200      	movs	r2, #0
 8011e54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011e56:	4b0b      	ldr	r3, [pc, #44]	; (8011e84 <vPortSetupTimerInterrupt+0x38>)
 8011e58:	2200      	movs	r2, #0
 8011e5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011e5c:	4b0a      	ldr	r3, [pc, #40]	; (8011e88 <vPortSetupTimerInterrupt+0x3c>)
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	4a0a      	ldr	r2, [pc, #40]	; (8011e8c <vPortSetupTimerInterrupt+0x40>)
 8011e62:	fba2 2303 	umull	r2, r3, r2, r3
 8011e66:	099b      	lsrs	r3, r3, #6
 8011e68:	4a09      	ldr	r2, [pc, #36]	; (8011e90 <vPortSetupTimerInterrupt+0x44>)
 8011e6a:	3b01      	subs	r3, #1
 8011e6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011e6e:	4b04      	ldr	r3, [pc, #16]	; (8011e80 <vPortSetupTimerInterrupt+0x34>)
 8011e70:	2207      	movs	r2, #7
 8011e72:	601a      	str	r2, [r3, #0]
}
 8011e74:	bf00      	nop
 8011e76:	46bd      	mov	sp, r7
 8011e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e7c:	4770      	bx	lr
 8011e7e:	bf00      	nop
 8011e80:	e000e010 	.word	0xe000e010
 8011e84:	e000e018 	.word	0xe000e018
 8011e88:	200000a8 	.word	0x200000a8
 8011e8c:	10624dd3 	.word	0x10624dd3
 8011e90:	e000e014 	.word	0xe000e014

08011e94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011e94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011ea4 <vPortEnableVFP+0x10>
 8011e98:	6801      	ldr	r1, [r0, #0]
 8011e9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8011e9e:	6001      	str	r1, [r0, #0]
 8011ea0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011ea2:	bf00      	nop
 8011ea4:	e000ed88 	.word	0xe000ed88

08011ea8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011ea8:	b480      	push	{r7}
 8011eaa:	b085      	sub	sp, #20
 8011eac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011eae:	f3ef 8305 	mrs	r3, IPSR
 8011eb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	2b0f      	cmp	r3, #15
 8011eb8:	d914      	bls.n	8011ee4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011eba:	4a17      	ldr	r2, [pc, #92]	; (8011f18 <vPortValidateInterruptPriority+0x70>)
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	4413      	add	r3, r2
 8011ec0:	781b      	ldrb	r3, [r3, #0]
 8011ec2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011ec4:	4b15      	ldr	r3, [pc, #84]	; (8011f1c <vPortValidateInterruptPriority+0x74>)
 8011ec6:	781b      	ldrb	r3, [r3, #0]
 8011ec8:	7afa      	ldrb	r2, [r7, #11]
 8011eca:	429a      	cmp	r2, r3
 8011ecc:	d20a      	bcs.n	8011ee4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8011ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ed2:	f383 8811 	msr	BASEPRI, r3
 8011ed6:	f3bf 8f6f 	isb	sy
 8011eda:	f3bf 8f4f 	dsb	sy
 8011ede:	607b      	str	r3, [r7, #4]
}
 8011ee0:	bf00      	nop
 8011ee2:	e7fe      	b.n	8011ee2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011ee4:	4b0e      	ldr	r3, [pc, #56]	; (8011f20 <vPortValidateInterruptPriority+0x78>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011eec:	4b0d      	ldr	r3, [pc, #52]	; (8011f24 <vPortValidateInterruptPriority+0x7c>)
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	429a      	cmp	r2, r3
 8011ef2:	d90a      	bls.n	8011f0a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ef8:	f383 8811 	msr	BASEPRI, r3
 8011efc:	f3bf 8f6f 	isb	sy
 8011f00:	f3bf 8f4f 	dsb	sy
 8011f04:	603b      	str	r3, [r7, #0]
}
 8011f06:	bf00      	nop
 8011f08:	e7fe      	b.n	8011f08 <vPortValidateInterruptPriority+0x60>
	}
 8011f0a:	bf00      	nop
 8011f0c:	3714      	adds	r7, #20
 8011f0e:	46bd      	mov	sp, r7
 8011f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f14:	4770      	bx	lr
 8011f16:	bf00      	nop
 8011f18:	e000e3f0 	.word	0xe000e3f0
 8011f1c:	200010d0 	.word	0x200010d0
 8011f20:	e000ed0c 	.word	0xe000ed0c
 8011f24:	200010d4 	.word	0x200010d4

08011f28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011f28:	b580      	push	{r7, lr}
 8011f2a:	b08a      	sub	sp, #40	; 0x28
 8011f2c:	af00      	add	r7, sp, #0
 8011f2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011f30:	2300      	movs	r3, #0
 8011f32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011f34:	f7fe ffdc 	bl	8010ef0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011f38:	4b5b      	ldr	r3, [pc, #364]	; (80120a8 <pvPortMalloc+0x180>)
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d101      	bne.n	8011f44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011f40:	f000 f920 	bl	8012184 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011f44:	4b59      	ldr	r3, [pc, #356]	; (80120ac <pvPortMalloc+0x184>)
 8011f46:	681a      	ldr	r2, [r3, #0]
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	4013      	ands	r3, r2
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	f040 8093 	bne.w	8012078 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d01d      	beq.n	8011f94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011f58:	2208      	movs	r2, #8
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	4413      	add	r3, r2
 8011f5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	f003 0307 	and.w	r3, r3, #7
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d014      	beq.n	8011f94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	f023 0307 	bic.w	r3, r3, #7
 8011f70:	3308      	adds	r3, #8
 8011f72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	f003 0307 	and.w	r3, r3, #7
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d00a      	beq.n	8011f94 <pvPortMalloc+0x6c>
	__asm volatile
 8011f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f82:	f383 8811 	msr	BASEPRI, r3
 8011f86:	f3bf 8f6f 	isb	sy
 8011f8a:	f3bf 8f4f 	dsb	sy
 8011f8e:	617b      	str	r3, [r7, #20]
}
 8011f90:	bf00      	nop
 8011f92:	e7fe      	b.n	8011f92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d06e      	beq.n	8012078 <pvPortMalloc+0x150>
 8011f9a:	4b45      	ldr	r3, [pc, #276]	; (80120b0 <pvPortMalloc+0x188>)
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	687a      	ldr	r2, [r7, #4]
 8011fa0:	429a      	cmp	r2, r3
 8011fa2:	d869      	bhi.n	8012078 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011fa4:	4b43      	ldr	r3, [pc, #268]	; (80120b4 <pvPortMalloc+0x18c>)
 8011fa6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011fa8:	4b42      	ldr	r3, [pc, #264]	; (80120b4 <pvPortMalloc+0x18c>)
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011fae:	e004      	b.n	8011fba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fbc:	685b      	ldr	r3, [r3, #4]
 8011fbe:	687a      	ldr	r2, [r7, #4]
 8011fc0:	429a      	cmp	r2, r3
 8011fc2:	d903      	bls.n	8011fcc <pvPortMalloc+0xa4>
 8011fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d1f1      	bne.n	8011fb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011fcc:	4b36      	ldr	r3, [pc, #216]	; (80120a8 <pvPortMalloc+0x180>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011fd2:	429a      	cmp	r2, r3
 8011fd4:	d050      	beq.n	8012078 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011fd6:	6a3b      	ldr	r3, [r7, #32]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	2208      	movs	r2, #8
 8011fdc:	4413      	add	r3, r2
 8011fde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fe2:	681a      	ldr	r2, [r3, #0]
 8011fe4:	6a3b      	ldr	r3, [r7, #32]
 8011fe6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fea:	685a      	ldr	r2, [r3, #4]
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	1ad2      	subs	r2, r2, r3
 8011ff0:	2308      	movs	r3, #8
 8011ff2:	005b      	lsls	r3, r3, #1
 8011ff4:	429a      	cmp	r2, r3
 8011ff6:	d91f      	bls.n	8012038 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	4413      	add	r3, r2
 8011ffe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012000:	69bb      	ldr	r3, [r7, #24]
 8012002:	f003 0307 	and.w	r3, r3, #7
 8012006:	2b00      	cmp	r3, #0
 8012008:	d00a      	beq.n	8012020 <pvPortMalloc+0xf8>
	__asm volatile
 801200a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801200e:	f383 8811 	msr	BASEPRI, r3
 8012012:	f3bf 8f6f 	isb	sy
 8012016:	f3bf 8f4f 	dsb	sy
 801201a:	613b      	str	r3, [r7, #16]
}
 801201c:	bf00      	nop
 801201e:	e7fe      	b.n	801201e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012022:	685a      	ldr	r2, [r3, #4]
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	1ad2      	subs	r2, r2, r3
 8012028:	69bb      	ldr	r3, [r7, #24]
 801202a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801202c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801202e:	687a      	ldr	r2, [r7, #4]
 8012030:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012032:	69b8      	ldr	r0, [r7, #24]
 8012034:	f000 f908 	bl	8012248 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012038:	4b1d      	ldr	r3, [pc, #116]	; (80120b0 <pvPortMalloc+0x188>)
 801203a:	681a      	ldr	r2, [r3, #0]
 801203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801203e:	685b      	ldr	r3, [r3, #4]
 8012040:	1ad3      	subs	r3, r2, r3
 8012042:	4a1b      	ldr	r2, [pc, #108]	; (80120b0 <pvPortMalloc+0x188>)
 8012044:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012046:	4b1a      	ldr	r3, [pc, #104]	; (80120b0 <pvPortMalloc+0x188>)
 8012048:	681a      	ldr	r2, [r3, #0]
 801204a:	4b1b      	ldr	r3, [pc, #108]	; (80120b8 <pvPortMalloc+0x190>)
 801204c:	681b      	ldr	r3, [r3, #0]
 801204e:	429a      	cmp	r2, r3
 8012050:	d203      	bcs.n	801205a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012052:	4b17      	ldr	r3, [pc, #92]	; (80120b0 <pvPortMalloc+0x188>)
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	4a18      	ldr	r2, [pc, #96]	; (80120b8 <pvPortMalloc+0x190>)
 8012058:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801205c:	685a      	ldr	r2, [r3, #4]
 801205e:	4b13      	ldr	r3, [pc, #76]	; (80120ac <pvPortMalloc+0x184>)
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	431a      	orrs	r2, r3
 8012064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012066:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801206a:	2200      	movs	r2, #0
 801206c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801206e:	4b13      	ldr	r3, [pc, #76]	; (80120bc <pvPortMalloc+0x194>)
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	3301      	adds	r3, #1
 8012074:	4a11      	ldr	r2, [pc, #68]	; (80120bc <pvPortMalloc+0x194>)
 8012076:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012078:	f7fe ff48 	bl	8010f0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801207c:	69fb      	ldr	r3, [r7, #28]
 801207e:	f003 0307 	and.w	r3, r3, #7
 8012082:	2b00      	cmp	r3, #0
 8012084:	d00a      	beq.n	801209c <pvPortMalloc+0x174>
	__asm volatile
 8012086:	f04f 0350 	mov.w	r3, #80	; 0x50
 801208a:	f383 8811 	msr	BASEPRI, r3
 801208e:	f3bf 8f6f 	isb	sy
 8012092:	f3bf 8f4f 	dsb	sy
 8012096:	60fb      	str	r3, [r7, #12]
}
 8012098:	bf00      	nop
 801209a:	e7fe      	b.n	801209a <pvPortMalloc+0x172>
	return pvReturn;
 801209c:	69fb      	ldr	r3, [r7, #28]
}
 801209e:	4618      	mov	r0, r3
 80120a0:	3728      	adds	r7, #40	; 0x28
 80120a2:	46bd      	mov	sp, r7
 80120a4:	bd80      	pop	{r7, pc}
 80120a6:	bf00      	nop
 80120a8:	20010ae0 	.word	0x20010ae0
 80120ac:	20010af4 	.word	0x20010af4
 80120b0:	20010ae4 	.word	0x20010ae4
 80120b4:	20010ad8 	.word	0x20010ad8
 80120b8:	20010ae8 	.word	0x20010ae8
 80120bc:	20010aec 	.word	0x20010aec

080120c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80120c0:	b580      	push	{r7, lr}
 80120c2:	b086      	sub	sp, #24
 80120c4:	af00      	add	r7, sp, #0
 80120c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d04d      	beq.n	801216e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80120d2:	2308      	movs	r3, #8
 80120d4:	425b      	negs	r3, r3
 80120d6:	697a      	ldr	r2, [r7, #20]
 80120d8:	4413      	add	r3, r2
 80120da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80120dc:	697b      	ldr	r3, [r7, #20]
 80120de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80120e0:	693b      	ldr	r3, [r7, #16]
 80120e2:	685a      	ldr	r2, [r3, #4]
 80120e4:	4b24      	ldr	r3, [pc, #144]	; (8012178 <vPortFree+0xb8>)
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	4013      	ands	r3, r2
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d10a      	bne.n	8012104 <vPortFree+0x44>
	__asm volatile
 80120ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120f2:	f383 8811 	msr	BASEPRI, r3
 80120f6:	f3bf 8f6f 	isb	sy
 80120fa:	f3bf 8f4f 	dsb	sy
 80120fe:	60fb      	str	r3, [r7, #12]
}
 8012100:	bf00      	nop
 8012102:	e7fe      	b.n	8012102 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012104:	693b      	ldr	r3, [r7, #16]
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	2b00      	cmp	r3, #0
 801210a:	d00a      	beq.n	8012122 <vPortFree+0x62>
	__asm volatile
 801210c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012110:	f383 8811 	msr	BASEPRI, r3
 8012114:	f3bf 8f6f 	isb	sy
 8012118:	f3bf 8f4f 	dsb	sy
 801211c:	60bb      	str	r3, [r7, #8]
}
 801211e:	bf00      	nop
 8012120:	e7fe      	b.n	8012120 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012122:	693b      	ldr	r3, [r7, #16]
 8012124:	685a      	ldr	r2, [r3, #4]
 8012126:	4b14      	ldr	r3, [pc, #80]	; (8012178 <vPortFree+0xb8>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	4013      	ands	r3, r2
 801212c:	2b00      	cmp	r3, #0
 801212e:	d01e      	beq.n	801216e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012130:	693b      	ldr	r3, [r7, #16]
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	2b00      	cmp	r3, #0
 8012136:	d11a      	bne.n	801216e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012138:	693b      	ldr	r3, [r7, #16]
 801213a:	685a      	ldr	r2, [r3, #4]
 801213c:	4b0e      	ldr	r3, [pc, #56]	; (8012178 <vPortFree+0xb8>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	43db      	mvns	r3, r3
 8012142:	401a      	ands	r2, r3
 8012144:	693b      	ldr	r3, [r7, #16]
 8012146:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012148:	f7fe fed2 	bl	8010ef0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801214c:	693b      	ldr	r3, [r7, #16]
 801214e:	685a      	ldr	r2, [r3, #4]
 8012150:	4b0a      	ldr	r3, [pc, #40]	; (801217c <vPortFree+0xbc>)
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	4413      	add	r3, r2
 8012156:	4a09      	ldr	r2, [pc, #36]	; (801217c <vPortFree+0xbc>)
 8012158:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801215a:	6938      	ldr	r0, [r7, #16]
 801215c:	f000 f874 	bl	8012248 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8012160:	4b07      	ldr	r3, [pc, #28]	; (8012180 <vPortFree+0xc0>)
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	3301      	adds	r3, #1
 8012166:	4a06      	ldr	r2, [pc, #24]	; (8012180 <vPortFree+0xc0>)
 8012168:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801216a:	f7fe fecf 	bl	8010f0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801216e:	bf00      	nop
 8012170:	3718      	adds	r7, #24
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}
 8012176:	bf00      	nop
 8012178:	20010af4 	.word	0x20010af4
 801217c:	20010ae4 	.word	0x20010ae4
 8012180:	20010af0 	.word	0x20010af0

08012184 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012184:	b480      	push	{r7}
 8012186:	b085      	sub	sp, #20
 8012188:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801218a:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 801218e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012190:	4b27      	ldr	r3, [pc, #156]	; (8012230 <prvHeapInit+0xac>)
 8012192:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012194:	68fb      	ldr	r3, [r7, #12]
 8012196:	f003 0307 	and.w	r3, r3, #7
 801219a:	2b00      	cmp	r3, #0
 801219c:	d00c      	beq.n	80121b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	3307      	adds	r3, #7
 80121a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	f023 0307 	bic.w	r3, r3, #7
 80121aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80121ac:	68ba      	ldr	r2, [r7, #8]
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	1ad3      	subs	r3, r2, r3
 80121b2:	4a1f      	ldr	r2, [pc, #124]	; (8012230 <prvHeapInit+0xac>)
 80121b4:	4413      	add	r3, r2
 80121b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80121bc:	4a1d      	ldr	r2, [pc, #116]	; (8012234 <prvHeapInit+0xb0>)
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80121c2:	4b1c      	ldr	r3, [pc, #112]	; (8012234 <prvHeapInit+0xb0>)
 80121c4:	2200      	movs	r2, #0
 80121c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	68ba      	ldr	r2, [r7, #8]
 80121cc:	4413      	add	r3, r2
 80121ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80121d0:	2208      	movs	r2, #8
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	1a9b      	subs	r3, r3, r2
 80121d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	f023 0307 	bic.w	r3, r3, #7
 80121de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	4a15      	ldr	r2, [pc, #84]	; (8012238 <prvHeapInit+0xb4>)
 80121e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80121e6:	4b14      	ldr	r3, [pc, #80]	; (8012238 <prvHeapInit+0xb4>)
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	2200      	movs	r2, #0
 80121ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80121ee:	4b12      	ldr	r3, [pc, #72]	; (8012238 <prvHeapInit+0xb4>)
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	2200      	movs	r2, #0
 80121f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80121fa:	683b      	ldr	r3, [r7, #0]
 80121fc:	68fa      	ldr	r2, [r7, #12]
 80121fe:	1ad2      	subs	r2, r2, r3
 8012200:	683b      	ldr	r3, [r7, #0]
 8012202:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012204:	4b0c      	ldr	r3, [pc, #48]	; (8012238 <prvHeapInit+0xb4>)
 8012206:	681a      	ldr	r2, [r3, #0]
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801220c:	683b      	ldr	r3, [r7, #0]
 801220e:	685b      	ldr	r3, [r3, #4]
 8012210:	4a0a      	ldr	r2, [pc, #40]	; (801223c <prvHeapInit+0xb8>)
 8012212:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012214:	683b      	ldr	r3, [r7, #0]
 8012216:	685b      	ldr	r3, [r3, #4]
 8012218:	4a09      	ldr	r2, [pc, #36]	; (8012240 <prvHeapInit+0xbc>)
 801221a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801221c:	4b09      	ldr	r3, [pc, #36]	; (8012244 <prvHeapInit+0xc0>)
 801221e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012222:	601a      	str	r2, [r3, #0]
}
 8012224:	bf00      	nop
 8012226:	3714      	adds	r7, #20
 8012228:	46bd      	mov	sp, r7
 801222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801222e:	4770      	bx	lr
 8012230:	200010d8 	.word	0x200010d8
 8012234:	20010ad8 	.word	0x20010ad8
 8012238:	20010ae0 	.word	0x20010ae0
 801223c:	20010ae8 	.word	0x20010ae8
 8012240:	20010ae4 	.word	0x20010ae4
 8012244:	20010af4 	.word	0x20010af4

08012248 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012248:	b480      	push	{r7}
 801224a:	b085      	sub	sp, #20
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012250:	4b28      	ldr	r3, [pc, #160]	; (80122f4 <prvInsertBlockIntoFreeList+0xac>)
 8012252:	60fb      	str	r3, [r7, #12]
 8012254:	e002      	b.n	801225c <prvInsertBlockIntoFreeList+0x14>
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	60fb      	str	r3, [r7, #12]
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	687a      	ldr	r2, [r7, #4]
 8012262:	429a      	cmp	r2, r3
 8012264:	d8f7      	bhi.n	8012256 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	685b      	ldr	r3, [r3, #4]
 801226e:	68ba      	ldr	r2, [r7, #8]
 8012270:	4413      	add	r3, r2
 8012272:	687a      	ldr	r2, [r7, #4]
 8012274:	429a      	cmp	r2, r3
 8012276:	d108      	bne.n	801228a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	685a      	ldr	r2, [r3, #4]
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	685b      	ldr	r3, [r3, #4]
 8012280:	441a      	add	r2, r3
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	685b      	ldr	r3, [r3, #4]
 8012292:	68ba      	ldr	r2, [r7, #8]
 8012294:	441a      	add	r2, r3
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	429a      	cmp	r2, r3
 801229c:	d118      	bne.n	80122d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	681a      	ldr	r2, [r3, #0]
 80122a2:	4b15      	ldr	r3, [pc, #84]	; (80122f8 <prvInsertBlockIntoFreeList+0xb0>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	429a      	cmp	r2, r3
 80122a8:	d00d      	beq.n	80122c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	685a      	ldr	r2, [r3, #4]
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	685b      	ldr	r3, [r3, #4]
 80122b4:	441a      	add	r2, r3
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	681a      	ldr	r2, [r3, #0]
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	601a      	str	r2, [r3, #0]
 80122c4:	e008      	b.n	80122d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80122c6:	4b0c      	ldr	r3, [pc, #48]	; (80122f8 <prvInsertBlockIntoFreeList+0xb0>)
 80122c8:	681a      	ldr	r2, [r3, #0]
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	601a      	str	r2, [r3, #0]
 80122ce:	e003      	b.n	80122d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	681a      	ldr	r2, [r3, #0]
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80122d8:	68fa      	ldr	r2, [r7, #12]
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	429a      	cmp	r2, r3
 80122de:	d002      	beq.n	80122e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	687a      	ldr	r2, [r7, #4]
 80122e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80122e6:	bf00      	nop
 80122e8:	3714      	adds	r7, #20
 80122ea:	46bd      	mov	sp, r7
 80122ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f0:	4770      	bx	lr
 80122f2:	bf00      	nop
 80122f4:	20010ad8 	.word	0x20010ad8
 80122f8:	20010ae0 	.word	0x20010ae0

080122fc <__errno>:
 80122fc:	4b01      	ldr	r3, [pc, #4]	; (8012304 <__errno+0x8>)
 80122fe:	6818      	ldr	r0, [r3, #0]
 8012300:	4770      	bx	lr
 8012302:	bf00      	nop
 8012304:	200005b8 	.word	0x200005b8

08012308 <std>:
 8012308:	2300      	movs	r3, #0
 801230a:	b510      	push	{r4, lr}
 801230c:	4604      	mov	r4, r0
 801230e:	e9c0 3300 	strd	r3, r3, [r0]
 8012312:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012316:	6083      	str	r3, [r0, #8]
 8012318:	8181      	strh	r1, [r0, #12]
 801231a:	6643      	str	r3, [r0, #100]	; 0x64
 801231c:	81c2      	strh	r2, [r0, #14]
 801231e:	6183      	str	r3, [r0, #24]
 8012320:	4619      	mov	r1, r3
 8012322:	2208      	movs	r2, #8
 8012324:	305c      	adds	r0, #92	; 0x5c
 8012326:	f000 f91a 	bl	801255e <memset>
 801232a:	4b05      	ldr	r3, [pc, #20]	; (8012340 <std+0x38>)
 801232c:	6263      	str	r3, [r4, #36]	; 0x24
 801232e:	4b05      	ldr	r3, [pc, #20]	; (8012344 <std+0x3c>)
 8012330:	62a3      	str	r3, [r4, #40]	; 0x28
 8012332:	4b05      	ldr	r3, [pc, #20]	; (8012348 <std+0x40>)
 8012334:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012336:	4b05      	ldr	r3, [pc, #20]	; (801234c <std+0x44>)
 8012338:	6224      	str	r4, [r4, #32]
 801233a:	6323      	str	r3, [r4, #48]	; 0x30
 801233c:	bd10      	pop	{r4, pc}
 801233e:	bf00      	nop
 8012340:	08013171 	.word	0x08013171
 8012344:	08013193 	.word	0x08013193
 8012348:	080131cb 	.word	0x080131cb
 801234c:	080131ef 	.word	0x080131ef

08012350 <_cleanup_r>:
 8012350:	4901      	ldr	r1, [pc, #4]	; (8012358 <_cleanup_r+0x8>)
 8012352:	f000 b8af 	b.w	80124b4 <_fwalk_reent>
 8012356:	bf00      	nop
 8012358:	080141cd 	.word	0x080141cd

0801235c <__sfmoreglue>:
 801235c:	b570      	push	{r4, r5, r6, lr}
 801235e:	1e4a      	subs	r2, r1, #1
 8012360:	2568      	movs	r5, #104	; 0x68
 8012362:	4355      	muls	r5, r2
 8012364:	460e      	mov	r6, r1
 8012366:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801236a:	f000 f901 	bl	8012570 <_malloc_r>
 801236e:	4604      	mov	r4, r0
 8012370:	b140      	cbz	r0, 8012384 <__sfmoreglue+0x28>
 8012372:	2100      	movs	r1, #0
 8012374:	e9c0 1600 	strd	r1, r6, [r0]
 8012378:	300c      	adds	r0, #12
 801237a:	60a0      	str	r0, [r4, #8]
 801237c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012380:	f000 f8ed 	bl	801255e <memset>
 8012384:	4620      	mov	r0, r4
 8012386:	bd70      	pop	{r4, r5, r6, pc}

08012388 <__sfp_lock_acquire>:
 8012388:	4801      	ldr	r0, [pc, #4]	; (8012390 <__sfp_lock_acquire+0x8>)
 801238a:	f000 b8d8 	b.w	801253e <__retarget_lock_acquire_recursive>
 801238e:	bf00      	nop
 8012390:	20010e58 	.word	0x20010e58

08012394 <__sfp_lock_release>:
 8012394:	4801      	ldr	r0, [pc, #4]	; (801239c <__sfp_lock_release+0x8>)
 8012396:	f000 b8d3 	b.w	8012540 <__retarget_lock_release_recursive>
 801239a:	bf00      	nop
 801239c:	20010e58 	.word	0x20010e58

080123a0 <__sinit_lock_acquire>:
 80123a0:	4801      	ldr	r0, [pc, #4]	; (80123a8 <__sinit_lock_acquire+0x8>)
 80123a2:	f000 b8cc 	b.w	801253e <__retarget_lock_acquire_recursive>
 80123a6:	bf00      	nop
 80123a8:	20010e53 	.word	0x20010e53

080123ac <__sinit_lock_release>:
 80123ac:	4801      	ldr	r0, [pc, #4]	; (80123b4 <__sinit_lock_release+0x8>)
 80123ae:	f000 b8c7 	b.w	8012540 <__retarget_lock_release_recursive>
 80123b2:	bf00      	nop
 80123b4:	20010e53 	.word	0x20010e53

080123b8 <__sinit>:
 80123b8:	b510      	push	{r4, lr}
 80123ba:	4604      	mov	r4, r0
 80123bc:	f7ff fff0 	bl	80123a0 <__sinit_lock_acquire>
 80123c0:	69a3      	ldr	r3, [r4, #24]
 80123c2:	b11b      	cbz	r3, 80123cc <__sinit+0x14>
 80123c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123c8:	f7ff bff0 	b.w	80123ac <__sinit_lock_release>
 80123cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80123d0:	6523      	str	r3, [r4, #80]	; 0x50
 80123d2:	4b13      	ldr	r3, [pc, #76]	; (8012420 <__sinit+0x68>)
 80123d4:	4a13      	ldr	r2, [pc, #76]	; (8012424 <__sinit+0x6c>)
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80123da:	42a3      	cmp	r3, r4
 80123dc:	bf04      	itt	eq
 80123de:	2301      	moveq	r3, #1
 80123e0:	61a3      	streq	r3, [r4, #24]
 80123e2:	4620      	mov	r0, r4
 80123e4:	f000 f820 	bl	8012428 <__sfp>
 80123e8:	6060      	str	r0, [r4, #4]
 80123ea:	4620      	mov	r0, r4
 80123ec:	f000 f81c 	bl	8012428 <__sfp>
 80123f0:	60a0      	str	r0, [r4, #8]
 80123f2:	4620      	mov	r0, r4
 80123f4:	f000 f818 	bl	8012428 <__sfp>
 80123f8:	2200      	movs	r2, #0
 80123fa:	60e0      	str	r0, [r4, #12]
 80123fc:	2104      	movs	r1, #4
 80123fe:	6860      	ldr	r0, [r4, #4]
 8012400:	f7ff ff82 	bl	8012308 <std>
 8012404:	68a0      	ldr	r0, [r4, #8]
 8012406:	2201      	movs	r2, #1
 8012408:	2109      	movs	r1, #9
 801240a:	f7ff ff7d 	bl	8012308 <std>
 801240e:	68e0      	ldr	r0, [r4, #12]
 8012410:	2202      	movs	r2, #2
 8012412:	2112      	movs	r1, #18
 8012414:	f7ff ff78 	bl	8012308 <std>
 8012418:	2301      	movs	r3, #1
 801241a:	61a3      	str	r3, [r4, #24]
 801241c:	e7d2      	b.n	80123c4 <__sinit+0xc>
 801241e:	bf00      	nop
 8012420:	080160f8 	.word	0x080160f8
 8012424:	08012351 	.word	0x08012351

08012428 <__sfp>:
 8012428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801242a:	4607      	mov	r7, r0
 801242c:	f7ff ffac 	bl	8012388 <__sfp_lock_acquire>
 8012430:	4b1e      	ldr	r3, [pc, #120]	; (80124ac <__sfp+0x84>)
 8012432:	681e      	ldr	r6, [r3, #0]
 8012434:	69b3      	ldr	r3, [r6, #24]
 8012436:	b913      	cbnz	r3, 801243e <__sfp+0x16>
 8012438:	4630      	mov	r0, r6
 801243a:	f7ff ffbd 	bl	80123b8 <__sinit>
 801243e:	3648      	adds	r6, #72	; 0x48
 8012440:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012444:	3b01      	subs	r3, #1
 8012446:	d503      	bpl.n	8012450 <__sfp+0x28>
 8012448:	6833      	ldr	r3, [r6, #0]
 801244a:	b30b      	cbz	r3, 8012490 <__sfp+0x68>
 801244c:	6836      	ldr	r6, [r6, #0]
 801244e:	e7f7      	b.n	8012440 <__sfp+0x18>
 8012450:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012454:	b9d5      	cbnz	r5, 801248c <__sfp+0x64>
 8012456:	4b16      	ldr	r3, [pc, #88]	; (80124b0 <__sfp+0x88>)
 8012458:	60e3      	str	r3, [r4, #12]
 801245a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801245e:	6665      	str	r5, [r4, #100]	; 0x64
 8012460:	f000 f86c 	bl	801253c <__retarget_lock_init_recursive>
 8012464:	f7ff ff96 	bl	8012394 <__sfp_lock_release>
 8012468:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801246c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012470:	6025      	str	r5, [r4, #0]
 8012472:	61a5      	str	r5, [r4, #24]
 8012474:	2208      	movs	r2, #8
 8012476:	4629      	mov	r1, r5
 8012478:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801247c:	f000 f86f 	bl	801255e <memset>
 8012480:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012484:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012488:	4620      	mov	r0, r4
 801248a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801248c:	3468      	adds	r4, #104	; 0x68
 801248e:	e7d9      	b.n	8012444 <__sfp+0x1c>
 8012490:	2104      	movs	r1, #4
 8012492:	4638      	mov	r0, r7
 8012494:	f7ff ff62 	bl	801235c <__sfmoreglue>
 8012498:	4604      	mov	r4, r0
 801249a:	6030      	str	r0, [r6, #0]
 801249c:	2800      	cmp	r0, #0
 801249e:	d1d5      	bne.n	801244c <__sfp+0x24>
 80124a0:	f7ff ff78 	bl	8012394 <__sfp_lock_release>
 80124a4:	230c      	movs	r3, #12
 80124a6:	603b      	str	r3, [r7, #0]
 80124a8:	e7ee      	b.n	8012488 <__sfp+0x60>
 80124aa:	bf00      	nop
 80124ac:	080160f8 	.word	0x080160f8
 80124b0:	ffff0001 	.word	0xffff0001

080124b4 <_fwalk_reent>:
 80124b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124b8:	4606      	mov	r6, r0
 80124ba:	4688      	mov	r8, r1
 80124bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80124c0:	2700      	movs	r7, #0
 80124c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80124c6:	f1b9 0901 	subs.w	r9, r9, #1
 80124ca:	d505      	bpl.n	80124d8 <_fwalk_reent+0x24>
 80124cc:	6824      	ldr	r4, [r4, #0]
 80124ce:	2c00      	cmp	r4, #0
 80124d0:	d1f7      	bne.n	80124c2 <_fwalk_reent+0xe>
 80124d2:	4638      	mov	r0, r7
 80124d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124d8:	89ab      	ldrh	r3, [r5, #12]
 80124da:	2b01      	cmp	r3, #1
 80124dc:	d907      	bls.n	80124ee <_fwalk_reent+0x3a>
 80124de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80124e2:	3301      	adds	r3, #1
 80124e4:	d003      	beq.n	80124ee <_fwalk_reent+0x3a>
 80124e6:	4629      	mov	r1, r5
 80124e8:	4630      	mov	r0, r6
 80124ea:	47c0      	blx	r8
 80124ec:	4307      	orrs	r7, r0
 80124ee:	3568      	adds	r5, #104	; 0x68
 80124f0:	e7e9      	b.n	80124c6 <_fwalk_reent+0x12>
	...

080124f4 <__libc_init_array>:
 80124f4:	b570      	push	{r4, r5, r6, lr}
 80124f6:	4d0d      	ldr	r5, [pc, #52]	; (801252c <__libc_init_array+0x38>)
 80124f8:	4c0d      	ldr	r4, [pc, #52]	; (8012530 <__libc_init_array+0x3c>)
 80124fa:	1b64      	subs	r4, r4, r5
 80124fc:	10a4      	asrs	r4, r4, #2
 80124fe:	2600      	movs	r6, #0
 8012500:	42a6      	cmp	r6, r4
 8012502:	d109      	bne.n	8012518 <__libc_init_array+0x24>
 8012504:	4d0b      	ldr	r5, [pc, #44]	; (8012534 <__libc_init_array+0x40>)
 8012506:	4c0c      	ldr	r4, [pc, #48]	; (8012538 <__libc_init_array+0x44>)
 8012508:	f002 fed4 	bl	80152b4 <_init>
 801250c:	1b64      	subs	r4, r4, r5
 801250e:	10a4      	asrs	r4, r4, #2
 8012510:	2600      	movs	r6, #0
 8012512:	42a6      	cmp	r6, r4
 8012514:	d105      	bne.n	8012522 <__libc_init_array+0x2e>
 8012516:	bd70      	pop	{r4, r5, r6, pc}
 8012518:	f855 3b04 	ldr.w	r3, [r5], #4
 801251c:	4798      	blx	r3
 801251e:	3601      	adds	r6, #1
 8012520:	e7ee      	b.n	8012500 <__libc_init_array+0xc>
 8012522:	f855 3b04 	ldr.w	r3, [r5], #4
 8012526:	4798      	blx	r3
 8012528:	3601      	adds	r6, #1
 801252a:	e7f2      	b.n	8012512 <__libc_init_array+0x1e>
 801252c:	08016484 	.word	0x08016484
 8012530:	08016484 	.word	0x08016484
 8012534:	08016484 	.word	0x08016484
 8012538:	08016488 	.word	0x08016488

0801253c <__retarget_lock_init_recursive>:
 801253c:	4770      	bx	lr

0801253e <__retarget_lock_acquire_recursive>:
 801253e:	4770      	bx	lr

08012540 <__retarget_lock_release_recursive>:
 8012540:	4770      	bx	lr

08012542 <memcpy>:
 8012542:	440a      	add	r2, r1
 8012544:	4291      	cmp	r1, r2
 8012546:	f100 33ff 	add.w	r3, r0, #4294967295
 801254a:	d100      	bne.n	801254e <memcpy+0xc>
 801254c:	4770      	bx	lr
 801254e:	b510      	push	{r4, lr}
 8012550:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012554:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012558:	4291      	cmp	r1, r2
 801255a:	d1f9      	bne.n	8012550 <memcpy+0xe>
 801255c:	bd10      	pop	{r4, pc}

0801255e <memset>:
 801255e:	4402      	add	r2, r0
 8012560:	4603      	mov	r3, r0
 8012562:	4293      	cmp	r3, r2
 8012564:	d100      	bne.n	8012568 <memset+0xa>
 8012566:	4770      	bx	lr
 8012568:	f803 1b01 	strb.w	r1, [r3], #1
 801256c:	e7f9      	b.n	8012562 <memset+0x4>
	...

08012570 <_malloc_r>:
 8012570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012572:	1ccd      	adds	r5, r1, #3
 8012574:	f025 0503 	bic.w	r5, r5, #3
 8012578:	3508      	adds	r5, #8
 801257a:	2d0c      	cmp	r5, #12
 801257c:	bf38      	it	cc
 801257e:	250c      	movcc	r5, #12
 8012580:	2d00      	cmp	r5, #0
 8012582:	4606      	mov	r6, r0
 8012584:	db01      	blt.n	801258a <_malloc_r+0x1a>
 8012586:	42a9      	cmp	r1, r5
 8012588:	d903      	bls.n	8012592 <_malloc_r+0x22>
 801258a:	230c      	movs	r3, #12
 801258c:	6033      	str	r3, [r6, #0]
 801258e:	2000      	movs	r0, #0
 8012590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012592:	f001 fed9 	bl	8014348 <__malloc_lock>
 8012596:	4921      	ldr	r1, [pc, #132]	; (801261c <_malloc_r+0xac>)
 8012598:	680a      	ldr	r2, [r1, #0]
 801259a:	4614      	mov	r4, r2
 801259c:	b99c      	cbnz	r4, 80125c6 <_malloc_r+0x56>
 801259e:	4f20      	ldr	r7, [pc, #128]	; (8012620 <_malloc_r+0xb0>)
 80125a0:	683b      	ldr	r3, [r7, #0]
 80125a2:	b923      	cbnz	r3, 80125ae <_malloc_r+0x3e>
 80125a4:	4621      	mov	r1, r4
 80125a6:	4630      	mov	r0, r6
 80125a8:	f000 fd9e 	bl	80130e8 <_sbrk_r>
 80125ac:	6038      	str	r0, [r7, #0]
 80125ae:	4629      	mov	r1, r5
 80125b0:	4630      	mov	r0, r6
 80125b2:	f000 fd99 	bl	80130e8 <_sbrk_r>
 80125b6:	1c43      	adds	r3, r0, #1
 80125b8:	d123      	bne.n	8012602 <_malloc_r+0x92>
 80125ba:	230c      	movs	r3, #12
 80125bc:	6033      	str	r3, [r6, #0]
 80125be:	4630      	mov	r0, r6
 80125c0:	f001 fec8 	bl	8014354 <__malloc_unlock>
 80125c4:	e7e3      	b.n	801258e <_malloc_r+0x1e>
 80125c6:	6823      	ldr	r3, [r4, #0]
 80125c8:	1b5b      	subs	r3, r3, r5
 80125ca:	d417      	bmi.n	80125fc <_malloc_r+0x8c>
 80125cc:	2b0b      	cmp	r3, #11
 80125ce:	d903      	bls.n	80125d8 <_malloc_r+0x68>
 80125d0:	6023      	str	r3, [r4, #0]
 80125d2:	441c      	add	r4, r3
 80125d4:	6025      	str	r5, [r4, #0]
 80125d6:	e004      	b.n	80125e2 <_malloc_r+0x72>
 80125d8:	6863      	ldr	r3, [r4, #4]
 80125da:	42a2      	cmp	r2, r4
 80125dc:	bf0c      	ite	eq
 80125de:	600b      	streq	r3, [r1, #0]
 80125e0:	6053      	strne	r3, [r2, #4]
 80125e2:	4630      	mov	r0, r6
 80125e4:	f001 feb6 	bl	8014354 <__malloc_unlock>
 80125e8:	f104 000b 	add.w	r0, r4, #11
 80125ec:	1d23      	adds	r3, r4, #4
 80125ee:	f020 0007 	bic.w	r0, r0, #7
 80125f2:	1ac2      	subs	r2, r0, r3
 80125f4:	d0cc      	beq.n	8012590 <_malloc_r+0x20>
 80125f6:	1a1b      	subs	r3, r3, r0
 80125f8:	50a3      	str	r3, [r4, r2]
 80125fa:	e7c9      	b.n	8012590 <_malloc_r+0x20>
 80125fc:	4622      	mov	r2, r4
 80125fe:	6864      	ldr	r4, [r4, #4]
 8012600:	e7cc      	b.n	801259c <_malloc_r+0x2c>
 8012602:	1cc4      	adds	r4, r0, #3
 8012604:	f024 0403 	bic.w	r4, r4, #3
 8012608:	42a0      	cmp	r0, r4
 801260a:	d0e3      	beq.n	80125d4 <_malloc_r+0x64>
 801260c:	1a21      	subs	r1, r4, r0
 801260e:	4630      	mov	r0, r6
 8012610:	f000 fd6a 	bl	80130e8 <_sbrk_r>
 8012614:	3001      	adds	r0, #1
 8012616:	d1dd      	bne.n	80125d4 <_malloc_r+0x64>
 8012618:	e7cf      	b.n	80125ba <_malloc_r+0x4a>
 801261a:	bf00      	nop
 801261c:	20010af8 	.word	0x20010af8
 8012620:	20010afc 	.word	0x20010afc

08012624 <__cvt>:
 8012624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012628:	ec55 4b10 	vmov	r4, r5, d0
 801262c:	2d00      	cmp	r5, #0
 801262e:	460e      	mov	r6, r1
 8012630:	4619      	mov	r1, r3
 8012632:	462b      	mov	r3, r5
 8012634:	bfbb      	ittet	lt
 8012636:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801263a:	461d      	movlt	r5, r3
 801263c:	2300      	movge	r3, #0
 801263e:	232d      	movlt	r3, #45	; 0x2d
 8012640:	700b      	strb	r3, [r1, #0]
 8012642:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012644:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012648:	4691      	mov	r9, r2
 801264a:	f023 0820 	bic.w	r8, r3, #32
 801264e:	bfbc      	itt	lt
 8012650:	4622      	movlt	r2, r4
 8012652:	4614      	movlt	r4, r2
 8012654:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012658:	d005      	beq.n	8012666 <__cvt+0x42>
 801265a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801265e:	d100      	bne.n	8012662 <__cvt+0x3e>
 8012660:	3601      	adds	r6, #1
 8012662:	2102      	movs	r1, #2
 8012664:	e000      	b.n	8012668 <__cvt+0x44>
 8012666:	2103      	movs	r1, #3
 8012668:	ab03      	add	r3, sp, #12
 801266a:	9301      	str	r3, [sp, #4]
 801266c:	ab02      	add	r3, sp, #8
 801266e:	9300      	str	r3, [sp, #0]
 8012670:	ec45 4b10 	vmov	d0, r4, r5
 8012674:	4653      	mov	r3, sl
 8012676:	4632      	mov	r2, r6
 8012678:	f000 ff36 	bl	80134e8 <_dtoa_r>
 801267c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8012680:	4607      	mov	r7, r0
 8012682:	d102      	bne.n	801268a <__cvt+0x66>
 8012684:	f019 0f01 	tst.w	r9, #1
 8012688:	d022      	beq.n	80126d0 <__cvt+0xac>
 801268a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801268e:	eb07 0906 	add.w	r9, r7, r6
 8012692:	d110      	bne.n	80126b6 <__cvt+0x92>
 8012694:	783b      	ldrb	r3, [r7, #0]
 8012696:	2b30      	cmp	r3, #48	; 0x30
 8012698:	d10a      	bne.n	80126b0 <__cvt+0x8c>
 801269a:	2200      	movs	r2, #0
 801269c:	2300      	movs	r3, #0
 801269e:	4620      	mov	r0, r4
 80126a0:	4629      	mov	r1, r5
 80126a2:	f7ee fa11 	bl	8000ac8 <__aeabi_dcmpeq>
 80126a6:	b918      	cbnz	r0, 80126b0 <__cvt+0x8c>
 80126a8:	f1c6 0601 	rsb	r6, r6, #1
 80126ac:	f8ca 6000 	str.w	r6, [sl]
 80126b0:	f8da 3000 	ldr.w	r3, [sl]
 80126b4:	4499      	add	r9, r3
 80126b6:	2200      	movs	r2, #0
 80126b8:	2300      	movs	r3, #0
 80126ba:	4620      	mov	r0, r4
 80126bc:	4629      	mov	r1, r5
 80126be:	f7ee fa03 	bl	8000ac8 <__aeabi_dcmpeq>
 80126c2:	b108      	cbz	r0, 80126c8 <__cvt+0xa4>
 80126c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80126c8:	2230      	movs	r2, #48	; 0x30
 80126ca:	9b03      	ldr	r3, [sp, #12]
 80126cc:	454b      	cmp	r3, r9
 80126ce:	d307      	bcc.n	80126e0 <__cvt+0xbc>
 80126d0:	9b03      	ldr	r3, [sp, #12]
 80126d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80126d4:	1bdb      	subs	r3, r3, r7
 80126d6:	4638      	mov	r0, r7
 80126d8:	6013      	str	r3, [r2, #0]
 80126da:	b004      	add	sp, #16
 80126dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80126e0:	1c59      	adds	r1, r3, #1
 80126e2:	9103      	str	r1, [sp, #12]
 80126e4:	701a      	strb	r2, [r3, #0]
 80126e6:	e7f0      	b.n	80126ca <__cvt+0xa6>

080126e8 <__exponent>:
 80126e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80126ea:	4603      	mov	r3, r0
 80126ec:	2900      	cmp	r1, #0
 80126ee:	bfb8      	it	lt
 80126f0:	4249      	neglt	r1, r1
 80126f2:	f803 2b02 	strb.w	r2, [r3], #2
 80126f6:	bfb4      	ite	lt
 80126f8:	222d      	movlt	r2, #45	; 0x2d
 80126fa:	222b      	movge	r2, #43	; 0x2b
 80126fc:	2909      	cmp	r1, #9
 80126fe:	7042      	strb	r2, [r0, #1]
 8012700:	dd2a      	ble.n	8012758 <__exponent+0x70>
 8012702:	f10d 0407 	add.w	r4, sp, #7
 8012706:	46a4      	mov	ip, r4
 8012708:	270a      	movs	r7, #10
 801270a:	46a6      	mov	lr, r4
 801270c:	460a      	mov	r2, r1
 801270e:	fb91 f6f7 	sdiv	r6, r1, r7
 8012712:	fb07 1516 	mls	r5, r7, r6, r1
 8012716:	3530      	adds	r5, #48	; 0x30
 8012718:	2a63      	cmp	r2, #99	; 0x63
 801271a:	f104 34ff 	add.w	r4, r4, #4294967295
 801271e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012722:	4631      	mov	r1, r6
 8012724:	dcf1      	bgt.n	801270a <__exponent+0x22>
 8012726:	3130      	adds	r1, #48	; 0x30
 8012728:	f1ae 0502 	sub.w	r5, lr, #2
 801272c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8012730:	1c44      	adds	r4, r0, #1
 8012732:	4629      	mov	r1, r5
 8012734:	4561      	cmp	r1, ip
 8012736:	d30a      	bcc.n	801274e <__exponent+0x66>
 8012738:	f10d 0209 	add.w	r2, sp, #9
 801273c:	eba2 020e 	sub.w	r2, r2, lr
 8012740:	4565      	cmp	r5, ip
 8012742:	bf88      	it	hi
 8012744:	2200      	movhi	r2, #0
 8012746:	4413      	add	r3, r2
 8012748:	1a18      	subs	r0, r3, r0
 801274a:	b003      	add	sp, #12
 801274c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801274e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012752:	f804 2f01 	strb.w	r2, [r4, #1]!
 8012756:	e7ed      	b.n	8012734 <__exponent+0x4c>
 8012758:	2330      	movs	r3, #48	; 0x30
 801275a:	3130      	adds	r1, #48	; 0x30
 801275c:	7083      	strb	r3, [r0, #2]
 801275e:	70c1      	strb	r1, [r0, #3]
 8012760:	1d03      	adds	r3, r0, #4
 8012762:	e7f1      	b.n	8012748 <__exponent+0x60>

08012764 <_printf_float>:
 8012764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012768:	ed2d 8b02 	vpush	{d8}
 801276c:	b08d      	sub	sp, #52	; 0x34
 801276e:	460c      	mov	r4, r1
 8012770:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012774:	4616      	mov	r6, r2
 8012776:	461f      	mov	r7, r3
 8012778:	4605      	mov	r5, r0
 801277a:	f001 fd63 	bl	8014244 <_localeconv_r>
 801277e:	f8d0 a000 	ldr.w	sl, [r0]
 8012782:	4650      	mov	r0, sl
 8012784:	f7ed fd24 	bl	80001d0 <strlen>
 8012788:	2300      	movs	r3, #0
 801278a:	930a      	str	r3, [sp, #40]	; 0x28
 801278c:	6823      	ldr	r3, [r4, #0]
 801278e:	9305      	str	r3, [sp, #20]
 8012790:	f8d8 3000 	ldr.w	r3, [r8]
 8012794:	f894 b018 	ldrb.w	fp, [r4, #24]
 8012798:	3307      	adds	r3, #7
 801279a:	f023 0307 	bic.w	r3, r3, #7
 801279e:	f103 0208 	add.w	r2, r3, #8
 80127a2:	f8c8 2000 	str.w	r2, [r8]
 80127a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127aa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80127ae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80127b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80127b6:	9307      	str	r3, [sp, #28]
 80127b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80127bc:	ee08 0a10 	vmov	s16, r0
 80127c0:	4b9f      	ldr	r3, [pc, #636]	; (8012a40 <_printf_float+0x2dc>)
 80127c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80127c6:	f04f 32ff 	mov.w	r2, #4294967295
 80127ca:	f7ee f9af 	bl	8000b2c <__aeabi_dcmpun>
 80127ce:	bb88      	cbnz	r0, 8012834 <_printf_float+0xd0>
 80127d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80127d4:	4b9a      	ldr	r3, [pc, #616]	; (8012a40 <_printf_float+0x2dc>)
 80127d6:	f04f 32ff 	mov.w	r2, #4294967295
 80127da:	f7ee f989 	bl	8000af0 <__aeabi_dcmple>
 80127de:	bb48      	cbnz	r0, 8012834 <_printf_float+0xd0>
 80127e0:	2200      	movs	r2, #0
 80127e2:	2300      	movs	r3, #0
 80127e4:	4640      	mov	r0, r8
 80127e6:	4649      	mov	r1, r9
 80127e8:	f7ee f978 	bl	8000adc <__aeabi_dcmplt>
 80127ec:	b110      	cbz	r0, 80127f4 <_printf_float+0x90>
 80127ee:	232d      	movs	r3, #45	; 0x2d
 80127f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80127f4:	4b93      	ldr	r3, [pc, #588]	; (8012a44 <_printf_float+0x2e0>)
 80127f6:	4894      	ldr	r0, [pc, #592]	; (8012a48 <_printf_float+0x2e4>)
 80127f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80127fc:	bf94      	ite	ls
 80127fe:	4698      	movls	r8, r3
 8012800:	4680      	movhi	r8, r0
 8012802:	2303      	movs	r3, #3
 8012804:	6123      	str	r3, [r4, #16]
 8012806:	9b05      	ldr	r3, [sp, #20]
 8012808:	f023 0204 	bic.w	r2, r3, #4
 801280c:	6022      	str	r2, [r4, #0]
 801280e:	f04f 0900 	mov.w	r9, #0
 8012812:	9700      	str	r7, [sp, #0]
 8012814:	4633      	mov	r3, r6
 8012816:	aa0b      	add	r2, sp, #44	; 0x2c
 8012818:	4621      	mov	r1, r4
 801281a:	4628      	mov	r0, r5
 801281c:	f000 f9d8 	bl	8012bd0 <_printf_common>
 8012820:	3001      	adds	r0, #1
 8012822:	f040 8090 	bne.w	8012946 <_printf_float+0x1e2>
 8012826:	f04f 30ff 	mov.w	r0, #4294967295
 801282a:	b00d      	add	sp, #52	; 0x34
 801282c:	ecbd 8b02 	vpop	{d8}
 8012830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012834:	4642      	mov	r2, r8
 8012836:	464b      	mov	r3, r9
 8012838:	4640      	mov	r0, r8
 801283a:	4649      	mov	r1, r9
 801283c:	f7ee f976 	bl	8000b2c <__aeabi_dcmpun>
 8012840:	b140      	cbz	r0, 8012854 <_printf_float+0xf0>
 8012842:	464b      	mov	r3, r9
 8012844:	2b00      	cmp	r3, #0
 8012846:	bfbc      	itt	lt
 8012848:	232d      	movlt	r3, #45	; 0x2d
 801284a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801284e:	487f      	ldr	r0, [pc, #508]	; (8012a4c <_printf_float+0x2e8>)
 8012850:	4b7f      	ldr	r3, [pc, #508]	; (8012a50 <_printf_float+0x2ec>)
 8012852:	e7d1      	b.n	80127f8 <_printf_float+0x94>
 8012854:	6863      	ldr	r3, [r4, #4]
 8012856:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801285a:	9206      	str	r2, [sp, #24]
 801285c:	1c5a      	adds	r2, r3, #1
 801285e:	d13f      	bne.n	80128e0 <_printf_float+0x17c>
 8012860:	2306      	movs	r3, #6
 8012862:	6063      	str	r3, [r4, #4]
 8012864:	9b05      	ldr	r3, [sp, #20]
 8012866:	6861      	ldr	r1, [r4, #4]
 8012868:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801286c:	2300      	movs	r3, #0
 801286e:	9303      	str	r3, [sp, #12]
 8012870:	ab0a      	add	r3, sp, #40	; 0x28
 8012872:	e9cd b301 	strd	fp, r3, [sp, #4]
 8012876:	ab09      	add	r3, sp, #36	; 0x24
 8012878:	ec49 8b10 	vmov	d0, r8, r9
 801287c:	9300      	str	r3, [sp, #0]
 801287e:	6022      	str	r2, [r4, #0]
 8012880:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012884:	4628      	mov	r0, r5
 8012886:	f7ff fecd 	bl	8012624 <__cvt>
 801288a:	9b06      	ldr	r3, [sp, #24]
 801288c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801288e:	2b47      	cmp	r3, #71	; 0x47
 8012890:	4680      	mov	r8, r0
 8012892:	d108      	bne.n	80128a6 <_printf_float+0x142>
 8012894:	1cc8      	adds	r0, r1, #3
 8012896:	db02      	blt.n	801289e <_printf_float+0x13a>
 8012898:	6863      	ldr	r3, [r4, #4]
 801289a:	4299      	cmp	r1, r3
 801289c:	dd41      	ble.n	8012922 <_printf_float+0x1be>
 801289e:	f1ab 0b02 	sub.w	fp, fp, #2
 80128a2:	fa5f fb8b 	uxtb.w	fp, fp
 80128a6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80128aa:	d820      	bhi.n	80128ee <_printf_float+0x18a>
 80128ac:	3901      	subs	r1, #1
 80128ae:	465a      	mov	r2, fp
 80128b0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80128b4:	9109      	str	r1, [sp, #36]	; 0x24
 80128b6:	f7ff ff17 	bl	80126e8 <__exponent>
 80128ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80128bc:	1813      	adds	r3, r2, r0
 80128be:	2a01      	cmp	r2, #1
 80128c0:	4681      	mov	r9, r0
 80128c2:	6123      	str	r3, [r4, #16]
 80128c4:	dc02      	bgt.n	80128cc <_printf_float+0x168>
 80128c6:	6822      	ldr	r2, [r4, #0]
 80128c8:	07d2      	lsls	r2, r2, #31
 80128ca:	d501      	bpl.n	80128d0 <_printf_float+0x16c>
 80128cc:	3301      	adds	r3, #1
 80128ce:	6123      	str	r3, [r4, #16]
 80128d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d09c      	beq.n	8012812 <_printf_float+0xae>
 80128d8:	232d      	movs	r3, #45	; 0x2d
 80128da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80128de:	e798      	b.n	8012812 <_printf_float+0xae>
 80128e0:	9a06      	ldr	r2, [sp, #24]
 80128e2:	2a47      	cmp	r2, #71	; 0x47
 80128e4:	d1be      	bne.n	8012864 <_printf_float+0x100>
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	d1bc      	bne.n	8012864 <_printf_float+0x100>
 80128ea:	2301      	movs	r3, #1
 80128ec:	e7b9      	b.n	8012862 <_printf_float+0xfe>
 80128ee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80128f2:	d118      	bne.n	8012926 <_printf_float+0x1c2>
 80128f4:	2900      	cmp	r1, #0
 80128f6:	6863      	ldr	r3, [r4, #4]
 80128f8:	dd0b      	ble.n	8012912 <_printf_float+0x1ae>
 80128fa:	6121      	str	r1, [r4, #16]
 80128fc:	b913      	cbnz	r3, 8012904 <_printf_float+0x1a0>
 80128fe:	6822      	ldr	r2, [r4, #0]
 8012900:	07d0      	lsls	r0, r2, #31
 8012902:	d502      	bpl.n	801290a <_printf_float+0x1a6>
 8012904:	3301      	adds	r3, #1
 8012906:	440b      	add	r3, r1
 8012908:	6123      	str	r3, [r4, #16]
 801290a:	65a1      	str	r1, [r4, #88]	; 0x58
 801290c:	f04f 0900 	mov.w	r9, #0
 8012910:	e7de      	b.n	80128d0 <_printf_float+0x16c>
 8012912:	b913      	cbnz	r3, 801291a <_printf_float+0x1b6>
 8012914:	6822      	ldr	r2, [r4, #0]
 8012916:	07d2      	lsls	r2, r2, #31
 8012918:	d501      	bpl.n	801291e <_printf_float+0x1ba>
 801291a:	3302      	adds	r3, #2
 801291c:	e7f4      	b.n	8012908 <_printf_float+0x1a4>
 801291e:	2301      	movs	r3, #1
 8012920:	e7f2      	b.n	8012908 <_printf_float+0x1a4>
 8012922:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8012926:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012928:	4299      	cmp	r1, r3
 801292a:	db05      	blt.n	8012938 <_printf_float+0x1d4>
 801292c:	6823      	ldr	r3, [r4, #0]
 801292e:	6121      	str	r1, [r4, #16]
 8012930:	07d8      	lsls	r0, r3, #31
 8012932:	d5ea      	bpl.n	801290a <_printf_float+0x1a6>
 8012934:	1c4b      	adds	r3, r1, #1
 8012936:	e7e7      	b.n	8012908 <_printf_float+0x1a4>
 8012938:	2900      	cmp	r1, #0
 801293a:	bfd4      	ite	le
 801293c:	f1c1 0202 	rsble	r2, r1, #2
 8012940:	2201      	movgt	r2, #1
 8012942:	4413      	add	r3, r2
 8012944:	e7e0      	b.n	8012908 <_printf_float+0x1a4>
 8012946:	6823      	ldr	r3, [r4, #0]
 8012948:	055a      	lsls	r2, r3, #21
 801294a:	d407      	bmi.n	801295c <_printf_float+0x1f8>
 801294c:	6923      	ldr	r3, [r4, #16]
 801294e:	4642      	mov	r2, r8
 8012950:	4631      	mov	r1, r6
 8012952:	4628      	mov	r0, r5
 8012954:	47b8      	blx	r7
 8012956:	3001      	adds	r0, #1
 8012958:	d12c      	bne.n	80129b4 <_printf_float+0x250>
 801295a:	e764      	b.n	8012826 <_printf_float+0xc2>
 801295c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012960:	f240 80e0 	bls.w	8012b24 <_printf_float+0x3c0>
 8012964:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012968:	2200      	movs	r2, #0
 801296a:	2300      	movs	r3, #0
 801296c:	f7ee f8ac 	bl	8000ac8 <__aeabi_dcmpeq>
 8012970:	2800      	cmp	r0, #0
 8012972:	d034      	beq.n	80129de <_printf_float+0x27a>
 8012974:	4a37      	ldr	r2, [pc, #220]	; (8012a54 <_printf_float+0x2f0>)
 8012976:	2301      	movs	r3, #1
 8012978:	4631      	mov	r1, r6
 801297a:	4628      	mov	r0, r5
 801297c:	47b8      	blx	r7
 801297e:	3001      	adds	r0, #1
 8012980:	f43f af51 	beq.w	8012826 <_printf_float+0xc2>
 8012984:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012988:	429a      	cmp	r2, r3
 801298a:	db02      	blt.n	8012992 <_printf_float+0x22e>
 801298c:	6823      	ldr	r3, [r4, #0]
 801298e:	07d8      	lsls	r0, r3, #31
 8012990:	d510      	bpl.n	80129b4 <_printf_float+0x250>
 8012992:	ee18 3a10 	vmov	r3, s16
 8012996:	4652      	mov	r2, sl
 8012998:	4631      	mov	r1, r6
 801299a:	4628      	mov	r0, r5
 801299c:	47b8      	blx	r7
 801299e:	3001      	adds	r0, #1
 80129a0:	f43f af41 	beq.w	8012826 <_printf_float+0xc2>
 80129a4:	f04f 0800 	mov.w	r8, #0
 80129a8:	f104 091a 	add.w	r9, r4, #26
 80129ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80129ae:	3b01      	subs	r3, #1
 80129b0:	4543      	cmp	r3, r8
 80129b2:	dc09      	bgt.n	80129c8 <_printf_float+0x264>
 80129b4:	6823      	ldr	r3, [r4, #0]
 80129b6:	079b      	lsls	r3, r3, #30
 80129b8:	f100 8105 	bmi.w	8012bc6 <_printf_float+0x462>
 80129bc:	68e0      	ldr	r0, [r4, #12]
 80129be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80129c0:	4298      	cmp	r0, r3
 80129c2:	bfb8      	it	lt
 80129c4:	4618      	movlt	r0, r3
 80129c6:	e730      	b.n	801282a <_printf_float+0xc6>
 80129c8:	2301      	movs	r3, #1
 80129ca:	464a      	mov	r2, r9
 80129cc:	4631      	mov	r1, r6
 80129ce:	4628      	mov	r0, r5
 80129d0:	47b8      	blx	r7
 80129d2:	3001      	adds	r0, #1
 80129d4:	f43f af27 	beq.w	8012826 <_printf_float+0xc2>
 80129d8:	f108 0801 	add.w	r8, r8, #1
 80129dc:	e7e6      	b.n	80129ac <_printf_float+0x248>
 80129de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	dc39      	bgt.n	8012a58 <_printf_float+0x2f4>
 80129e4:	4a1b      	ldr	r2, [pc, #108]	; (8012a54 <_printf_float+0x2f0>)
 80129e6:	2301      	movs	r3, #1
 80129e8:	4631      	mov	r1, r6
 80129ea:	4628      	mov	r0, r5
 80129ec:	47b8      	blx	r7
 80129ee:	3001      	adds	r0, #1
 80129f0:	f43f af19 	beq.w	8012826 <_printf_float+0xc2>
 80129f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80129f8:	4313      	orrs	r3, r2
 80129fa:	d102      	bne.n	8012a02 <_printf_float+0x29e>
 80129fc:	6823      	ldr	r3, [r4, #0]
 80129fe:	07d9      	lsls	r1, r3, #31
 8012a00:	d5d8      	bpl.n	80129b4 <_printf_float+0x250>
 8012a02:	ee18 3a10 	vmov	r3, s16
 8012a06:	4652      	mov	r2, sl
 8012a08:	4631      	mov	r1, r6
 8012a0a:	4628      	mov	r0, r5
 8012a0c:	47b8      	blx	r7
 8012a0e:	3001      	adds	r0, #1
 8012a10:	f43f af09 	beq.w	8012826 <_printf_float+0xc2>
 8012a14:	f04f 0900 	mov.w	r9, #0
 8012a18:	f104 0a1a 	add.w	sl, r4, #26
 8012a1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a1e:	425b      	negs	r3, r3
 8012a20:	454b      	cmp	r3, r9
 8012a22:	dc01      	bgt.n	8012a28 <_printf_float+0x2c4>
 8012a24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a26:	e792      	b.n	801294e <_printf_float+0x1ea>
 8012a28:	2301      	movs	r3, #1
 8012a2a:	4652      	mov	r2, sl
 8012a2c:	4631      	mov	r1, r6
 8012a2e:	4628      	mov	r0, r5
 8012a30:	47b8      	blx	r7
 8012a32:	3001      	adds	r0, #1
 8012a34:	f43f aef7 	beq.w	8012826 <_printf_float+0xc2>
 8012a38:	f109 0901 	add.w	r9, r9, #1
 8012a3c:	e7ee      	b.n	8012a1c <_printf_float+0x2b8>
 8012a3e:	bf00      	nop
 8012a40:	7fefffff 	.word	0x7fefffff
 8012a44:	080160fc 	.word	0x080160fc
 8012a48:	08016100 	.word	0x08016100
 8012a4c:	08016108 	.word	0x08016108
 8012a50:	08016104 	.word	0x08016104
 8012a54:	0801610c 	.word	0x0801610c
 8012a58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012a5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012a5c:	429a      	cmp	r2, r3
 8012a5e:	bfa8      	it	ge
 8012a60:	461a      	movge	r2, r3
 8012a62:	2a00      	cmp	r2, #0
 8012a64:	4691      	mov	r9, r2
 8012a66:	dc37      	bgt.n	8012ad8 <_printf_float+0x374>
 8012a68:	f04f 0b00 	mov.w	fp, #0
 8012a6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012a70:	f104 021a 	add.w	r2, r4, #26
 8012a74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012a76:	9305      	str	r3, [sp, #20]
 8012a78:	eba3 0309 	sub.w	r3, r3, r9
 8012a7c:	455b      	cmp	r3, fp
 8012a7e:	dc33      	bgt.n	8012ae8 <_printf_float+0x384>
 8012a80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012a84:	429a      	cmp	r2, r3
 8012a86:	db3b      	blt.n	8012b00 <_printf_float+0x39c>
 8012a88:	6823      	ldr	r3, [r4, #0]
 8012a8a:	07da      	lsls	r2, r3, #31
 8012a8c:	d438      	bmi.n	8012b00 <_printf_float+0x39c>
 8012a8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012a90:	9b05      	ldr	r3, [sp, #20]
 8012a92:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012a94:	1ad3      	subs	r3, r2, r3
 8012a96:	eba2 0901 	sub.w	r9, r2, r1
 8012a9a:	4599      	cmp	r9, r3
 8012a9c:	bfa8      	it	ge
 8012a9e:	4699      	movge	r9, r3
 8012aa0:	f1b9 0f00 	cmp.w	r9, #0
 8012aa4:	dc35      	bgt.n	8012b12 <_printf_float+0x3ae>
 8012aa6:	f04f 0800 	mov.w	r8, #0
 8012aaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012aae:	f104 0a1a 	add.w	sl, r4, #26
 8012ab2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012ab6:	1a9b      	subs	r3, r3, r2
 8012ab8:	eba3 0309 	sub.w	r3, r3, r9
 8012abc:	4543      	cmp	r3, r8
 8012abe:	f77f af79 	ble.w	80129b4 <_printf_float+0x250>
 8012ac2:	2301      	movs	r3, #1
 8012ac4:	4652      	mov	r2, sl
 8012ac6:	4631      	mov	r1, r6
 8012ac8:	4628      	mov	r0, r5
 8012aca:	47b8      	blx	r7
 8012acc:	3001      	adds	r0, #1
 8012ace:	f43f aeaa 	beq.w	8012826 <_printf_float+0xc2>
 8012ad2:	f108 0801 	add.w	r8, r8, #1
 8012ad6:	e7ec      	b.n	8012ab2 <_printf_float+0x34e>
 8012ad8:	4613      	mov	r3, r2
 8012ada:	4631      	mov	r1, r6
 8012adc:	4642      	mov	r2, r8
 8012ade:	4628      	mov	r0, r5
 8012ae0:	47b8      	blx	r7
 8012ae2:	3001      	adds	r0, #1
 8012ae4:	d1c0      	bne.n	8012a68 <_printf_float+0x304>
 8012ae6:	e69e      	b.n	8012826 <_printf_float+0xc2>
 8012ae8:	2301      	movs	r3, #1
 8012aea:	4631      	mov	r1, r6
 8012aec:	4628      	mov	r0, r5
 8012aee:	9205      	str	r2, [sp, #20]
 8012af0:	47b8      	blx	r7
 8012af2:	3001      	adds	r0, #1
 8012af4:	f43f ae97 	beq.w	8012826 <_printf_float+0xc2>
 8012af8:	9a05      	ldr	r2, [sp, #20]
 8012afa:	f10b 0b01 	add.w	fp, fp, #1
 8012afe:	e7b9      	b.n	8012a74 <_printf_float+0x310>
 8012b00:	ee18 3a10 	vmov	r3, s16
 8012b04:	4652      	mov	r2, sl
 8012b06:	4631      	mov	r1, r6
 8012b08:	4628      	mov	r0, r5
 8012b0a:	47b8      	blx	r7
 8012b0c:	3001      	adds	r0, #1
 8012b0e:	d1be      	bne.n	8012a8e <_printf_float+0x32a>
 8012b10:	e689      	b.n	8012826 <_printf_float+0xc2>
 8012b12:	9a05      	ldr	r2, [sp, #20]
 8012b14:	464b      	mov	r3, r9
 8012b16:	4442      	add	r2, r8
 8012b18:	4631      	mov	r1, r6
 8012b1a:	4628      	mov	r0, r5
 8012b1c:	47b8      	blx	r7
 8012b1e:	3001      	adds	r0, #1
 8012b20:	d1c1      	bne.n	8012aa6 <_printf_float+0x342>
 8012b22:	e680      	b.n	8012826 <_printf_float+0xc2>
 8012b24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012b26:	2a01      	cmp	r2, #1
 8012b28:	dc01      	bgt.n	8012b2e <_printf_float+0x3ca>
 8012b2a:	07db      	lsls	r3, r3, #31
 8012b2c:	d538      	bpl.n	8012ba0 <_printf_float+0x43c>
 8012b2e:	2301      	movs	r3, #1
 8012b30:	4642      	mov	r2, r8
 8012b32:	4631      	mov	r1, r6
 8012b34:	4628      	mov	r0, r5
 8012b36:	47b8      	blx	r7
 8012b38:	3001      	adds	r0, #1
 8012b3a:	f43f ae74 	beq.w	8012826 <_printf_float+0xc2>
 8012b3e:	ee18 3a10 	vmov	r3, s16
 8012b42:	4652      	mov	r2, sl
 8012b44:	4631      	mov	r1, r6
 8012b46:	4628      	mov	r0, r5
 8012b48:	47b8      	blx	r7
 8012b4a:	3001      	adds	r0, #1
 8012b4c:	f43f ae6b 	beq.w	8012826 <_printf_float+0xc2>
 8012b50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012b54:	2200      	movs	r2, #0
 8012b56:	2300      	movs	r3, #0
 8012b58:	f7ed ffb6 	bl	8000ac8 <__aeabi_dcmpeq>
 8012b5c:	b9d8      	cbnz	r0, 8012b96 <_printf_float+0x432>
 8012b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b60:	f108 0201 	add.w	r2, r8, #1
 8012b64:	3b01      	subs	r3, #1
 8012b66:	4631      	mov	r1, r6
 8012b68:	4628      	mov	r0, r5
 8012b6a:	47b8      	blx	r7
 8012b6c:	3001      	adds	r0, #1
 8012b6e:	d10e      	bne.n	8012b8e <_printf_float+0x42a>
 8012b70:	e659      	b.n	8012826 <_printf_float+0xc2>
 8012b72:	2301      	movs	r3, #1
 8012b74:	4652      	mov	r2, sl
 8012b76:	4631      	mov	r1, r6
 8012b78:	4628      	mov	r0, r5
 8012b7a:	47b8      	blx	r7
 8012b7c:	3001      	adds	r0, #1
 8012b7e:	f43f ae52 	beq.w	8012826 <_printf_float+0xc2>
 8012b82:	f108 0801 	add.w	r8, r8, #1
 8012b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b88:	3b01      	subs	r3, #1
 8012b8a:	4543      	cmp	r3, r8
 8012b8c:	dcf1      	bgt.n	8012b72 <_printf_float+0x40e>
 8012b8e:	464b      	mov	r3, r9
 8012b90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012b94:	e6dc      	b.n	8012950 <_printf_float+0x1ec>
 8012b96:	f04f 0800 	mov.w	r8, #0
 8012b9a:	f104 0a1a 	add.w	sl, r4, #26
 8012b9e:	e7f2      	b.n	8012b86 <_printf_float+0x422>
 8012ba0:	2301      	movs	r3, #1
 8012ba2:	4642      	mov	r2, r8
 8012ba4:	e7df      	b.n	8012b66 <_printf_float+0x402>
 8012ba6:	2301      	movs	r3, #1
 8012ba8:	464a      	mov	r2, r9
 8012baa:	4631      	mov	r1, r6
 8012bac:	4628      	mov	r0, r5
 8012bae:	47b8      	blx	r7
 8012bb0:	3001      	adds	r0, #1
 8012bb2:	f43f ae38 	beq.w	8012826 <_printf_float+0xc2>
 8012bb6:	f108 0801 	add.w	r8, r8, #1
 8012bba:	68e3      	ldr	r3, [r4, #12]
 8012bbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012bbe:	1a5b      	subs	r3, r3, r1
 8012bc0:	4543      	cmp	r3, r8
 8012bc2:	dcf0      	bgt.n	8012ba6 <_printf_float+0x442>
 8012bc4:	e6fa      	b.n	80129bc <_printf_float+0x258>
 8012bc6:	f04f 0800 	mov.w	r8, #0
 8012bca:	f104 0919 	add.w	r9, r4, #25
 8012bce:	e7f4      	b.n	8012bba <_printf_float+0x456>

08012bd0 <_printf_common>:
 8012bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012bd4:	4616      	mov	r6, r2
 8012bd6:	4699      	mov	r9, r3
 8012bd8:	688a      	ldr	r2, [r1, #8]
 8012bda:	690b      	ldr	r3, [r1, #16]
 8012bdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012be0:	4293      	cmp	r3, r2
 8012be2:	bfb8      	it	lt
 8012be4:	4613      	movlt	r3, r2
 8012be6:	6033      	str	r3, [r6, #0]
 8012be8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012bec:	4607      	mov	r7, r0
 8012bee:	460c      	mov	r4, r1
 8012bf0:	b10a      	cbz	r2, 8012bf6 <_printf_common+0x26>
 8012bf2:	3301      	adds	r3, #1
 8012bf4:	6033      	str	r3, [r6, #0]
 8012bf6:	6823      	ldr	r3, [r4, #0]
 8012bf8:	0699      	lsls	r1, r3, #26
 8012bfa:	bf42      	ittt	mi
 8012bfc:	6833      	ldrmi	r3, [r6, #0]
 8012bfe:	3302      	addmi	r3, #2
 8012c00:	6033      	strmi	r3, [r6, #0]
 8012c02:	6825      	ldr	r5, [r4, #0]
 8012c04:	f015 0506 	ands.w	r5, r5, #6
 8012c08:	d106      	bne.n	8012c18 <_printf_common+0x48>
 8012c0a:	f104 0a19 	add.w	sl, r4, #25
 8012c0e:	68e3      	ldr	r3, [r4, #12]
 8012c10:	6832      	ldr	r2, [r6, #0]
 8012c12:	1a9b      	subs	r3, r3, r2
 8012c14:	42ab      	cmp	r3, r5
 8012c16:	dc26      	bgt.n	8012c66 <_printf_common+0x96>
 8012c18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012c1c:	1e13      	subs	r3, r2, #0
 8012c1e:	6822      	ldr	r2, [r4, #0]
 8012c20:	bf18      	it	ne
 8012c22:	2301      	movne	r3, #1
 8012c24:	0692      	lsls	r2, r2, #26
 8012c26:	d42b      	bmi.n	8012c80 <_printf_common+0xb0>
 8012c28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012c2c:	4649      	mov	r1, r9
 8012c2e:	4638      	mov	r0, r7
 8012c30:	47c0      	blx	r8
 8012c32:	3001      	adds	r0, #1
 8012c34:	d01e      	beq.n	8012c74 <_printf_common+0xa4>
 8012c36:	6823      	ldr	r3, [r4, #0]
 8012c38:	68e5      	ldr	r5, [r4, #12]
 8012c3a:	6832      	ldr	r2, [r6, #0]
 8012c3c:	f003 0306 	and.w	r3, r3, #6
 8012c40:	2b04      	cmp	r3, #4
 8012c42:	bf08      	it	eq
 8012c44:	1aad      	subeq	r5, r5, r2
 8012c46:	68a3      	ldr	r3, [r4, #8]
 8012c48:	6922      	ldr	r2, [r4, #16]
 8012c4a:	bf0c      	ite	eq
 8012c4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012c50:	2500      	movne	r5, #0
 8012c52:	4293      	cmp	r3, r2
 8012c54:	bfc4      	itt	gt
 8012c56:	1a9b      	subgt	r3, r3, r2
 8012c58:	18ed      	addgt	r5, r5, r3
 8012c5a:	2600      	movs	r6, #0
 8012c5c:	341a      	adds	r4, #26
 8012c5e:	42b5      	cmp	r5, r6
 8012c60:	d11a      	bne.n	8012c98 <_printf_common+0xc8>
 8012c62:	2000      	movs	r0, #0
 8012c64:	e008      	b.n	8012c78 <_printf_common+0xa8>
 8012c66:	2301      	movs	r3, #1
 8012c68:	4652      	mov	r2, sl
 8012c6a:	4649      	mov	r1, r9
 8012c6c:	4638      	mov	r0, r7
 8012c6e:	47c0      	blx	r8
 8012c70:	3001      	adds	r0, #1
 8012c72:	d103      	bne.n	8012c7c <_printf_common+0xac>
 8012c74:	f04f 30ff 	mov.w	r0, #4294967295
 8012c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c7c:	3501      	adds	r5, #1
 8012c7e:	e7c6      	b.n	8012c0e <_printf_common+0x3e>
 8012c80:	18e1      	adds	r1, r4, r3
 8012c82:	1c5a      	adds	r2, r3, #1
 8012c84:	2030      	movs	r0, #48	; 0x30
 8012c86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012c8a:	4422      	add	r2, r4
 8012c8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012c90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012c94:	3302      	adds	r3, #2
 8012c96:	e7c7      	b.n	8012c28 <_printf_common+0x58>
 8012c98:	2301      	movs	r3, #1
 8012c9a:	4622      	mov	r2, r4
 8012c9c:	4649      	mov	r1, r9
 8012c9e:	4638      	mov	r0, r7
 8012ca0:	47c0      	blx	r8
 8012ca2:	3001      	adds	r0, #1
 8012ca4:	d0e6      	beq.n	8012c74 <_printf_common+0xa4>
 8012ca6:	3601      	adds	r6, #1
 8012ca8:	e7d9      	b.n	8012c5e <_printf_common+0x8e>
	...

08012cac <_printf_i>:
 8012cac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012cb0:	460c      	mov	r4, r1
 8012cb2:	4691      	mov	r9, r2
 8012cb4:	7e27      	ldrb	r7, [r4, #24]
 8012cb6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012cb8:	2f78      	cmp	r7, #120	; 0x78
 8012cba:	4680      	mov	r8, r0
 8012cbc:	469a      	mov	sl, r3
 8012cbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012cc2:	d807      	bhi.n	8012cd4 <_printf_i+0x28>
 8012cc4:	2f62      	cmp	r7, #98	; 0x62
 8012cc6:	d80a      	bhi.n	8012cde <_printf_i+0x32>
 8012cc8:	2f00      	cmp	r7, #0
 8012cca:	f000 80d8 	beq.w	8012e7e <_printf_i+0x1d2>
 8012cce:	2f58      	cmp	r7, #88	; 0x58
 8012cd0:	f000 80a3 	beq.w	8012e1a <_printf_i+0x16e>
 8012cd4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012cd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012cdc:	e03a      	b.n	8012d54 <_printf_i+0xa8>
 8012cde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012ce2:	2b15      	cmp	r3, #21
 8012ce4:	d8f6      	bhi.n	8012cd4 <_printf_i+0x28>
 8012ce6:	a001      	add	r0, pc, #4	; (adr r0, 8012cec <_printf_i+0x40>)
 8012ce8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012cec:	08012d45 	.word	0x08012d45
 8012cf0:	08012d59 	.word	0x08012d59
 8012cf4:	08012cd5 	.word	0x08012cd5
 8012cf8:	08012cd5 	.word	0x08012cd5
 8012cfc:	08012cd5 	.word	0x08012cd5
 8012d00:	08012cd5 	.word	0x08012cd5
 8012d04:	08012d59 	.word	0x08012d59
 8012d08:	08012cd5 	.word	0x08012cd5
 8012d0c:	08012cd5 	.word	0x08012cd5
 8012d10:	08012cd5 	.word	0x08012cd5
 8012d14:	08012cd5 	.word	0x08012cd5
 8012d18:	08012e65 	.word	0x08012e65
 8012d1c:	08012d89 	.word	0x08012d89
 8012d20:	08012e47 	.word	0x08012e47
 8012d24:	08012cd5 	.word	0x08012cd5
 8012d28:	08012cd5 	.word	0x08012cd5
 8012d2c:	08012e87 	.word	0x08012e87
 8012d30:	08012cd5 	.word	0x08012cd5
 8012d34:	08012d89 	.word	0x08012d89
 8012d38:	08012cd5 	.word	0x08012cd5
 8012d3c:	08012cd5 	.word	0x08012cd5
 8012d40:	08012e4f 	.word	0x08012e4f
 8012d44:	680b      	ldr	r3, [r1, #0]
 8012d46:	1d1a      	adds	r2, r3, #4
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	600a      	str	r2, [r1, #0]
 8012d4c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012d50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012d54:	2301      	movs	r3, #1
 8012d56:	e0a3      	b.n	8012ea0 <_printf_i+0x1f4>
 8012d58:	6825      	ldr	r5, [r4, #0]
 8012d5a:	6808      	ldr	r0, [r1, #0]
 8012d5c:	062e      	lsls	r6, r5, #24
 8012d5e:	f100 0304 	add.w	r3, r0, #4
 8012d62:	d50a      	bpl.n	8012d7a <_printf_i+0xce>
 8012d64:	6805      	ldr	r5, [r0, #0]
 8012d66:	600b      	str	r3, [r1, #0]
 8012d68:	2d00      	cmp	r5, #0
 8012d6a:	da03      	bge.n	8012d74 <_printf_i+0xc8>
 8012d6c:	232d      	movs	r3, #45	; 0x2d
 8012d6e:	426d      	negs	r5, r5
 8012d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012d74:	485e      	ldr	r0, [pc, #376]	; (8012ef0 <_printf_i+0x244>)
 8012d76:	230a      	movs	r3, #10
 8012d78:	e019      	b.n	8012dae <_printf_i+0x102>
 8012d7a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012d7e:	6805      	ldr	r5, [r0, #0]
 8012d80:	600b      	str	r3, [r1, #0]
 8012d82:	bf18      	it	ne
 8012d84:	b22d      	sxthne	r5, r5
 8012d86:	e7ef      	b.n	8012d68 <_printf_i+0xbc>
 8012d88:	680b      	ldr	r3, [r1, #0]
 8012d8a:	6825      	ldr	r5, [r4, #0]
 8012d8c:	1d18      	adds	r0, r3, #4
 8012d8e:	6008      	str	r0, [r1, #0]
 8012d90:	0628      	lsls	r0, r5, #24
 8012d92:	d501      	bpl.n	8012d98 <_printf_i+0xec>
 8012d94:	681d      	ldr	r5, [r3, #0]
 8012d96:	e002      	b.n	8012d9e <_printf_i+0xf2>
 8012d98:	0669      	lsls	r1, r5, #25
 8012d9a:	d5fb      	bpl.n	8012d94 <_printf_i+0xe8>
 8012d9c:	881d      	ldrh	r5, [r3, #0]
 8012d9e:	4854      	ldr	r0, [pc, #336]	; (8012ef0 <_printf_i+0x244>)
 8012da0:	2f6f      	cmp	r7, #111	; 0x6f
 8012da2:	bf0c      	ite	eq
 8012da4:	2308      	moveq	r3, #8
 8012da6:	230a      	movne	r3, #10
 8012da8:	2100      	movs	r1, #0
 8012daa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012dae:	6866      	ldr	r6, [r4, #4]
 8012db0:	60a6      	str	r6, [r4, #8]
 8012db2:	2e00      	cmp	r6, #0
 8012db4:	bfa2      	ittt	ge
 8012db6:	6821      	ldrge	r1, [r4, #0]
 8012db8:	f021 0104 	bicge.w	r1, r1, #4
 8012dbc:	6021      	strge	r1, [r4, #0]
 8012dbe:	b90d      	cbnz	r5, 8012dc4 <_printf_i+0x118>
 8012dc0:	2e00      	cmp	r6, #0
 8012dc2:	d04d      	beq.n	8012e60 <_printf_i+0x1b4>
 8012dc4:	4616      	mov	r6, r2
 8012dc6:	fbb5 f1f3 	udiv	r1, r5, r3
 8012dca:	fb03 5711 	mls	r7, r3, r1, r5
 8012dce:	5dc7      	ldrb	r7, [r0, r7]
 8012dd0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012dd4:	462f      	mov	r7, r5
 8012dd6:	42bb      	cmp	r3, r7
 8012dd8:	460d      	mov	r5, r1
 8012dda:	d9f4      	bls.n	8012dc6 <_printf_i+0x11a>
 8012ddc:	2b08      	cmp	r3, #8
 8012dde:	d10b      	bne.n	8012df8 <_printf_i+0x14c>
 8012de0:	6823      	ldr	r3, [r4, #0]
 8012de2:	07df      	lsls	r7, r3, #31
 8012de4:	d508      	bpl.n	8012df8 <_printf_i+0x14c>
 8012de6:	6923      	ldr	r3, [r4, #16]
 8012de8:	6861      	ldr	r1, [r4, #4]
 8012dea:	4299      	cmp	r1, r3
 8012dec:	bfde      	ittt	le
 8012dee:	2330      	movle	r3, #48	; 0x30
 8012df0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012df4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012df8:	1b92      	subs	r2, r2, r6
 8012dfa:	6122      	str	r2, [r4, #16]
 8012dfc:	f8cd a000 	str.w	sl, [sp]
 8012e00:	464b      	mov	r3, r9
 8012e02:	aa03      	add	r2, sp, #12
 8012e04:	4621      	mov	r1, r4
 8012e06:	4640      	mov	r0, r8
 8012e08:	f7ff fee2 	bl	8012bd0 <_printf_common>
 8012e0c:	3001      	adds	r0, #1
 8012e0e:	d14c      	bne.n	8012eaa <_printf_i+0x1fe>
 8012e10:	f04f 30ff 	mov.w	r0, #4294967295
 8012e14:	b004      	add	sp, #16
 8012e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e1a:	4835      	ldr	r0, [pc, #212]	; (8012ef0 <_printf_i+0x244>)
 8012e1c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012e20:	6823      	ldr	r3, [r4, #0]
 8012e22:	680e      	ldr	r6, [r1, #0]
 8012e24:	061f      	lsls	r7, r3, #24
 8012e26:	f856 5b04 	ldr.w	r5, [r6], #4
 8012e2a:	600e      	str	r6, [r1, #0]
 8012e2c:	d514      	bpl.n	8012e58 <_printf_i+0x1ac>
 8012e2e:	07d9      	lsls	r1, r3, #31
 8012e30:	bf44      	itt	mi
 8012e32:	f043 0320 	orrmi.w	r3, r3, #32
 8012e36:	6023      	strmi	r3, [r4, #0]
 8012e38:	b91d      	cbnz	r5, 8012e42 <_printf_i+0x196>
 8012e3a:	6823      	ldr	r3, [r4, #0]
 8012e3c:	f023 0320 	bic.w	r3, r3, #32
 8012e40:	6023      	str	r3, [r4, #0]
 8012e42:	2310      	movs	r3, #16
 8012e44:	e7b0      	b.n	8012da8 <_printf_i+0xfc>
 8012e46:	6823      	ldr	r3, [r4, #0]
 8012e48:	f043 0320 	orr.w	r3, r3, #32
 8012e4c:	6023      	str	r3, [r4, #0]
 8012e4e:	2378      	movs	r3, #120	; 0x78
 8012e50:	4828      	ldr	r0, [pc, #160]	; (8012ef4 <_printf_i+0x248>)
 8012e52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012e56:	e7e3      	b.n	8012e20 <_printf_i+0x174>
 8012e58:	065e      	lsls	r6, r3, #25
 8012e5a:	bf48      	it	mi
 8012e5c:	b2ad      	uxthmi	r5, r5
 8012e5e:	e7e6      	b.n	8012e2e <_printf_i+0x182>
 8012e60:	4616      	mov	r6, r2
 8012e62:	e7bb      	b.n	8012ddc <_printf_i+0x130>
 8012e64:	680b      	ldr	r3, [r1, #0]
 8012e66:	6826      	ldr	r6, [r4, #0]
 8012e68:	6960      	ldr	r0, [r4, #20]
 8012e6a:	1d1d      	adds	r5, r3, #4
 8012e6c:	600d      	str	r5, [r1, #0]
 8012e6e:	0635      	lsls	r5, r6, #24
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	d501      	bpl.n	8012e78 <_printf_i+0x1cc>
 8012e74:	6018      	str	r0, [r3, #0]
 8012e76:	e002      	b.n	8012e7e <_printf_i+0x1d2>
 8012e78:	0671      	lsls	r1, r6, #25
 8012e7a:	d5fb      	bpl.n	8012e74 <_printf_i+0x1c8>
 8012e7c:	8018      	strh	r0, [r3, #0]
 8012e7e:	2300      	movs	r3, #0
 8012e80:	6123      	str	r3, [r4, #16]
 8012e82:	4616      	mov	r6, r2
 8012e84:	e7ba      	b.n	8012dfc <_printf_i+0x150>
 8012e86:	680b      	ldr	r3, [r1, #0]
 8012e88:	1d1a      	adds	r2, r3, #4
 8012e8a:	600a      	str	r2, [r1, #0]
 8012e8c:	681e      	ldr	r6, [r3, #0]
 8012e8e:	6862      	ldr	r2, [r4, #4]
 8012e90:	2100      	movs	r1, #0
 8012e92:	4630      	mov	r0, r6
 8012e94:	f7ed f9a4 	bl	80001e0 <memchr>
 8012e98:	b108      	cbz	r0, 8012e9e <_printf_i+0x1f2>
 8012e9a:	1b80      	subs	r0, r0, r6
 8012e9c:	6060      	str	r0, [r4, #4]
 8012e9e:	6863      	ldr	r3, [r4, #4]
 8012ea0:	6123      	str	r3, [r4, #16]
 8012ea2:	2300      	movs	r3, #0
 8012ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012ea8:	e7a8      	b.n	8012dfc <_printf_i+0x150>
 8012eaa:	6923      	ldr	r3, [r4, #16]
 8012eac:	4632      	mov	r2, r6
 8012eae:	4649      	mov	r1, r9
 8012eb0:	4640      	mov	r0, r8
 8012eb2:	47d0      	blx	sl
 8012eb4:	3001      	adds	r0, #1
 8012eb6:	d0ab      	beq.n	8012e10 <_printf_i+0x164>
 8012eb8:	6823      	ldr	r3, [r4, #0]
 8012eba:	079b      	lsls	r3, r3, #30
 8012ebc:	d413      	bmi.n	8012ee6 <_printf_i+0x23a>
 8012ebe:	68e0      	ldr	r0, [r4, #12]
 8012ec0:	9b03      	ldr	r3, [sp, #12]
 8012ec2:	4298      	cmp	r0, r3
 8012ec4:	bfb8      	it	lt
 8012ec6:	4618      	movlt	r0, r3
 8012ec8:	e7a4      	b.n	8012e14 <_printf_i+0x168>
 8012eca:	2301      	movs	r3, #1
 8012ecc:	4632      	mov	r2, r6
 8012ece:	4649      	mov	r1, r9
 8012ed0:	4640      	mov	r0, r8
 8012ed2:	47d0      	blx	sl
 8012ed4:	3001      	adds	r0, #1
 8012ed6:	d09b      	beq.n	8012e10 <_printf_i+0x164>
 8012ed8:	3501      	adds	r5, #1
 8012eda:	68e3      	ldr	r3, [r4, #12]
 8012edc:	9903      	ldr	r1, [sp, #12]
 8012ede:	1a5b      	subs	r3, r3, r1
 8012ee0:	42ab      	cmp	r3, r5
 8012ee2:	dcf2      	bgt.n	8012eca <_printf_i+0x21e>
 8012ee4:	e7eb      	b.n	8012ebe <_printf_i+0x212>
 8012ee6:	2500      	movs	r5, #0
 8012ee8:	f104 0619 	add.w	r6, r4, #25
 8012eec:	e7f5      	b.n	8012eda <_printf_i+0x22e>
 8012eee:	bf00      	nop
 8012ef0:	0801610e 	.word	0x0801610e
 8012ef4:	0801611f 	.word	0x0801611f

08012ef8 <iprintf>:
 8012ef8:	b40f      	push	{r0, r1, r2, r3}
 8012efa:	4b0a      	ldr	r3, [pc, #40]	; (8012f24 <iprintf+0x2c>)
 8012efc:	b513      	push	{r0, r1, r4, lr}
 8012efe:	681c      	ldr	r4, [r3, #0]
 8012f00:	b124      	cbz	r4, 8012f0c <iprintf+0x14>
 8012f02:	69a3      	ldr	r3, [r4, #24]
 8012f04:	b913      	cbnz	r3, 8012f0c <iprintf+0x14>
 8012f06:	4620      	mov	r0, r4
 8012f08:	f7ff fa56 	bl	80123b8 <__sinit>
 8012f0c:	ab05      	add	r3, sp, #20
 8012f0e:	9a04      	ldr	r2, [sp, #16]
 8012f10:	68a1      	ldr	r1, [r4, #8]
 8012f12:	9301      	str	r3, [sp, #4]
 8012f14:	4620      	mov	r0, r4
 8012f16:	f001 ff87 	bl	8014e28 <_vfiprintf_r>
 8012f1a:	b002      	add	sp, #8
 8012f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f20:	b004      	add	sp, #16
 8012f22:	4770      	bx	lr
 8012f24:	200005b8 	.word	0x200005b8

08012f28 <_puts_r>:
 8012f28:	b570      	push	{r4, r5, r6, lr}
 8012f2a:	460e      	mov	r6, r1
 8012f2c:	4605      	mov	r5, r0
 8012f2e:	b118      	cbz	r0, 8012f38 <_puts_r+0x10>
 8012f30:	6983      	ldr	r3, [r0, #24]
 8012f32:	b90b      	cbnz	r3, 8012f38 <_puts_r+0x10>
 8012f34:	f7ff fa40 	bl	80123b8 <__sinit>
 8012f38:	69ab      	ldr	r3, [r5, #24]
 8012f3a:	68ac      	ldr	r4, [r5, #8]
 8012f3c:	b913      	cbnz	r3, 8012f44 <_puts_r+0x1c>
 8012f3e:	4628      	mov	r0, r5
 8012f40:	f7ff fa3a 	bl	80123b8 <__sinit>
 8012f44:	4b2c      	ldr	r3, [pc, #176]	; (8012ff8 <_puts_r+0xd0>)
 8012f46:	429c      	cmp	r4, r3
 8012f48:	d120      	bne.n	8012f8c <_puts_r+0x64>
 8012f4a:	686c      	ldr	r4, [r5, #4]
 8012f4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012f4e:	07db      	lsls	r3, r3, #31
 8012f50:	d405      	bmi.n	8012f5e <_puts_r+0x36>
 8012f52:	89a3      	ldrh	r3, [r4, #12]
 8012f54:	0598      	lsls	r0, r3, #22
 8012f56:	d402      	bmi.n	8012f5e <_puts_r+0x36>
 8012f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012f5a:	f7ff faf0 	bl	801253e <__retarget_lock_acquire_recursive>
 8012f5e:	89a3      	ldrh	r3, [r4, #12]
 8012f60:	0719      	lsls	r1, r3, #28
 8012f62:	d51d      	bpl.n	8012fa0 <_puts_r+0x78>
 8012f64:	6923      	ldr	r3, [r4, #16]
 8012f66:	b1db      	cbz	r3, 8012fa0 <_puts_r+0x78>
 8012f68:	3e01      	subs	r6, #1
 8012f6a:	68a3      	ldr	r3, [r4, #8]
 8012f6c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012f70:	3b01      	subs	r3, #1
 8012f72:	60a3      	str	r3, [r4, #8]
 8012f74:	bb39      	cbnz	r1, 8012fc6 <_puts_r+0x9e>
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	da38      	bge.n	8012fec <_puts_r+0xc4>
 8012f7a:	4622      	mov	r2, r4
 8012f7c:	210a      	movs	r1, #10
 8012f7e:	4628      	mov	r0, r5
 8012f80:	f000 f942 	bl	8013208 <__swbuf_r>
 8012f84:	3001      	adds	r0, #1
 8012f86:	d011      	beq.n	8012fac <_puts_r+0x84>
 8012f88:	250a      	movs	r5, #10
 8012f8a:	e011      	b.n	8012fb0 <_puts_r+0x88>
 8012f8c:	4b1b      	ldr	r3, [pc, #108]	; (8012ffc <_puts_r+0xd4>)
 8012f8e:	429c      	cmp	r4, r3
 8012f90:	d101      	bne.n	8012f96 <_puts_r+0x6e>
 8012f92:	68ac      	ldr	r4, [r5, #8]
 8012f94:	e7da      	b.n	8012f4c <_puts_r+0x24>
 8012f96:	4b1a      	ldr	r3, [pc, #104]	; (8013000 <_puts_r+0xd8>)
 8012f98:	429c      	cmp	r4, r3
 8012f9a:	bf08      	it	eq
 8012f9c:	68ec      	ldreq	r4, [r5, #12]
 8012f9e:	e7d5      	b.n	8012f4c <_puts_r+0x24>
 8012fa0:	4621      	mov	r1, r4
 8012fa2:	4628      	mov	r0, r5
 8012fa4:	f000 f994 	bl	80132d0 <__swsetup_r>
 8012fa8:	2800      	cmp	r0, #0
 8012faa:	d0dd      	beq.n	8012f68 <_puts_r+0x40>
 8012fac:	f04f 35ff 	mov.w	r5, #4294967295
 8012fb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012fb2:	07da      	lsls	r2, r3, #31
 8012fb4:	d405      	bmi.n	8012fc2 <_puts_r+0x9a>
 8012fb6:	89a3      	ldrh	r3, [r4, #12]
 8012fb8:	059b      	lsls	r3, r3, #22
 8012fba:	d402      	bmi.n	8012fc2 <_puts_r+0x9a>
 8012fbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012fbe:	f7ff fabf 	bl	8012540 <__retarget_lock_release_recursive>
 8012fc2:	4628      	mov	r0, r5
 8012fc4:	bd70      	pop	{r4, r5, r6, pc}
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	da04      	bge.n	8012fd4 <_puts_r+0xac>
 8012fca:	69a2      	ldr	r2, [r4, #24]
 8012fcc:	429a      	cmp	r2, r3
 8012fce:	dc06      	bgt.n	8012fde <_puts_r+0xb6>
 8012fd0:	290a      	cmp	r1, #10
 8012fd2:	d004      	beq.n	8012fde <_puts_r+0xb6>
 8012fd4:	6823      	ldr	r3, [r4, #0]
 8012fd6:	1c5a      	adds	r2, r3, #1
 8012fd8:	6022      	str	r2, [r4, #0]
 8012fda:	7019      	strb	r1, [r3, #0]
 8012fdc:	e7c5      	b.n	8012f6a <_puts_r+0x42>
 8012fde:	4622      	mov	r2, r4
 8012fe0:	4628      	mov	r0, r5
 8012fe2:	f000 f911 	bl	8013208 <__swbuf_r>
 8012fe6:	3001      	adds	r0, #1
 8012fe8:	d1bf      	bne.n	8012f6a <_puts_r+0x42>
 8012fea:	e7df      	b.n	8012fac <_puts_r+0x84>
 8012fec:	6823      	ldr	r3, [r4, #0]
 8012fee:	250a      	movs	r5, #10
 8012ff0:	1c5a      	adds	r2, r3, #1
 8012ff2:	6022      	str	r2, [r4, #0]
 8012ff4:	701d      	strb	r5, [r3, #0]
 8012ff6:	e7db      	b.n	8012fb0 <_puts_r+0x88>
 8012ff8:	080160b8 	.word	0x080160b8
 8012ffc:	080160d8 	.word	0x080160d8
 8013000:	08016098 	.word	0x08016098

08013004 <puts>:
 8013004:	4b02      	ldr	r3, [pc, #8]	; (8013010 <puts+0xc>)
 8013006:	4601      	mov	r1, r0
 8013008:	6818      	ldr	r0, [r3, #0]
 801300a:	f7ff bf8d 	b.w	8012f28 <_puts_r>
 801300e:	bf00      	nop
 8013010:	200005b8 	.word	0x200005b8

08013014 <cleanup_glue>:
 8013014:	b538      	push	{r3, r4, r5, lr}
 8013016:	460c      	mov	r4, r1
 8013018:	6809      	ldr	r1, [r1, #0]
 801301a:	4605      	mov	r5, r0
 801301c:	b109      	cbz	r1, 8013022 <cleanup_glue+0xe>
 801301e:	f7ff fff9 	bl	8013014 <cleanup_glue>
 8013022:	4621      	mov	r1, r4
 8013024:	4628      	mov	r0, r5
 8013026:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801302a:	f001 bd27 	b.w	8014a7c <_free_r>
	...

08013030 <_reclaim_reent>:
 8013030:	4b2c      	ldr	r3, [pc, #176]	; (80130e4 <_reclaim_reent+0xb4>)
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	4283      	cmp	r3, r0
 8013036:	b570      	push	{r4, r5, r6, lr}
 8013038:	4604      	mov	r4, r0
 801303a:	d051      	beq.n	80130e0 <_reclaim_reent+0xb0>
 801303c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801303e:	b143      	cbz	r3, 8013052 <_reclaim_reent+0x22>
 8013040:	68db      	ldr	r3, [r3, #12]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d14a      	bne.n	80130dc <_reclaim_reent+0xac>
 8013046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013048:	6819      	ldr	r1, [r3, #0]
 801304a:	b111      	cbz	r1, 8013052 <_reclaim_reent+0x22>
 801304c:	4620      	mov	r0, r4
 801304e:	f001 fd15 	bl	8014a7c <_free_r>
 8013052:	6961      	ldr	r1, [r4, #20]
 8013054:	b111      	cbz	r1, 801305c <_reclaim_reent+0x2c>
 8013056:	4620      	mov	r0, r4
 8013058:	f001 fd10 	bl	8014a7c <_free_r>
 801305c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801305e:	b111      	cbz	r1, 8013066 <_reclaim_reent+0x36>
 8013060:	4620      	mov	r0, r4
 8013062:	f001 fd0b 	bl	8014a7c <_free_r>
 8013066:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8013068:	b111      	cbz	r1, 8013070 <_reclaim_reent+0x40>
 801306a:	4620      	mov	r0, r4
 801306c:	f001 fd06 	bl	8014a7c <_free_r>
 8013070:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8013072:	b111      	cbz	r1, 801307a <_reclaim_reent+0x4a>
 8013074:	4620      	mov	r0, r4
 8013076:	f001 fd01 	bl	8014a7c <_free_r>
 801307a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801307c:	b111      	cbz	r1, 8013084 <_reclaim_reent+0x54>
 801307e:	4620      	mov	r0, r4
 8013080:	f001 fcfc 	bl	8014a7c <_free_r>
 8013084:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8013086:	b111      	cbz	r1, 801308e <_reclaim_reent+0x5e>
 8013088:	4620      	mov	r0, r4
 801308a:	f001 fcf7 	bl	8014a7c <_free_r>
 801308e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8013090:	b111      	cbz	r1, 8013098 <_reclaim_reent+0x68>
 8013092:	4620      	mov	r0, r4
 8013094:	f001 fcf2 	bl	8014a7c <_free_r>
 8013098:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801309a:	b111      	cbz	r1, 80130a2 <_reclaim_reent+0x72>
 801309c:	4620      	mov	r0, r4
 801309e:	f001 fced 	bl	8014a7c <_free_r>
 80130a2:	69a3      	ldr	r3, [r4, #24]
 80130a4:	b1e3      	cbz	r3, 80130e0 <_reclaim_reent+0xb0>
 80130a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80130a8:	4620      	mov	r0, r4
 80130aa:	4798      	blx	r3
 80130ac:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80130ae:	b1b9      	cbz	r1, 80130e0 <_reclaim_reent+0xb0>
 80130b0:	4620      	mov	r0, r4
 80130b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80130b6:	f7ff bfad 	b.w	8013014 <cleanup_glue>
 80130ba:	5949      	ldr	r1, [r1, r5]
 80130bc:	b941      	cbnz	r1, 80130d0 <_reclaim_reent+0xa0>
 80130be:	3504      	adds	r5, #4
 80130c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80130c2:	2d80      	cmp	r5, #128	; 0x80
 80130c4:	68d9      	ldr	r1, [r3, #12]
 80130c6:	d1f8      	bne.n	80130ba <_reclaim_reent+0x8a>
 80130c8:	4620      	mov	r0, r4
 80130ca:	f001 fcd7 	bl	8014a7c <_free_r>
 80130ce:	e7ba      	b.n	8013046 <_reclaim_reent+0x16>
 80130d0:	680e      	ldr	r6, [r1, #0]
 80130d2:	4620      	mov	r0, r4
 80130d4:	f001 fcd2 	bl	8014a7c <_free_r>
 80130d8:	4631      	mov	r1, r6
 80130da:	e7ef      	b.n	80130bc <_reclaim_reent+0x8c>
 80130dc:	2500      	movs	r5, #0
 80130de:	e7ef      	b.n	80130c0 <_reclaim_reent+0x90>
 80130e0:	bd70      	pop	{r4, r5, r6, pc}
 80130e2:	bf00      	nop
 80130e4:	200005b8 	.word	0x200005b8

080130e8 <_sbrk_r>:
 80130e8:	b538      	push	{r3, r4, r5, lr}
 80130ea:	4d06      	ldr	r5, [pc, #24]	; (8013104 <_sbrk_r+0x1c>)
 80130ec:	2300      	movs	r3, #0
 80130ee:	4604      	mov	r4, r0
 80130f0:	4608      	mov	r0, r1
 80130f2:	602b      	str	r3, [r5, #0]
 80130f4:	f7ee ffaa 	bl	800204c <_sbrk>
 80130f8:	1c43      	adds	r3, r0, #1
 80130fa:	d102      	bne.n	8013102 <_sbrk_r+0x1a>
 80130fc:	682b      	ldr	r3, [r5, #0]
 80130fe:	b103      	cbz	r3, 8013102 <_sbrk_r+0x1a>
 8013100:	6023      	str	r3, [r4, #0]
 8013102:	bd38      	pop	{r3, r4, r5, pc}
 8013104:	20010e5c 	.word	0x20010e5c

08013108 <sniprintf>:
 8013108:	b40c      	push	{r2, r3}
 801310a:	b530      	push	{r4, r5, lr}
 801310c:	4b17      	ldr	r3, [pc, #92]	; (801316c <sniprintf+0x64>)
 801310e:	1e0c      	subs	r4, r1, #0
 8013110:	681d      	ldr	r5, [r3, #0]
 8013112:	b09d      	sub	sp, #116	; 0x74
 8013114:	da08      	bge.n	8013128 <sniprintf+0x20>
 8013116:	238b      	movs	r3, #139	; 0x8b
 8013118:	602b      	str	r3, [r5, #0]
 801311a:	f04f 30ff 	mov.w	r0, #4294967295
 801311e:	b01d      	add	sp, #116	; 0x74
 8013120:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013124:	b002      	add	sp, #8
 8013126:	4770      	bx	lr
 8013128:	f44f 7302 	mov.w	r3, #520	; 0x208
 801312c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013130:	bf14      	ite	ne
 8013132:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013136:	4623      	moveq	r3, r4
 8013138:	9304      	str	r3, [sp, #16]
 801313a:	9307      	str	r3, [sp, #28]
 801313c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013140:	9002      	str	r0, [sp, #8]
 8013142:	9006      	str	r0, [sp, #24]
 8013144:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013148:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801314a:	ab21      	add	r3, sp, #132	; 0x84
 801314c:	a902      	add	r1, sp, #8
 801314e:	4628      	mov	r0, r5
 8013150:	9301      	str	r3, [sp, #4]
 8013152:	f001 fd3f 	bl	8014bd4 <_svfiprintf_r>
 8013156:	1c43      	adds	r3, r0, #1
 8013158:	bfbc      	itt	lt
 801315a:	238b      	movlt	r3, #139	; 0x8b
 801315c:	602b      	strlt	r3, [r5, #0]
 801315e:	2c00      	cmp	r4, #0
 8013160:	d0dd      	beq.n	801311e <sniprintf+0x16>
 8013162:	9b02      	ldr	r3, [sp, #8]
 8013164:	2200      	movs	r2, #0
 8013166:	701a      	strb	r2, [r3, #0]
 8013168:	e7d9      	b.n	801311e <sniprintf+0x16>
 801316a:	bf00      	nop
 801316c:	200005b8 	.word	0x200005b8

08013170 <__sread>:
 8013170:	b510      	push	{r4, lr}
 8013172:	460c      	mov	r4, r1
 8013174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013178:	f001 ff86 	bl	8015088 <_read_r>
 801317c:	2800      	cmp	r0, #0
 801317e:	bfab      	itete	ge
 8013180:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013182:	89a3      	ldrhlt	r3, [r4, #12]
 8013184:	181b      	addge	r3, r3, r0
 8013186:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801318a:	bfac      	ite	ge
 801318c:	6563      	strge	r3, [r4, #84]	; 0x54
 801318e:	81a3      	strhlt	r3, [r4, #12]
 8013190:	bd10      	pop	{r4, pc}

08013192 <__swrite>:
 8013192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013196:	461f      	mov	r7, r3
 8013198:	898b      	ldrh	r3, [r1, #12]
 801319a:	05db      	lsls	r3, r3, #23
 801319c:	4605      	mov	r5, r0
 801319e:	460c      	mov	r4, r1
 80131a0:	4616      	mov	r6, r2
 80131a2:	d505      	bpl.n	80131b0 <__swrite+0x1e>
 80131a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131a8:	2302      	movs	r3, #2
 80131aa:	2200      	movs	r2, #0
 80131ac:	f001 f84e 	bl	801424c <_lseek_r>
 80131b0:	89a3      	ldrh	r3, [r4, #12]
 80131b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80131b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80131ba:	81a3      	strh	r3, [r4, #12]
 80131bc:	4632      	mov	r2, r6
 80131be:	463b      	mov	r3, r7
 80131c0:	4628      	mov	r0, r5
 80131c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80131c6:	f000 b871 	b.w	80132ac <_write_r>

080131ca <__sseek>:
 80131ca:	b510      	push	{r4, lr}
 80131cc:	460c      	mov	r4, r1
 80131ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131d2:	f001 f83b 	bl	801424c <_lseek_r>
 80131d6:	1c43      	adds	r3, r0, #1
 80131d8:	89a3      	ldrh	r3, [r4, #12]
 80131da:	bf15      	itete	ne
 80131dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80131de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80131e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80131e6:	81a3      	strheq	r3, [r4, #12]
 80131e8:	bf18      	it	ne
 80131ea:	81a3      	strhne	r3, [r4, #12]
 80131ec:	bd10      	pop	{r4, pc}

080131ee <__sclose>:
 80131ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131f2:	f000 b8db 	b.w	80133ac <_close_r>

080131f6 <strcpy>:
 80131f6:	4603      	mov	r3, r0
 80131f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80131fc:	f803 2b01 	strb.w	r2, [r3], #1
 8013200:	2a00      	cmp	r2, #0
 8013202:	d1f9      	bne.n	80131f8 <strcpy+0x2>
 8013204:	4770      	bx	lr
	...

08013208 <__swbuf_r>:
 8013208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801320a:	460e      	mov	r6, r1
 801320c:	4614      	mov	r4, r2
 801320e:	4605      	mov	r5, r0
 8013210:	b118      	cbz	r0, 801321a <__swbuf_r+0x12>
 8013212:	6983      	ldr	r3, [r0, #24]
 8013214:	b90b      	cbnz	r3, 801321a <__swbuf_r+0x12>
 8013216:	f7ff f8cf 	bl	80123b8 <__sinit>
 801321a:	4b21      	ldr	r3, [pc, #132]	; (80132a0 <__swbuf_r+0x98>)
 801321c:	429c      	cmp	r4, r3
 801321e:	d12b      	bne.n	8013278 <__swbuf_r+0x70>
 8013220:	686c      	ldr	r4, [r5, #4]
 8013222:	69a3      	ldr	r3, [r4, #24]
 8013224:	60a3      	str	r3, [r4, #8]
 8013226:	89a3      	ldrh	r3, [r4, #12]
 8013228:	071a      	lsls	r2, r3, #28
 801322a:	d52f      	bpl.n	801328c <__swbuf_r+0x84>
 801322c:	6923      	ldr	r3, [r4, #16]
 801322e:	b36b      	cbz	r3, 801328c <__swbuf_r+0x84>
 8013230:	6923      	ldr	r3, [r4, #16]
 8013232:	6820      	ldr	r0, [r4, #0]
 8013234:	1ac0      	subs	r0, r0, r3
 8013236:	6963      	ldr	r3, [r4, #20]
 8013238:	b2f6      	uxtb	r6, r6
 801323a:	4283      	cmp	r3, r0
 801323c:	4637      	mov	r7, r6
 801323e:	dc04      	bgt.n	801324a <__swbuf_r+0x42>
 8013240:	4621      	mov	r1, r4
 8013242:	4628      	mov	r0, r5
 8013244:	f000 ffc2 	bl	80141cc <_fflush_r>
 8013248:	bb30      	cbnz	r0, 8013298 <__swbuf_r+0x90>
 801324a:	68a3      	ldr	r3, [r4, #8]
 801324c:	3b01      	subs	r3, #1
 801324e:	60a3      	str	r3, [r4, #8]
 8013250:	6823      	ldr	r3, [r4, #0]
 8013252:	1c5a      	adds	r2, r3, #1
 8013254:	6022      	str	r2, [r4, #0]
 8013256:	701e      	strb	r6, [r3, #0]
 8013258:	6963      	ldr	r3, [r4, #20]
 801325a:	3001      	adds	r0, #1
 801325c:	4283      	cmp	r3, r0
 801325e:	d004      	beq.n	801326a <__swbuf_r+0x62>
 8013260:	89a3      	ldrh	r3, [r4, #12]
 8013262:	07db      	lsls	r3, r3, #31
 8013264:	d506      	bpl.n	8013274 <__swbuf_r+0x6c>
 8013266:	2e0a      	cmp	r6, #10
 8013268:	d104      	bne.n	8013274 <__swbuf_r+0x6c>
 801326a:	4621      	mov	r1, r4
 801326c:	4628      	mov	r0, r5
 801326e:	f000 ffad 	bl	80141cc <_fflush_r>
 8013272:	b988      	cbnz	r0, 8013298 <__swbuf_r+0x90>
 8013274:	4638      	mov	r0, r7
 8013276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013278:	4b0a      	ldr	r3, [pc, #40]	; (80132a4 <__swbuf_r+0x9c>)
 801327a:	429c      	cmp	r4, r3
 801327c:	d101      	bne.n	8013282 <__swbuf_r+0x7a>
 801327e:	68ac      	ldr	r4, [r5, #8]
 8013280:	e7cf      	b.n	8013222 <__swbuf_r+0x1a>
 8013282:	4b09      	ldr	r3, [pc, #36]	; (80132a8 <__swbuf_r+0xa0>)
 8013284:	429c      	cmp	r4, r3
 8013286:	bf08      	it	eq
 8013288:	68ec      	ldreq	r4, [r5, #12]
 801328a:	e7ca      	b.n	8013222 <__swbuf_r+0x1a>
 801328c:	4621      	mov	r1, r4
 801328e:	4628      	mov	r0, r5
 8013290:	f000 f81e 	bl	80132d0 <__swsetup_r>
 8013294:	2800      	cmp	r0, #0
 8013296:	d0cb      	beq.n	8013230 <__swbuf_r+0x28>
 8013298:	f04f 37ff 	mov.w	r7, #4294967295
 801329c:	e7ea      	b.n	8013274 <__swbuf_r+0x6c>
 801329e:	bf00      	nop
 80132a0:	080160b8 	.word	0x080160b8
 80132a4:	080160d8 	.word	0x080160d8
 80132a8:	08016098 	.word	0x08016098

080132ac <_write_r>:
 80132ac:	b538      	push	{r3, r4, r5, lr}
 80132ae:	4d07      	ldr	r5, [pc, #28]	; (80132cc <_write_r+0x20>)
 80132b0:	4604      	mov	r4, r0
 80132b2:	4608      	mov	r0, r1
 80132b4:	4611      	mov	r1, r2
 80132b6:	2200      	movs	r2, #0
 80132b8:	602a      	str	r2, [r5, #0]
 80132ba:	461a      	mov	r2, r3
 80132bc:	f7ed fe0a 	bl	8000ed4 <_write>
 80132c0:	1c43      	adds	r3, r0, #1
 80132c2:	d102      	bne.n	80132ca <_write_r+0x1e>
 80132c4:	682b      	ldr	r3, [r5, #0]
 80132c6:	b103      	cbz	r3, 80132ca <_write_r+0x1e>
 80132c8:	6023      	str	r3, [r4, #0]
 80132ca:	bd38      	pop	{r3, r4, r5, pc}
 80132cc:	20010e5c 	.word	0x20010e5c

080132d0 <__swsetup_r>:
 80132d0:	4b32      	ldr	r3, [pc, #200]	; (801339c <__swsetup_r+0xcc>)
 80132d2:	b570      	push	{r4, r5, r6, lr}
 80132d4:	681d      	ldr	r5, [r3, #0]
 80132d6:	4606      	mov	r6, r0
 80132d8:	460c      	mov	r4, r1
 80132da:	b125      	cbz	r5, 80132e6 <__swsetup_r+0x16>
 80132dc:	69ab      	ldr	r3, [r5, #24]
 80132de:	b913      	cbnz	r3, 80132e6 <__swsetup_r+0x16>
 80132e0:	4628      	mov	r0, r5
 80132e2:	f7ff f869 	bl	80123b8 <__sinit>
 80132e6:	4b2e      	ldr	r3, [pc, #184]	; (80133a0 <__swsetup_r+0xd0>)
 80132e8:	429c      	cmp	r4, r3
 80132ea:	d10f      	bne.n	801330c <__swsetup_r+0x3c>
 80132ec:	686c      	ldr	r4, [r5, #4]
 80132ee:	89a3      	ldrh	r3, [r4, #12]
 80132f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80132f4:	0719      	lsls	r1, r3, #28
 80132f6:	d42c      	bmi.n	8013352 <__swsetup_r+0x82>
 80132f8:	06dd      	lsls	r5, r3, #27
 80132fa:	d411      	bmi.n	8013320 <__swsetup_r+0x50>
 80132fc:	2309      	movs	r3, #9
 80132fe:	6033      	str	r3, [r6, #0]
 8013300:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013304:	81a3      	strh	r3, [r4, #12]
 8013306:	f04f 30ff 	mov.w	r0, #4294967295
 801330a:	e03e      	b.n	801338a <__swsetup_r+0xba>
 801330c:	4b25      	ldr	r3, [pc, #148]	; (80133a4 <__swsetup_r+0xd4>)
 801330e:	429c      	cmp	r4, r3
 8013310:	d101      	bne.n	8013316 <__swsetup_r+0x46>
 8013312:	68ac      	ldr	r4, [r5, #8]
 8013314:	e7eb      	b.n	80132ee <__swsetup_r+0x1e>
 8013316:	4b24      	ldr	r3, [pc, #144]	; (80133a8 <__swsetup_r+0xd8>)
 8013318:	429c      	cmp	r4, r3
 801331a:	bf08      	it	eq
 801331c:	68ec      	ldreq	r4, [r5, #12]
 801331e:	e7e6      	b.n	80132ee <__swsetup_r+0x1e>
 8013320:	0758      	lsls	r0, r3, #29
 8013322:	d512      	bpl.n	801334a <__swsetup_r+0x7a>
 8013324:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013326:	b141      	cbz	r1, 801333a <__swsetup_r+0x6a>
 8013328:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801332c:	4299      	cmp	r1, r3
 801332e:	d002      	beq.n	8013336 <__swsetup_r+0x66>
 8013330:	4630      	mov	r0, r6
 8013332:	f001 fba3 	bl	8014a7c <_free_r>
 8013336:	2300      	movs	r3, #0
 8013338:	6363      	str	r3, [r4, #52]	; 0x34
 801333a:	89a3      	ldrh	r3, [r4, #12]
 801333c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013340:	81a3      	strh	r3, [r4, #12]
 8013342:	2300      	movs	r3, #0
 8013344:	6063      	str	r3, [r4, #4]
 8013346:	6923      	ldr	r3, [r4, #16]
 8013348:	6023      	str	r3, [r4, #0]
 801334a:	89a3      	ldrh	r3, [r4, #12]
 801334c:	f043 0308 	orr.w	r3, r3, #8
 8013350:	81a3      	strh	r3, [r4, #12]
 8013352:	6923      	ldr	r3, [r4, #16]
 8013354:	b94b      	cbnz	r3, 801336a <__swsetup_r+0x9a>
 8013356:	89a3      	ldrh	r3, [r4, #12]
 8013358:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801335c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013360:	d003      	beq.n	801336a <__swsetup_r+0x9a>
 8013362:	4621      	mov	r1, r4
 8013364:	4630      	mov	r0, r6
 8013366:	f000 ffa7 	bl	80142b8 <__smakebuf_r>
 801336a:	89a0      	ldrh	r0, [r4, #12]
 801336c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013370:	f010 0301 	ands.w	r3, r0, #1
 8013374:	d00a      	beq.n	801338c <__swsetup_r+0xbc>
 8013376:	2300      	movs	r3, #0
 8013378:	60a3      	str	r3, [r4, #8]
 801337a:	6963      	ldr	r3, [r4, #20]
 801337c:	425b      	negs	r3, r3
 801337e:	61a3      	str	r3, [r4, #24]
 8013380:	6923      	ldr	r3, [r4, #16]
 8013382:	b943      	cbnz	r3, 8013396 <__swsetup_r+0xc6>
 8013384:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013388:	d1ba      	bne.n	8013300 <__swsetup_r+0x30>
 801338a:	bd70      	pop	{r4, r5, r6, pc}
 801338c:	0781      	lsls	r1, r0, #30
 801338e:	bf58      	it	pl
 8013390:	6963      	ldrpl	r3, [r4, #20]
 8013392:	60a3      	str	r3, [r4, #8]
 8013394:	e7f4      	b.n	8013380 <__swsetup_r+0xb0>
 8013396:	2000      	movs	r0, #0
 8013398:	e7f7      	b.n	801338a <__swsetup_r+0xba>
 801339a:	bf00      	nop
 801339c:	200005b8 	.word	0x200005b8
 80133a0:	080160b8 	.word	0x080160b8
 80133a4:	080160d8 	.word	0x080160d8
 80133a8:	08016098 	.word	0x08016098

080133ac <_close_r>:
 80133ac:	b538      	push	{r3, r4, r5, lr}
 80133ae:	4d06      	ldr	r5, [pc, #24]	; (80133c8 <_close_r+0x1c>)
 80133b0:	2300      	movs	r3, #0
 80133b2:	4604      	mov	r4, r0
 80133b4:	4608      	mov	r0, r1
 80133b6:	602b      	str	r3, [r5, #0]
 80133b8:	f7ee fe13 	bl	8001fe2 <_close>
 80133bc:	1c43      	adds	r3, r0, #1
 80133be:	d102      	bne.n	80133c6 <_close_r+0x1a>
 80133c0:	682b      	ldr	r3, [r5, #0]
 80133c2:	b103      	cbz	r3, 80133c6 <_close_r+0x1a>
 80133c4:	6023      	str	r3, [r4, #0]
 80133c6:	bd38      	pop	{r3, r4, r5, pc}
 80133c8:	20010e5c 	.word	0x20010e5c

080133cc <quorem>:
 80133cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133d0:	6903      	ldr	r3, [r0, #16]
 80133d2:	690c      	ldr	r4, [r1, #16]
 80133d4:	42a3      	cmp	r3, r4
 80133d6:	4607      	mov	r7, r0
 80133d8:	f2c0 8081 	blt.w	80134de <quorem+0x112>
 80133dc:	3c01      	subs	r4, #1
 80133de:	f101 0814 	add.w	r8, r1, #20
 80133e2:	f100 0514 	add.w	r5, r0, #20
 80133e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80133ea:	9301      	str	r3, [sp, #4]
 80133ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80133f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80133f4:	3301      	adds	r3, #1
 80133f6:	429a      	cmp	r2, r3
 80133f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80133fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013400:	fbb2 f6f3 	udiv	r6, r2, r3
 8013404:	d331      	bcc.n	801346a <quorem+0x9e>
 8013406:	f04f 0e00 	mov.w	lr, #0
 801340a:	4640      	mov	r0, r8
 801340c:	46ac      	mov	ip, r5
 801340e:	46f2      	mov	sl, lr
 8013410:	f850 2b04 	ldr.w	r2, [r0], #4
 8013414:	b293      	uxth	r3, r2
 8013416:	fb06 e303 	mla	r3, r6, r3, lr
 801341a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801341e:	b29b      	uxth	r3, r3
 8013420:	ebaa 0303 	sub.w	r3, sl, r3
 8013424:	0c12      	lsrs	r2, r2, #16
 8013426:	f8dc a000 	ldr.w	sl, [ip]
 801342a:	fb06 e202 	mla	r2, r6, r2, lr
 801342e:	fa13 f38a 	uxtah	r3, r3, sl
 8013432:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8013436:	fa1f fa82 	uxth.w	sl, r2
 801343a:	f8dc 2000 	ldr.w	r2, [ip]
 801343e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8013442:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013446:	b29b      	uxth	r3, r3
 8013448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801344c:	4581      	cmp	r9, r0
 801344e:	f84c 3b04 	str.w	r3, [ip], #4
 8013452:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8013456:	d2db      	bcs.n	8013410 <quorem+0x44>
 8013458:	f855 300b 	ldr.w	r3, [r5, fp]
 801345c:	b92b      	cbnz	r3, 801346a <quorem+0x9e>
 801345e:	9b01      	ldr	r3, [sp, #4]
 8013460:	3b04      	subs	r3, #4
 8013462:	429d      	cmp	r5, r3
 8013464:	461a      	mov	r2, r3
 8013466:	d32e      	bcc.n	80134c6 <quorem+0xfa>
 8013468:	613c      	str	r4, [r7, #16]
 801346a:	4638      	mov	r0, r7
 801346c:	f001 f9f6 	bl	801485c <__mcmp>
 8013470:	2800      	cmp	r0, #0
 8013472:	db24      	blt.n	80134be <quorem+0xf2>
 8013474:	3601      	adds	r6, #1
 8013476:	4628      	mov	r0, r5
 8013478:	f04f 0c00 	mov.w	ip, #0
 801347c:	f858 2b04 	ldr.w	r2, [r8], #4
 8013480:	f8d0 e000 	ldr.w	lr, [r0]
 8013484:	b293      	uxth	r3, r2
 8013486:	ebac 0303 	sub.w	r3, ip, r3
 801348a:	0c12      	lsrs	r2, r2, #16
 801348c:	fa13 f38e 	uxtah	r3, r3, lr
 8013490:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013494:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013498:	b29b      	uxth	r3, r3
 801349a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801349e:	45c1      	cmp	r9, r8
 80134a0:	f840 3b04 	str.w	r3, [r0], #4
 80134a4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80134a8:	d2e8      	bcs.n	801347c <quorem+0xb0>
 80134aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80134ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80134b2:	b922      	cbnz	r2, 80134be <quorem+0xf2>
 80134b4:	3b04      	subs	r3, #4
 80134b6:	429d      	cmp	r5, r3
 80134b8:	461a      	mov	r2, r3
 80134ba:	d30a      	bcc.n	80134d2 <quorem+0x106>
 80134bc:	613c      	str	r4, [r7, #16]
 80134be:	4630      	mov	r0, r6
 80134c0:	b003      	add	sp, #12
 80134c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134c6:	6812      	ldr	r2, [r2, #0]
 80134c8:	3b04      	subs	r3, #4
 80134ca:	2a00      	cmp	r2, #0
 80134cc:	d1cc      	bne.n	8013468 <quorem+0x9c>
 80134ce:	3c01      	subs	r4, #1
 80134d0:	e7c7      	b.n	8013462 <quorem+0x96>
 80134d2:	6812      	ldr	r2, [r2, #0]
 80134d4:	3b04      	subs	r3, #4
 80134d6:	2a00      	cmp	r2, #0
 80134d8:	d1f0      	bne.n	80134bc <quorem+0xf0>
 80134da:	3c01      	subs	r4, #1
 80134dc:	e7eb      	b.n	80134b6 <quorem+0xea>
 80134de:	2000      	movs	r0, #0
 80134e0:	e7ee      	b.n	80134c0 <quorem+0xf4>
 80134e2:	0000      	movs	r0, r0
 80134e4:	0000      	movs	r0, r0
	...

080134e8 <_dtoa_r>:
 80134e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134ec:	ed2d 8b02 	vpush	{d8}
 80134f0:	ec57 6b10 	vmov	r6, r7, d0
 80134f4:	b095      	sub	sp, #84	; 0x54
 80134f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80134f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80134fc:	9105      	str	r1, [sp, #20]
 80134fe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013502:	4604      	mov	r4, r0
 8013504:	9209      	str	r2, [sp, #36]	; 0x24
 8013506:	930f      	str	r3, [sp, #60]	; 0x3c
 8013508:	b975      	cbnz	r5, 8013528 <_dtoa_r+0x40>
 801350a:	2010      	movs	r0, #16
 801350c:	f000 ff14 	bl	8014338 <malloc>
 8013510:	4602      	mov	r2, r0
 8013512:	6260      	str	r0, [r4, #36]	; 0x24
 8013514:	b920      	cbnz	r0, 8013520 <_dtoa_r+0x38>
 8013516:	4bb2      	ldr	r3, [pc, #712]	; (80137e0 <_dtoa_r+0x2f8>)
 8013518:	21ea      	movs	r1, #234	; 0xea
 801351a:	48b2      	ldr	r0, [pc, #712]	; (80137e4 <_dtoa_r+0x2fc>)
 801351c:	f001 fdc6 	bl	80150ac <__assert_func>
 8013520:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013524:	6005      	str	r5, [r0, #0]
 8013526:	60c5      	str	r5, [r0, #12]
 8013528:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801352a:	6819      	ldr	r1, [r3, #0]
 801352c:	b151      	cbz	r1, 8013544 <_dtoa_r+0x5c>
 801352e:	685a      	ldr	r2, [r3, #4]
 8013530:	604a      	str	r2, [r1, #4]
 8013532:	2301      	movs	r3, #1
 8013534:	4093      	lsls	r3, r2
 8013536:	608b      	str	r3, [r1, #8]
 8013538:	4620      	mov	r0, r4
 801353a:	f000 ff51 	bl	80143e0 <_Bfree>
 801353e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013540:	2200      	movs	r2, #0
 8013542:	601a      	str	r2, [r3, #0]
 8013544:	1e3b      	subs	r3, r7, #0
 8013546:	bfb9      	ittee	lt
 8013548:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801354c:	9303      	strlt	r3, [sp, #12]
 801354e:	2300      	movge	r3, #0
 8013550:	f8c8 3000 	strge.w	r3, [r8]
 8013554:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8013558:	4ba3      	ldr	r3, [pc, #652]	; (80137e8 <_dtoa_r+0x300>)
 801355a:	bfbc      	itt	lt
 801355c:	2201      	movlt	r2, #1
 801355e:	f8c8 2000 	strlt.w	r2, [r8]
 8013562:	ea33 0309 	bics.w	r3, r3, r9
 8013566:	d11b      	bne.n	80135a0 <_dtoa_r+0xb8>
 8013568:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801356a:	f242 730f 	movw	r3, #9999	; 0x270f
 801356e:	6013      	str	r3, [r2, #0]
 8013570:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013574:	4333      	orrs	r3, r6
 8013576:	f000 857a 	beq.w	801406e <_dtoa_r+0xb86>
 801357a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801357c:	b963      	cbnz	r3, 8013598 <_dtoa_r+0xb0>
 801357e:	4b9b      	ldr	r3, [pc, #620]	; (80137ec <_dtoa_r+0x304>)
 8013580:	e024      	b.n	80135cc <_dtoa_r+0xe4>
 8013582:	4b9b      	ldr	r3, [pc, #620]	; (80137f0 <_dtoa_r+0x308>)
 8013584:	9300      	str	r3, [sp, #0]
 8013586:	3308      	adds	r3, #8
 8013588:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801358a:	6013      	str	r3, [r2, #0]
 801358c:	9800      	ldr	r0, [sp, #0]
 801358e:	b015      	add	sp, #84	; 0x54
 8013590:	ecbd 8b02 	vpop	{d8}
 8013594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013598:	4b94      	ldr	r3, [pc, #592]	; (80137ec <_dtoa_r+0x304>)
 801359a:	9300      	str	r3, [sp, #0]
 801359c:	3303      	adds	r3, #3
 801359e:	e7f3      	b.n	8013588 <_dtoa_r+0xa0>
 80135a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80135a4:	2200      	movs	r2, #0
 80135a6:	ec51 0b17 	vmov	r0, r1, d7
 80135aa:	2300      	movs	r3, #0
 80135ac:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80135b0:	f7ed fa8a 	bl	8000ac8 <__aeabi_dcmpeq>
 80135b4:	4680      	mov	r8, r0
 80135b6:	b158      	cbz	r0, 80135d0 <_dtoa_r+0xe8>
 80135b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80135ba:	2301      	movs	r3, #1
 80135bc:	6013      	str	r3, [r2, #0]
 80135be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	f000 8551 	beq.w	8014068 <_dtoa_r+0xb80>
 80135c6:	488b      	ldr	r0, [pc, #556]	; (80137f4 <_dtoa_r+0x30c>)
 80135c8:	6018      	str	r0, [r3, #0]
 80135ca:	1e43      	subs	r3, r0, #1
 80135cc:	9300      	str	r3, [sp, #0]
 80135ce:	e7dd      	b.n	801358c <_dtoa_r+0xa4>
 80135d0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80135d4:	aa12      	add	r2, sp, #72	; 0x48
 80135d6:	a913      	add	r1, sp, #76	; 0x4c
 80135d8:	4620      	mov	r0, r4
 80135da:	f001 f9e3 	bl	80149a4 <__d2b>
 80135de:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80135e2:	4683      	mov	fp, r0
 80135e4:	2d00      	cmp	r5, #0
 80135e6:	d07c      	beq.n	80136e2 <_dtoa_r+0x1fa>
 80135e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80135ea:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80135ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80135f2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80135f6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80135fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80135fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013602:	4b7d      	ldr	r3, [pc, #500]	; (80137f8 <_dtoa_r+0x310>)
 8013604:	2200      	movs	r2, #0
 8013606:	4630      	mov	r0, r6
 8013608:	4639      	mov	r1, r7
 801360a:	f7ec fe3d 	bl	8000288 <__aeabi_dsub>
 801360e:	a36e      	add	r3, pc, #440	; (adr r3, 80137c8 <_dtoa_r+0x2e0>)
 8013610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013614:	f7ec fff0 	bl	80005f8 <__aeabi_dmul>
 8013618:	a36d      	add	r3, pc, #436	; (adr r3, 80137d0 <_dtoa_r+0x2e8>)
 801361a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801361e:	f7ec fe35 	bl	800028c <__adddf3>
 8013622:	4606      	mov	r6, r0
 8013624:	4628      	mov	r0, r5
 8013626:	460f      	mov	r7, r1
 8013628:	f7ec ff7c 	bl	8000524 <__aeabi_i2d>
 801362c:	a36a      	add	r3, pc, #424	; (adr r3, 80137d8 <_dtoa_r+0x2f0>)
 801362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013632:	f7ec ffe1 	bl	80005f8 <__aeabi_dmul>
 8013636:	4602      	mov	r2, r0
 8013638:	460b      	mov	r3, r1
 801363a:	4630      	mov	r0, r6
 801363c:	4639      	mov	r1, r7
 801363e:	f7ec fe25 	bl	800028c <__adddf3>
 8013642:	4606      	mov	r6, r0
 8013644:	460f      	mov	r7, r1
 8013646:	f7ed fa87 	bl	8000b58 <__aeabi_d2iz>
 801364a:	2200      	movs	r2, #0
 801364c:	4682      	mov	sl, r0
 801364e:	2300      	movs	r3, #0
 8013650:	4630      	mov	r0, r6
 8013652:	4639      	mov	r1, r7
 8013654:	f7ed fa42 	bl	8000adc <__aeabi_dcmplt>
 8013658:	b148      	cbz	r0, 801366e <_dtoa_r+0x186>
 801365a:	4650      	mov	r0, sl
 801365c:	f7ec ff62 	bl	8000524 <__aeabi_i2d>
 8013660:	4632      	mov	r2, r6
 8013662:	463b      	mov	r3, r7
 8013664:	f7ed fa30 	bl	8000ac8 <__aeabi_dcmpeq>
 8013668:	b908      	cbnz	r0, 801366e <_dtoa_r+0x186>
 801366a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801366e:	f1ba 0f16 	cmp.w	sl, #22
 8013672:	d854      	bhi.n	801371e <_dtoa_r+0x236>
 8013674:	4b61      	ldr	r3, [pc, #388]	; (80137fc <_dtoa_r+0x314>)
 8013676:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801367a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801367e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013682:	f7ed fa2b 	bl	8000adc <__aeabi_dcmplt>
 8013686:	2800      	cmp	r0, #0
 8013688:	d04b      	beq.n	8013722 <_dtoa_r+0x23a>
 801368a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801368e:	2300      	movs	r3, #0
 8013690:	930e      	str	r3, [sp, #56]	; 0x38
 8013692:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013694:	1b5d      	subs	r5, r3, r5
 8013696:	1e6b      	subs	r3, r5, #1
 8013698:	9304      	str	r3, [sp, #16]
 801369a:	bf43      	ittte	mi
 801369c:	2300      	movmi	r3, #0
 801369e:	f1c5 0801 	rsbmi	r8, r5, #1
 80136a2:	9304      	strmi	r3, [sp, #16]
 80136a4:	f04f 0800 	movpl.w	r8, #0
 80136a8:	f1ba 0f00 	cmp.w	sl, #0
 80136ac:	db3b      	blt.n	8013726 <_dtoa_r+0x23e>
 80136ae:	9b04      	ldr	r3, [sp, #16]
 80136b0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80136b4:	4453      	add	r3, sl
 80136b6:	9304      	str	r3, [sp, #16]
 80136b8:	2300      	movs	r3, #0
 80136ba:	9306      	str	r3, [sp, #24]
 80136bc:	9b05      	ldr	r3, [sp, #20]
 80136be:	2b09      	cmp	r3, #9
 80136c0:	d869      	bhi.n	8013796 <_dtoa_r+0x2ae>
 80136c2:	2b05      	cmp	r3, #5
 80136c4:	bfc4      	itt	gt
 80136c6:	3b04      	subgt	r3, #4
 80136c8:	9305      	strgt	r3, [sp, #20]
 80136ca:	9b05      	ldr	r3, [sp, #20]
 80136cc:	f1a3 0302 	sub.w	r3, r3, #2
 80136d0:	bfcc      	ite	gt
 80136d2:	2500      	movgt	r5, #0
 80136d4:	2501      	movle	r5, #1
 80136d6:	2b03      	cmp	r3, #3
 80136d8:	d869      	bhi.n	80137ae <_dtoa_r+0x2c6>
 80136da:	e8df f003 	tbb	[pc, r3]
 80136de:	4e2c      	.short	0x4e2c
 80136e0:	5a4c      	.short	0x5a4c
 80136e2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80136e6:	441d      	add	r5, r3
 80136e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80136ec:	2b20      	cmp	r3, #32
 80136ee:	bfc1      	itttt	gt
 80136f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80136f4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80136f8:	fa09 f303 	lslgt.w	r3, r9, r3
 80136fc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013700:	bfda      	itte	le
 8013702:	f1c3 0320 	rsble	r3, r3, #32
 8013706:	fa06 f003 	lslle.w	r0, r6, r3
 801370a:	4318      	orrgt	r0, r3
 801370c:	f7ec fefa 	bl	8000504 <__aeabi_ui2d>
 8013710:	2301      	movs	r3, #1
 8013712:	4606      	mov	r6, r0
 8013714:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8013718:	3d01      	subs	r5, #1
 801371a:	9310      	str	r3, [sp, #64]	; 0x40
 801371c:	e771      	b.n	8013602 <_dtoa_r+0x11a>
 801371e:	2301      	movs	r3, #1
 8013720:	e7b6      	b.n	8013690 <_dtoa_r+0x1a8>
 8013722:	900e      	str	r0, [sp, #56]	; 0x38
 8013724:	e7b5      	b.n	8013692 <_dtoa_r+0x1aa>
 8013726:	f1ca 0300 	rsb	r3, sl, #0
 801372a:	9306      	str	r3, [sp, #24]
 801372c:	2300      	movs	r3, #0
 801372e:	eba8 080a 	sub.w	r8, r8, sl
 8013732:	930d      	str	r3, [sp, #52]	; 0x34
 8013734:	e7c2      	b.n	80136bc <_dtoa_r+0x1d4>
 8013736:	2300      	movs	r3, #0
 8013738:	9308      	str	r3, [sp, #32]
 801373a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801373c:	2b00      	cmp	r3, #0
 801373e:	dc39      	bgt.n	80137b4 <_dtoa_r+0x2cc>
 8013740:	f04f 0901 	mov.w	r9, #1
 8013744:	f8cd 9004 	str.w	r9, [sp, #4]
 8013748:	464b      	mov	r3, r9
 801374a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801374e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8013750:	2200      	movs	r2, #0
 8013752:	6042      	str	r2, [r0, #4]
 8013754:	2204      	movs	r2, #4
 8013756:	f102 0614 	add.w	r6, r2, #20
 801375a:	429e      	cmp	r6, r3
 801375c:	6841      	ldr	r1, [r0, #4]
 801375e:	d92f      	bls.n	80137c0 <_dtoa_r+0x2d8>
 8013760:	4620      	mov	r0, r4
 8013762:	f000 fdfd 	bl	8014360 <_Balloc>
 8013766:	9000      	str	r0, [sp, #0]
 8013768:	2800      	cmp	r0, #0
 801376a:	d14b      	bne.n	8013804 <_dtoa_r+0x31c>
 801376c:	4b24      	ldr	r3, [pc, #144]	; (8013800 <_dtoa_r+0x318>)
 801376e:	4602      	mov	r2, r0
 8013770:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8013774:	e6d1      	b.n	801351a <_dtoa_r+0x32>
 8013776:	2301      	movs	r3, #1
 8013778:	e7de      	b.n	8013738 <_dtoa_r+0x250>
 801377a:	2300      	movs	r3, #0
 801377c:	9308      	str	r3, [sp, #32]
 801377e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013780:	eb0a 0903 	add.w	r9, sl, r3
 8013784:	f109 0301 	add.w	r3, r9, #1
 8013788:	2b01      	cmp	r3, #1
 801378a:	9301      	str	r3, [sp, #4]
 801378c:	bfb8      	it	lt
 801378e:	2301      	movlt	r3, #1
 8013790:	e7dd      	b.n	801374e <_dtoa_r+0x266>
 8013792:	2301      	movs	r3, #1
 8013794:	e7f2      	b.n	801377c <_dtoa_r+0x294>
 8013796:	2501      	movs	r5, #1
 8013798:	2300      	movs	r3, #0
 801379a:	9305      	str	r3, [sp, #20]
 801379c:	9508      	str	r5, [sp, #32]
 801379e:	f04f 39ff 	mov.w	r9, #4294967295
 80137a2:	2200      	movs	r2, #0
 80137a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80137a8:	2312      	movs	r3, #18
 80137aa:	9209      	str	r2, [sp, #36]	; 0x24
 80137ac:	e7cf      	b.n	801374e <_dtoa_r+0x266>
 80137ae:	2301      	movs	r3, #1
 80137b0:	9308      	str	r3, [sp, #32]
 80137b2:	e7f4      	b.n	801379e <_dtoa_r+0x2b6>
 80137b4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80137b8:	f8cd 9004 	str.w	r9, [sp, #4]
 80137bc:	464b      	mov	r3, r9
 80137be:	e7c6      	b.n	801374e <_dtoa_r+0x266>
 80137c0:	3101      	adds	r1, #1
 80137c2:	6041      	str	r1, [r0, #4]
 80137c4:	0052      	lsls	r2, r2, #1
 80137c6:	e7c6      	b.n	8013756 <_dtoa_r+0x26e>
 80137c8:	636f4361 	.word	0x636f4361
 80137cc:	3fd287a7 	.word	0x3fd287a7
 80137d0:	8b60c8b3 	.word	0x8b60c8b3
 80137d4:	3fc68a28 	.word	0x3fc68a28
 80137d8:	509f79fb 	.word	0x509f79fb
 80137dc:	3fd34413 	.word	0x3fd34413
 80137e0:	0801613d 	.word	0x0801613d
 80137e4:	08016154 	.word	0x08016154
 80137e8:	7ff00000 	.word	0x7ff00000
 80137ec:	08016139 	.word	0x08016139
 80137f0:	08016130 	.word	0x08016130
 80137f4:	0801610d 	.word	0x0801610d
 80137f8:	3ff80000 	.word	0x3ff80000
 80137fc:	08016250 	.word	0x08016250
 8013800:	080161b3 	.word	0x080161b3
 8013804:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013806:	9a00      	ldr	r2, [sp, #0]
 8013808:	601a      	str	r2, [r3, #0]
 801380a:	9b01      	ldr	r3, [sp, #4]
 801380c:	2b0e      	cmp	r3, #14
 801380e:	f200 80ad 	bhi.w	801396c <_dtoa_r+0x484>
 8013812:	2d00      	cmp	r5, #0
 8013814:	f000 80aa 	beq.w	801396c <_dtoa_r+0x484>
 8013818:	f1ba 0f00 	cmp.w	sl, #0
 801381c:	dd36      	ble.n	801388c <_dtoa_r+0x3a4>
 801381e:	4ac3      	ldr	r2, [pc, #780]	; (8013b2c <_dtoa_r+0x644>)
 8013820:	f00a 030f 	and.w	r3, sl, #15
 8013824:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013828:	ed93 7b00 	vldr	d7, [r3]
 801382c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8013830:	ea4f 172a 	mov.w	r7, sl, asr #4
 8013834:	eeb0 8a47 	vmov.f32	s16, s14
 8013838:	eef0 8a67 	vmov.f32	s17, s15
 801383c:	d016      	beq.n	801386c <_dtoa_r+0x384>
 801383e:	4bbc      	ldr	r3, [pc, #752]	; (8013b30 <_dtoa_r+0x648>)
 8013840:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013844:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013848:	f7ed f800 	bl	800084c <__aeabi_ddiv>
 801384c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013850:	f007 070f 	and.w	r7, r7, #15
 8013854:	2503      	movs	r5, #3
 8013856:	4eb6      	ldr	r6, [pc, #728]	; (8013b30 <_dtoa_r+0x648>)
 8013858:	b957      	cbnz	r7, 8013870 <_dtoa_r+0x388>
 801385a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801385e:	ec53 2b18 	vmov	r2, r3, d8
 8013862:	f7ec fff3 	bl	800084c <__aeabi_ddiv>
 8013866:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801386a:	e029      	b.n	80138c0 <_dtoa_r+0x3d8>
 801386c:	2502      	movs	r5, #2
 801386e:	e7f2      	b.n	8013856 <_dtoa_r+0x36e>
 8013870:	07f9      	lsls	r1, r7, #31
 8013872:	d508      	bpl.n	8013886 <_dtoa_r+0x39e>
 8013874:	ec51 0b18 	vmov	r0, r1, d8
 8013878:	e9d6 2300 	ldrd	r2, r3, [r6]
 801387c:	f7ec febc 	bl	80005f8 <__aeabi_dmul>
 8013880:	ec41 0b18 	vmov	d8, r0, r1
 8013884:	3501      	adds	r5, #1
 8013886:	107f      	asrs	r7, r7, #1
 8013888:	3608      	adds	r6, #8
 801388a:	e7e5      	b.n	8013858 <_dtoa_r+0x370>
 801388c:	f000 80a6 	beq.w	80139dc <_dtoa_r+0x4f4>
 8013890:	f1ca 0600 	rsb	r6, sl, #0
 8013894:	4ba5      	ldr	r3, [pc, #660]	; (8013b2c <_dtoa_r+0x644>)
 8013896:	4fa6      	ldr	r7, [pc, #664]	; (8013b30 <_dtoa_r+0x648>)
 8013898:	f006 020f 	and.w	r2, r6, #15
 801389c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80138a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80138a8:	f7ec fea6 	bl	80005f8 <__aeabi_dmul>
 80138ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80138b0:	1136      	asrs	r6, r6, #4
 80138b2:	2300      	movs	r3, #0
 80138b4:	2502      	movs	r5, #2
 80138b6:	2e00      	cmp	r6, #0
 80138b8:	f040 8085 	bne.w	80139c6 <_dtoa_r+0x4de>
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d1d2      	bne.n	8013866 <_dtoa_r+0x37e>
 80138c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	f000 808c 	beq.w	80139e0 <_dtoa_r+0x4f8>
 80138c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80138cc:	4b99      	ldr	r3, [pc, #612]	; (8013b34 <_dtoa_r+0x64c>)
 80138ce:	2200      	movs	r2, #0
 80138d0:	4630      	mov	r0, r6
 80138d2:	4639      	mov	r1, r7
 80138d4:	f7ed f902 	bl	8000adc <__aeabi_dcmplt>
 80138d8:	2800      	cmp	r0, #0
 80138da:	f000 8081 	beq.w	80139e0 <_dtoa_r+0x4f8>
 80138de:	9b01      	ldr	r3, [sp, #4]
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d07d      	beq.n	80139e0 <_dtoa_r+0x4f8>
 80138e4:	f1b9 0f00 	cmp.w	r9, #0
 80138e8:	dd3c      	ble.n	8013964 <_dtoa_r+0x47c>
 80138ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 80138ee:	9307      	str	r3, [sp, #28]
 80138f0:	2200      	movs	r2, #0
 80138f2:	4b91      	ldr	r3, [pc, #580]	; (8013b38 <_dtoa_r+0x650>)
 80138f4:	4630      	mov	r0, r6
 80138f6:	4639      	mov	r1, r7
 80138f8:	f7ec fe7e 	bl	80005f8 <__aeabi_dmul>
 80138fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013900:	3501      	adds	r5, #1
 8013902:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8013906:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801390a:	4628      	mov	r0, r5
 801390c:	f7ec fe0a 	bl	8000524 <__aeabi_i2d>
 8013910:	4632      	mov	r2, r6
 8013912:	463b      	mov	r3, r7
 8013914:	f7ec fe70 	bl	80005f8 <__aeabi_dmul>
 8013918:	4b88      	ldr	r3, [pc, #544]	; (8013b3c <_dtoa_r+0x654>)
 801391a:	2200      	movs	r2, #0
 801391c:	f7ec fcb6 	bl	800028c <__adddf3>
 8013920:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8013924:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013928:	9303      	str	r3, [sp, #12]
 801392a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801392c:	2b00      	cmp	r3, #0
 801392e:	d15c      	bne.n	80139ea <_dtoa_r+0x502>
 8013930:	4b83      	ldr	r3, [pc, #524]	; (8013b40 <_dtoa_r+0x658>)
 8013932:	2200      	movs	r2, #0
 8013934:	4630      	mov	r0, r6
 8013936:	4639      	mov	r1, r7
 8013938:	f7ec fca6 	bl	8000288 <__aeabi_dsub>
 801393c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013940:	4606      	mov	r6, r0
 8013942:	460f      	mov	r7, r1
 8013944:	f7ed f8e8 	bl	8000b18 <__aeabi_dcmpgt>
 8013948:	2800      	cmp	r0, #0
 801394a:	f040 8296 	bne.w	8013e7a <_dtoa_r+0x992>
 801394e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013952:	4630      	mov	r0, r6
 8013954:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013958:	4639      	mov	r1, r7
 801395a:	f7ed f8bf 	bl	8000adc <__aeabi_dcmplt>
 801395e:	2800      	cmp	r0, #0
 8013960:	f040 8288 	bne.w	8013e74 <_dtoa_r+0x98c>
 8013964:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013968:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801396c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801396e:	2b00      	cmp	r3, #0
 8013970:	f2c0 8158 	blt.w	8013c24 <_dtoa_r+0x73c>
 8013974:	f1ba 0f0e 	cmp.w	sl, #14
 8013978:	f300 8154 	bgt.w	8013c24 <_dtoa_r+0x73c>
 801397c:	4b6b      	ldr	r3, [pc, #428]	; (8013b2c <_dtoa_r+0x644>)
 801397e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013982:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013988:	2b00      	cmp	r3, #0
 801398a:	f280 80e3 	bge.w	8013b54 <_dtoa_r+0x66c>
 801398e:	9b01      	ldr	r3, [sp, #4]
 8013990:	2b00      	cmp	r3, #0
 8013992:	f300 80df 	bgt.w	8013b54 <_dtoa_r+0x66c>
 8013996:	f040 826d 	bne.w	8013e74 <_dtoa_r+0x98c>
 801399a:	4b69      	ldr	r3, [pc, #420]	; (8013b40 <_dtoa_r+0x658>)
 801399c:	2200      	movs	r2, #0
 801399e:	4640      	mov	r0, r8
 80139a0:	4649      	mov	r1, r9
 80139a2:	f7ec fe29 	bl	80005f8 <__aeabi_dmul>
 80139a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80139aa:	f7ed f8ab 	bl	8000b04 <__aeabi_dcmpge>
 80139ae:	9e01      	ldr	r6, [sp, #4]
 80139b0:	4637      	mov	r7, r6
 80139b2:	2800      	cmp	r0, #0
 80139b4:	f040 8243 	bne.w	8013e3e <_dtoa_r+0x956>
 80139b8:	9d00      	ldr	r5, [sp, #0]
 80139ba:	2331      	movs	r3, #49	; 0x31
 80139bc:	f805 3b01 	strb.w	r3, [r5], #1
 80139c0:	f10a 0a01 	add.w	sl, sl, #1
 80139c4:	e23f      	b.n	8013e46 <_dtoa_r+0x95e>
 80139c6:	07f2      	lsls	r2, r6, #31
 80139c8:	d505      	bpl.n	80139d6 <_dtoa_r+0x4ee>
 80139ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80139ce:	f7ec fe13 	bl	80005f8 <__aeabi_dmul>
 80139d2:	3501      	adds	r5, #1
 80139d4:	2301      	movs	r3, #1
 80139d6:	1076      	asrs	r6, r6, #1
 80139d8:	3708      	adds	r7, #8
 80139da:	e76c      	b.n	80138b6 <_dtoa_r+0x3ce>
 80139dc:	2502      	movs	r5, #2
 80139de:	e76f      	b.n	80138c0 <_dtoa_r+0x3d8>
 80139e0:	9b01      	ldr	r3, [sp, #4]
 80139e2:	f8cd a01c 	str.w	sl, [sp, #28]
 80139e6:	930c      	str	r3, [sp, #48]	; 0x30
 80139e8:	e78d      	b.n	8013906 <_dtoa_r+0x41e>
 80139ea:	9900      	ldr	r1, [sp, #0]
 80139ec:	980c      	ldr	r0, [sp, #48]	; 0x30
 80139ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80139f0:	4b4e      	ldr	r3, [pc, #312]	; (8013b2c <_dtoa_r+0x644>)
 80139f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80139f6:	4401      	add	r1, r0
 80139f8:	9102      	str	r1, [sp, #8]
 80139fa:	9908      	ldr	r1, [sp, #32]
 80139fc:	eeb0 8a47 	vmov.f32	s16, s14
 8013a00:	eef0 8a67 	vmov.f32	s17, s15
 8013a04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013a08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013a0c:	2900      	cmp	r1, #0
 8013a0e:	d045      	beq.n	8013a9c <_dtoa_r+0x5b4>
 8013a10:	494c      	ldr	r1, [pc, #304]	; (8013b44 <_dtoa_r+0x65c>)
 8013a12:	2000      	movs	r0, #0
 8013a14:	f7ec ff1a 	bl	800084c <__aeabi_ddiv>
 8013a18:	ec53 2b18 	vmov	r2, r3, d8
 8013a1c:	f7ec fc34 	bl	8000288 <__aeabi_dsub>
 8013a20:	9d00      	ldr	r5, [sp, #0]
 8013a22:	ec41 0b18 	vmov	d8, r0, r1
 8013a26:	4639      	mov	r1, r7
 8013a28:	4630      	mov	r0, r6
 8013a2a:	f7ed f895 	bl	8000b58 <__aeabi_d2iz>
 8013a2e:	900c      	str	r0, [sp, #48]	; 0x30
 8013a30:	f7ec fd78 	bl	8000524 <__aeabi_i2d>
 8013a34:	4602      	mov	r2, r0
 8013a36:	460b      	mov	r3, r1
 8013a38:	4630      	mov	r0, r6
 8013a3a:	4639      	mov	r1, r7
 8013a3c:	f7ec fc24 	bl	8000288 <__aeabi_dsub>
 8013a40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013a42:	3330      	adds	r3, #48	; 0x30
 8013a44:	f805 3b01 	strb.w	r3, [r5], #1
 8013a48:	ec53 2b18 	vmov	r2, r3, d8
 8013a4c:	4606      	mov	r6, r0
 8013a4e:	460f      	mov	r7, r1
 8013a50:	f7ed f844 	bl	8000adc <__aeabi_dcmplt>
 8013a54:	2800      	cmp	r0, #0
 8013a56:	d165      	bne.n	8013b24 <_dtoa_r+0x63c>
 8013a58:	4632      	mov	r2, r6
 8013a5a:	463b      	mov	r3, r7
 8013a5c:	4935      	ldr	r1, [pc, #212]	; (8013b34 <_dtoa_r+0x64c>)
 8013a5e:	2000      	movs	r0, #0
 8013a60:	f7ec fc12 	bl	8000288 <__aeabi_dsub>
 8013a64:	ec53 2b18 	vmov	r2, r3, d8
 8013a68:	f7ed f838 	bl	8000adc <__aeabi_dcmplt>
 8013a6c:	2800      	cmp	r0, #0
 8013a6e:	f040 80b9 	bne.w	8013be4 <_dtoa_r+0x6fc>
 8013a72:	9b02      	ldr	r3, [sp, #8]
 8013a74:	429d      	cmp	r5, r3
 8013a76:	f43f af75 	beq.w	8013964 <_dtoa_r+0x47c>
 8013a7a:	4b2f      	ldr	r3, [pc, #188]	; (8013b38 <_dtoa_r+0x650>)
 8013a7c:	ec51 0b18 	vmov	r0, r1, d8
 8013a80:	2200      	movs	r2, #0
 8013a82:	f7ec fdb9 	bl	80005f8 <__aeabi_dmul>
 8013a86:	4b2c      	ldr	r3, [pc, #176]	; (8013b38 <_dtoa_r+0x650>)
 8013a88:	ec41 0b18 	vmov	d8, r0, r1
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	4630      	mov	r0, r6
 8013a90:	4639      	mov	r1, r7
 8013a92:	f7ec fdb1 	bl	80005f8 <__aeabi_dmul>
 8013a96:	4606      	mov	r6, r0
 8013a98:	460f      	mov	r7, r1
 8013a9a:	e7c4      	b.n	8013a26 <_dtoa_r+0x53e>
 8013a9c:	ec51 0b17 	vmov	r0, r1, d7
 8013aa0:	f7ec fdaa 	bl	80005f8 <__aeabi_dmul>
 8013aa4:	9b02      	ldr	r3, [sp, #8]
 8013aa6:	9d00      	ldr	r5, [sp, #0]
 8013aa8:	930c      	str	r3, [sp, #48]	; 0x30
 8013aaa:	ec41 0b18 	vmov	d8, r0, r1
 8013aae:	4639      	mov	r1, r7
 8013ab0:	4630      	mov	r0, r6
 8013ab2:	f7ed f851 	bl	8000b58 <__aeabi_d2iz>
 8013ab6:	9011      	str	r0, [sp, #68]	; 0x44
 8013ab8:	f7ec fd34 	bl	8000524 <__aeabi_i2d>
 8013abc:	4602      	mov	r2, r0
 8013abe:	460b      	mov	r3, r1
 8013ac0:	4630      	mov	r0, r6
 8013ac2:	4639      	mov	r1, r7
 8013ac4:	f7ec fbe0 	bl	8000288 <__aeabi_dsub>
 8013ac8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013aca:	3330      	adds	r3, #48	; 0x30
 8013acc:	f805 3b01 	strb.w	r3, [r5], #1
 8013ad0:	9b02      	ldr	r3, [sp, #8]
 8013ad2:	429d      	cmp	r5, r3
 8013ad4:	4606      	mov	r6, r0
 8013ad6:	460f      	mov	r7, r1
 8013ad8:	f04f 0200 	mov.w	r2, #0
 8013adc:	d134      	bne.n	8013b48 <_dtoa_r+0x660>
 8013ade:	4b19      	ldr	r3, [pc, #100]	; (8013b44 <_dtoa_r+0x65c>)
 8013ae0:	ec51 0b18 	vmov	r0, r1, d8
 8013ae4:	f7ec fbd2 	bl	800028c <__adddf3>
 8013ae8:	4602      	mov	r2, r0
 8013aea:	460b      	mov	r3, r1
 8013aec:	4630      	mov	r0, r6
 8013aee:	4639      	mov	r1, r7
 8013af0:	f7ed f812 	bl	8000b18 <__aeabi_dcmpgt>
 8013af4:	2800      	cmp	r0, #0
 8013af6:	d175      	bne.n	8013be4 <_dtoa_r+0x6fc>
 8013af8:	ec53 2b18 	vmov	r2, r3, d8
 8013afc:	4911      	ldr	r1, [pc, #68]	; (8013b44 <_dtoa_r+0x65c>)
 8013afe:	2000      	movs	r0, #0
 8013b00:	f7ec fbc2 	bl	8000288 <__aeabi_dsub>
 8013b04:	4602      	mov	r2, r0
 8013b06:	460b      	mov	r3, r1
 8013b08:	4630      	mov	r0, r6
 8013b0a:	4639      	mov	r1, r7
 8013b0c:	f7ec ffe6 	bl	8000adc <__aeabi_dcmplt>
 8013b10:	2800      	cmp	r0, #0
 8013b12:	f43f af27 	beq.w	8013964 <_dtoa_r+0x47c>
 8013b16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013b18:	1e6b      	subs	r3, r5, #1
 8013b1a:	930c      	str	r3, [sp, #48]	; 0x30
 8013b1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013b20:	2b30      	cmp	r3, #48	; 0x30
 8013b22:	d0f8      	beq.n	8013b16 <_dtoa_r+0x62e>
 8013b24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8013b28:	e04a      	b.n	8013bc0 <_dtoa_r+0x6d8>
 8013b2a:	bf00      	nop
 8013b2c:	08016250 	.word	0x08016250
 8013b30:	08016228 	.word	0x08016228
 8013b34:	3ff00000 	.word	0x3ff00000
 8013b38:	40240000 	.word	0x40240000
 8013b3c:	401c0000 	.word	0x401c0000
 8013b40:	40140000 	.word	0x40140000
 8013b44:	3fe00000 	.word	0x3fe00000
 8013b48:	4baf      	ldr	r3, [pc, #700]	; (8013e08 <_dtoa_r+0x920>)
 8013b4a:	f7ec fd55 	bl	80005f8 <__aeabi_dmul>
 8013b4e:	4606      	mov	r6, r0
 8013b50:	460f      	mov	r7, r1
 8013b52:	e7ac      	b.n	8013aae <_dtoa_r+0x5c6>
 8013b54:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013b58:	9d00      	ldr	r5, [sp, #0]
 8013b5a:	4642      	mov	r2, r8
 8013b5c:	464b      	mov	r3, r9
 8013b5e:	4630      	mov	r0, r6
 8013b60:	4639      	mov	r1, r7
 8013b62:	f7ec fe73 	bl	800084c <__aeabi_ddiv>
 8013b66:	f7ec fff7 	bl	8000b58 <__aeabi_d2iz>
 8013b6a:	9002      	str	r0, [sp, #8]
 8013b6c:	f7ec fcda 	bl	8000524 <__aeabi_i2d>
 8013b70:	4642      	mov	r2, r8
 8013b72:	464b      	mov	r3, r9
 8013b74:	f7ec fd40 	bl	80005f8 <__aeabi_dmul>
 8013b78:	4602      	mov	r2, r0
 8013b7a:	460b      	mov	r3, r1
 8013b7c:	4630      	mov	r0, r6
 8013b7e:	4639      	mov	r1, r7
 8013b80:	f7ec fb82 	bl	8000288 <__aeabi_dsub>
 8013b84:	9e02      	ldr	r6, [sp, #8]
 8013b86:	9f01      	ldr	r7, [sp, #4]
 8013b88:	3630      	adds	r6, #48	; 0x30
 8013b8a:	f805 6b01 	strb.w	r6, [r5], #1
 8013b8e:	9e00      	ldr	r6, [sp, #0]
 8013b90:	1bae      	subs	r6, r5, r6
 8013b92:	42b7      	cmp	r7, r6
 8013b94:	4602      	mov	r2, r0
 8013b96:	460b      	mov	r3, r1
 8013b98:	d137      	bne.n	8013c0a <_dtoa_r+0x722>
 8013b9a:	f7ec fb77 	bl	800028c <__adddf3>
 8013b9e:	4642      	mov	r2, r8
 8013ba0:	464b      	mov	r3, r9
 8013ba2:	4606      	mov	r6, r0
 8013ba4:	460f      	mov	r7, r1
 8013ba6:	f7ec ffb7 	bl	8000b18 <__aeabi_dcmpgt>
 8013baa:	b9c8      	cbnz	r0, 8013be0 <_dtoa_r+0x6f8>
 8013bac:	4642      	mov	r2, r8
 8013bae:	464b      	mov	r3, r9
 8013bb0:	4630      	mov	r0, r6
 8013bb2:	4639      	mov	r1, r7
 8013bb4:	f7ec ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 8013bb8:	b110      	cbz	r0, 8013bc0 <_dtoa_r+0x6d8>
 8013bba:	9b02      	ldr	r3, [sp, #8]
 8013bbc:	07d9      	lsls	r1, r3, #31
 8013bbe:	d40f      	bmi.n	8013be0 <_dtoa_r+0x6f8>
 8013bc0:	4620      	mov	r0, r4
 8013bc2:	4659      	mov	r1, fp
 8013bc4:	f000 fc0c 	bl	80143e0 <_Bfree>
 8013bc8:	2300      	movs	r3, #0
 8013bca:	702b      	strb	r3, [r5, #0]
 8013bcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013bce:	f10a 0001 	add.w	r0, sl, #1
 8013bd2:	6018      	str	r0, [r3, #0]
 8013bd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	f43f acd8 	beq.w	801358c <_dtoa_r+0xa4>
 8013bdc:	601d      	str	r5, [r3, #0]
 8013bde:	e4d5      	b.n	801358c <_dtoa_r+0xa4>
 8013be0:	f8cd a01c 	str.w	sl, [sp, #28]
 8013be4:	462b      	mov	r3, r5
 8013be6:	461d      	mov	r5, r3
 8013be8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013bec:	2a39      	cmp	r2, #57	; 0x39
 8013bee:	d108      	bne.n	8013c02 <_dtoa_r+0x71a>
 8013bf0:	9a00      	ldr	r2, [sp, #0]
 8013bf2:	429a      	cmp	r2, r3
 8013bf4:	d1f7      	bne.n	8013be6 <_dtoa_r+0x6fe>
 8013bf6:	9a07      	ldr	r2, [sp, #28]
 8013bf8:	9900      	ldr	r1, [sp, #0]
 8013bfa:	3201      	adds	r2, #1
 8013bfc:	9207      	str	r2, [sp, #28]
 8013bfe:	2230      	movs	r2, #48	; 0x30
 8013c00:	700a      	strb	r2, [r1, #0]
 8013c02:	781a      	ldrb	r2, [r3, #0]
 8013c04:	3201      	adds	r2, #1
 8013c06:	701a      	strb	r2, [r3, #0]
 8013c08:	e78c      	b.n	8013b24 <_dtoa_r+0x63c>
 8013c0a:	4b7f      	ldr	r3, [pc, #508]	; (8013e08 <_dtoa_r+0x920>)
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	f7ec fcf3 	bl	80005f8 <__aeabi_dmul>
 8013c12:	2200      	movs	r2, #0
 8013c14:	2300      	movs	r3, #0
 8013c16:	4606      	mov	r6, r0
 8013c18:	460f      	mov	r7, r1
 8013c1a:	f7ec ff55 	bl	8000ac8 <__aeabi_dcmpeq>
 8013c1e:	2800      	cmp	r0, #0
 8013c20:	d09b      	beq.n	8013b5a <_dtoa_r+0x672>
 8013c22:	e7cd      	b.n	8013bc0 <_dtoa_r+0x6d8>
 8013c24:	9a08      	ldr	r2, [sp, #32]
 8013c26:	2a00      	cmp	r2, #0
 8013c28:	f000 80c4 	beq.w	8013db4 <_dtoa_r+0x8cc>
 8013c2c:	9a05      	ldr	r2, [sp, #20]
 8013c2e:	2a01      	cmp	r2, #1
 8013c30:	f300 80a8 	bgt.w	8013d84 <_dtoa_r+0x89c>
 8013c34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013c36:	2a00      	cmp	r2, #0
 8013c38:	f000 80a0 	beq.w	8013d7c <_dtoa_r+0x894>
 8013c3c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013c40:	9e06      	ldr	r6, [sp, #24]
 8013c42:	4645      	mov	r5, r8
 8013c44:	9a04      	ldr	r2, [sp, #16]
 8013c46:	2101      	movs	r1, #1
 8013c48:	441a      	add	r2, r3
 8013c4a:	4620      	mov	r0, r4
 8013c4c:	4498      	add	r8, r3
 8013c4e:	9204      	str	r2, [sp, #16]
 8013c50:	f000 fc82 	bl	8014558 <__i2b>
 8013c54:	4607      	mov	r7, r0
 8013c56:	2d00      	cmp	r5, #0
 8013c58:	dd0b      	ble.n	8013c72 <_dtoa_r+0x78a>
 8013c5a:	9b04      	ldr	r3, [sp, #16]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	dd08      	ble.n	8013c72 <_dtoa_r+0x78a>
 8013c60:	42ab      	cmp	r3, r5
 8013c62:	9a04      	ldr	r2, [sp, #16]
 8013c64:	bfa8      	it	ge
 8013c66:	462b      	movge	r3, r5
 8013c68:	eba8 0803 	sub.w	r8, r8, r3
 8013c6c:	1aed      	subs	r5, r5, r3
 8013c6e:	1ad3      	subs	r3, r2, r3
 8013c70:	9304      	str	r3, [sp, #16]
 8013c72:	9b06      	ldr	r3, [sp, #24]
 8013c74:	b1fb      	cbz	r3, 8013cb6 <_dtoa_r+0x7ce>
 8013c76:	9b08      	ldr	r3, [sp, #32]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	f000 809f 	beq.w	8013dbc <_dtoa_r+0x8d4>
 8013c7e:	2e00      	cmp	r6, #0
 8013c80:	dd11      	ble.n	8013ca6 <_dtoa_r+0x7be>
 8013c82:	4639      	mov	r1, r7
 8013c84:	4632      	mov	r2, r6
 8013c86:	4620      	mov	r0, r4
 8013c88:	f000 fd22 	bl	80146d0 <__pow5mult>
 8013c8c:	465a      	mov	r2, fp
 8013c8e:	4601      	mov	r1, r0
 8013c90:	4607      	mov	r7, r0
 8013c92:	4620      	mov	r0, r4
 8013c94:	f000 fc76 	bl	8014584 <__multiply>
 8013c98:	4659      	mov	r1, fp
 8013c9a:	9007      	str	r0, [sp, #28]
 8013c9c:	4620      	mov	r0, r4
 8013c9e:	f000 fb9f 	bl	80143e0 <_Bfree>
 8013ca2:	9b07      	ldr	r3, [sp, #28]
 8013ca4:	469b      	mov	fp, r3
 8013ca6:	9b06      	ldr	r3, [sp, #24]
 8013ca8:	1b9a      	subs	r2, r3, r6
 8013caa:	d004      	beq.n	8013cb6 <_dtoa_r+0x7ce>
 8013cac:	4659      	mov	r1, fp
 8013cae:	4620      	mov	r0, r4
 8013cb0:	f000 fd0e 	bl	80146d0 <__pow5mult>
 8013cb4:	4683      	mov	fp, r0
 8013cb6:	2101      	movs	r1, #1
 8013cb8:	4620      	mov	r0, r4
 8013cba:	f000 fc4d 	bl	8014558 <__i2b>
 8013cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	4606      	mov	r6, r0
 8013cc4:	dd7c      	ble.n	8013dc0 <_dtoa_r+0x8d8>
 8013cc6:	461a      	mov	r2, r3
 8013cc8:	4601      	mov	r1, r0
 8013cca:	4620      	mov	r0, r4
 8013ccc:	f000 fd00 	bl	80146d0 <__pow5mult>
 8013cd0:	9b05      	ldr	r3, [sp, #20]
 8013cd2:	2b01      	cmp	r3, #1
 8013cd4:	4606      	mov	r6, r0
 8013cd6:	dd76      	ble.n	8013dc6 <_dtoa_r+0x8de>
 8013cd8:	2300      	movs	r3, #0
 8013cda:	9306      	str	r3, [sp, #24]
 8013cdc:	6933      	ldr	r3, [r6, #16]
 8013cde:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013ce2:	6918      	ldr	r0, [r3, #16]
 8013ce4:	f000 fbe8 	bl	80144b8 <__hi0bits>
 8013ce8:	f1c0 0020 	rsb	r0, r0, #32
 8013cec:	9b04      	ldr	r3, [sp, #16]
 8013cee:	4418      	add	r0, r3
 8013cf0:	f010 001f 	ands.w	r0, r0, #31
 8013cf4:	f000 8086 	beq.w	8013e04 <_dtoa_r+0x91c>
 8013cf8:	f1c0 0320 	rsb	r3, r0, #32
 8013cfc:	2b04      	cmp	r3, #4
 8013cfe:	dd7f      	ble.n	8013e00 <_dtoa_r+0x918>
 8013d00:	f1c0 001c 	rsb	r0, r0, #28
 8013d04:	9b04      	ldr	r3, [sp, #16]
 8013d06:	4403      	add	r3, r0
 8013d08:	4480      	add	r8, r0
 8013d0a:	4405      	add	r5, r0
 8013d0c:	9304      	str	r3, [sp, #16]
 8013d0e:	f1b8 0f00 	cmp.w	r8, #0
 8013d12:	dd05      	ble.n	8013d20 <_dtoa_r+0x838>
 8013d14:	4659      	mov	r1, fp
 8013d16:	4642      	mov	r2, r8
 8013d18:	4620      	mov	r0, r4
 8013d1a:	f000 fd33 	bl	8014784 <__lshift>
 8013d1e:	4683      	mov	fp, r0
 8013d20:	9b04      	ldr	r3, [sp, #16]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	dd05      	ble.n	8013d32 <_dtoa_r+0x84a>
 8013d26:	4631      	mov	r1, r6
 8013d28:	461a      	mov	r2, r3
 8013d2a:	4620      	mov	r0, r4
 8013d2c:	f000 fd2a 	bl	8014784 <__lshift>
 8013d30:	4606      	mov	r6, r0
 8013d32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d069      	beq.n	8013e0c <_dtoa_r+0x924>
 8013d38:	4631      	mov	r1, r6
 8013d3a:	4658      	mov	r0, fp
 8013d3c:	f000 fd8e 	bl	801485c <__mcmp>
 8013d40:	2800      	cmp	r0, #0
 8013d42:	da63      	bge.n	8013e0c <_dtoa_r+0x924>
 8013d44:	2300      	movs	r3, #0
 8013d46:	4659      	mov	r1, fp
 8013d48:	220a      	movs	r2, #10
 8013d4a:	4620      	mov	r0, r4
 8013d4c:	f000 fb6a 	bl	8014424 <__multadd>
 8013d50:	9b08      	ldr	r3, [sp, #32]
 8013d52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013d56:	4683      	mov	fp, r0
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	f000 818f 	beq.w	801407c <_dtoa_r+0xb94>
 8013d5e:	4639      	mov	r1, r7
 8013d60:	2300      	movs	r3, #0
 8013d62:	220a      	movs	r2, #10
 8013d64:	4620      	mov	r0, r4
 8013d66:	f000 fb5d 	bl	8014424 <__multadd>
 8013d6a:	f1b9 0f00 	cmp.w	r9, #0
 8013d6e:	4607      	mov	r7, r0
 8013d70:	f300 808e 	bgt.w	8013e90 <_dtoa_r+0x9a8>
 8013d74:	9b05      	ldr	r3, [sp, #20]
 8013d76:	2b02      	cmp	r3, #2
 8013d78:	dc50      	bgt.n	8013e1c <_dtoa_r+0x934>
 8013d7a:	e089      	b.n	8013e90 <_dtoa_r+0x9a8>
 8013d7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013d7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013d82:	e75d      	b.n	8013c40 <_dtoa_r+0x758>
 8013d84:	9b01      	ldr	r3, [sp, #4]
 8013d86:	1e5e      	subs	r6, r3, #1
 8013d88:	9b06      	ldr	r3, [sp, #24]
 8013d8a:	42b3      	cmp	r3, r6
 8013d8c:	bfbf      	itttt	lt
 8013d8e:	9b06      	ldrlt	r3, [sp, #24]
 8013d90:	9606      	strlt	r6, [sp, #24]
 8013d92:	1af2      	sublt	r2, r6, r3
 8013d94:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8013d96:	bfb6      	itet	lt
 8013d98:	189b      	addlt	r3, r3, r2
 8013d9a:	1b9e      	subge	r6, r3, r6
 8013d9c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8013d9e:	9b01      	ldr	r3, [sp, #4]
 8013da0:	bfb8      	it	lt
 8013da2:	2600      	movlt	r6, #0
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	bfb5      	itete	lt
 8013da8:	eba8 0503 	sublt.w	r5, r8, r3
 8013dac:	9b01      	ldrge	r3, [sp, #4]
 8013dae:	2300      	movlt	r3, #0
 8013db0:	4645      	movge	r5, r8
 8013db2:	e747      	b.n	8013c44 <_dtoa_r+0x75c>
 8013db4:	9e06      	ldr	r6, [sp, #24]
 8013db6:	9f08      	ldr	r7, [sp, #32]
 8013db8:	4645      	mov	r5, r8
 8013dba:	e74c      	b.n	8013c56 <_dtoa_r+0x76e>
 8013dbc:	9a06      	ldr	r2, [sp, #24]
 8013dbe:	e775      	b.n	8013cac <_dtoa_r+0x7c4>
 8013dc0:	9b05      	ldr	r3, [sp, #20]
 8013dc2:	2b01      	cmp	r3, #1
 8013dc4:	dc18      	bgt.n	8013df8 <_dtoa_r+0x910>
 8013dc6:	9b02      	ldr	r3, [sp, #8]
 8013dc8:	b9b3      	cbnz	r3, 8013df8 <_dtoa_r+0x910>
 8013dca:	9b03      	ldr	r3, [sp, #12]
 8013dcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013dd0:	b9a3      	cbnz	r3, 8013dfc <_dtoa_r+0x914>
 8013dd2:	9b03      	ldr	r3, [sp, #12]
 8013dd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013dd8:	0d1b      	lsrs	r3, r3, #20
 8013dda:	051b      	lsls	r3, r3, #20
 8013ddc:	b12b      	cbz	r3, 8013dea <_dtoa_r+0x902>
 8013dde:	9b04      	ldr	r3, [sp, #16]
 8013de0:	3301      	adds	r3, #1
 8013de2:	9304      	str	r3, [sp, #16]
 8013de4:	f108 0801 	add.w	r8, r8, #1
 8013de8:	2301      	movs	r3, #1
 8013dea:	9306      	str	r3, [sp, #24]
 8013dec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	f47f af74 	bne.w	8013cdc <_dtoa_r+0x7f4>
 8013df4:	2001      	movs	r0, #1
 8013df6:	e779      	b.n	8013cec <_dtoa_r+0x804>
 8013df8:	2300      	movs	r3, #0
 8013dfa:	e7f6      	b.n	8013dea <_dtoa_r+0x902>
 8013dfc:	9b02      	ldr	r3, [sp, #8]
 8013dfe:	e7f4      	b.n	8013dea <_dtoa_r+0x902>
 8013e00:	d085      	beq.n	8013d0e <_dtoa_r+0x826>
 8013e02:	4618      	mov	r0, r3
 8013e04:	301c      	adds	r0, #28
 8013e06:	e77d      	b.n	8013d04 <_dtoa_r+0x81c>
 8013e08:	40240000 	.word	0x40240000
 8013e0c:	9b01      	ldr	r3, [sp, #4]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	dc38      	bgt.n	8013e84 <_dtoa_r+0x99c>
 8013e12:	9b05      	ldr	r3, [sp, #20]
 8013e14:	2b02      	cmp	r3, #2
 8013e16:	dd35      	ble.n	8013e84 <_dtoa_r+0x99c>
 8013e18:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8013e1c:	f1b9 0f00 	cmp.w	r9, #0
 8013e20:	d10d      	bne.n	8013e3e <_dtoa_r+0x956>
 8013e22:	4631      	mov	r1, r6
 8013e24:	464b      	mov	r3, r9
 8013e26:	2205      	movs	r2, #5
 8013e28:	4620      	mov	r0, r4
 8013e2a:	f000 fafb 	bl	8014424 <__multadd>
 8013e2e:	4601      	mov	r1, r0
 8013e30:	4606      	mov	r6, r0
 8013e32:	4658      	mov	r0, fp
 8013e34:	f000 fd12 	bl	801485c <__mcmp>
 8013e38:	2800      	cmp	r0, #0
 8013e3a:	f73f adbd 	bgt.w	80139b8 <_dtoa_r+0x4d0>
 8013e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e40:	9d00      	ldr	r5, [sp, #0]
 8013e42:	ea6f 0a03 	mvn.w	sl, r3
 8013e46:	f04f 0800 	mov.w	r8, #0
 8013e4a:	4631      	mov	r1, r6
 8013e4c:	4620      	mov	r0, r4
 8013e4e:	f000 fac7 	bl	80143e0 <_Bfree>
 8013e52:	2f00      	cmp	r7, #0
 8013e54:	f43f aeb4 	beq.w	8013bc0 <_dtoa_r+0x6d8>
 8013e58:	f1b8 0f00 	cmp.w	r8, #0
 8013e5c:	d005      	beq.n	8013e6a <_dtoa_r+0x982>
 8013e5e:	45b8      	cmp	r8, r7
 8013e60:	d003      	beq.n	8013e6a <_dtoa_r+0x982>
 8013e62:	4641      	mov	r1, r8
 8013e64:	4620      	mov	r0, r4
 8013e66:	f000 fabb 	bl	80143e0 <_Bfree>
 8013e6a:	4639      	mov	r1, r7
 8013e6c:	4620      	mov	r0, r4
 8013e6e:	f000 fab7 	bl	80143e0 <_Bfree>
 8013e72:	e6a5      	b.n	8013bc0 <_dtoa_r+0x6d8>
 8013e74:	2600      	movs	r6, #0
 8013e76:	4637      	mov	r7, r6
 8013e78:	e7e1      	b.n	8013e3e <_dtoa_r+0x956>
 8013e7a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8013e7c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8013e80:	4637      	mov	r7, r6
 8013e82:	e599      	b.n	80139b8 <_dtoa_r+0x4d0>
 8013e84:	9b08      	ldr	r3, [sp, #32]
 8013e86:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	f000 80fd 	beq.w	801408a <_dtoa_r+0xba2>
 8013e90:	2d00      	cmp	r5, #0
 8013e92:	dd05      	ble.n	8013ea0 <_dtoa_r+0x9b8>
 8013e94:	4639      	mov	r1, r7
 8013e96:	462a      	mov	r2, r5
 8013e98:	4620      	mov	r0, r4
 8013e9a:	f000 fc73 	bl	8014784 <__lshift>
 8013e9e:	4607      	mov	r7, r0
 8013ea0:	9b06      	ldr	r3, [sp, #24]
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d05c      	beq.n	8013f60 <_dtoa_r+0xa78>
 8013ea6:	6879      	ldr	r1, [r7, #4]
 8013ea8:	4620      	mov	r0, r4
 8013eaa:	f000 fa59 	bl	8014360 <_Balloc>
 8013eae:	4605      	mov	r5, r0
 8013eb0:	b928      	cbnz	r0, 8013ebe <_dtoa_r+0x9d6>
 8013eb2:	4b80      	ldr	r3, [pc, #512]	; (80140b4 <_dtoa_r+0xbcc>)
 8013eb4:	4602      	mov	r2, r0
 8013eb6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8013eba:	f7ff bb2e 	b.w	801351a <_dtoa_r+0x32>
 8013ebe:	693a      	ldr	r2, [r7, #16]
 8013ec0:	3202      	adds	r2, #2
 8013ec2:	0092      	lsls	r2, r2, #2
 8013ec4:	f107 010c 	add.w	r1, r7, #12
 8013ec8:	300c      	adds	r0, #12
 8013eca:	f7fe fb3a 	bl	8012542 <memcpy>
 8013ece:	2201      	movs	r2, #1
 8013ed0:	4629      	mov	r1, r5
 8013ed2:	4620      	mov	r0, r4
 8013ed4:	f000 fc56 	bl	8014784 <__lshift>
 8013ed8:	9b00      	ldr	r3, [sp, #0]
 8013eda:	3301      	adds	r3, #1
 8013edc:	9301      	str	r3, [sp, #4]
 8013ede:	9b00      	ldr	r3, [sp, #0]
 8013ee0:	444b      	add	r3, r9
 8013ee2:	9307      	str	r3, [sp, #28]
 8013ee4:	9b02      	ldr	r3, [sp, #8]
 8013ee6:	f003 0301 	and.w	r3, r3, #1
 8013eea:	46b8      	mov	r8, r7
 8013eec:	9306      	str	r3, [sp, #24]
 8013eee:	4607      	mov	r7, r0
 8013ef0:	9b01      	ldr	r3, [sp, #4]
 8013ef2:	4631      	mov	r1, r6
 8013ef4:	3b01      	subs	r3, #1
 8013ef6:	4658      	mov	r0, fp
 8013ef8:	9302      	str	r3, [sp, #8]
 8013efa:	f7ff fa67 	bl	80133cc <quorem>
 8013efe:	4603      	mov	r3, r0
 8013f00:	3330      	adds	r3, #48	; 0x30
 8013f02:	9004      	str	r0, [sp, #16]
 8013f04:	4641      	mov	r1, r8
 8013f06:	4658      	mov	r0, fp
 8013f08:	9308      	str	r3, [sp, #32]
 8013f0a:	f000 fca7 	bl	801485c <__mcmp>
 8013f0e:	463a      	mov	r2, r7
 8013f10:	4681      	mov	r9, r0
 8013f12:	4631      	mov	r1, r6
 8013f14:	4620      	mov	r0, r4
 8013f16:	f000 fcbd 	bl	8014894 <__mdiff>
 8013f1a:	68c2      	ldr	r2, [r0, #12]
 8013f1c:	9b08      	ldr	r3, [sp, #32]
 8013f1e:	4605      	mov	r5, r0
 8013f20:	bb02      	cbnz	r2, 8013f64 <_dtoa_r+0xa7c>
 8013f22:	4601      	mov	r1, r0
 8013f24:	4658      	mov	r0, fp
 8013f26:	f000 fc99 	bl	801485c <__mcmp>
 8013f2a:	9b08      	ldr	r3, [sp, #32]
 8013f2c:	4602      	mov	r2, r0
 8013f2e:	4629      	mov	r1, r5
 8013f30:	4620      	mov	r0, r4
 8013f32:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8013f36:	f000 fa53 	bl	80143e0 <_Bfree>
 8013f3a:	9b05      	ldr	r3, [sp, #20]
 8013f3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013f3e:	9d01      	ldr	r5, [sp, #4]
 8013f40:	ea43 0102 	orr.w	r1, r3, r2
 8013f44:	9b06      	ldr	r3, [sp, #24]
 8013f46:	430b      	orrs	r3, r1
 8013f48:	9b08      	ldr	r3, [sp, #32]
 8013f4a:	d10d      	bne.n	8013f68 <_dtoa_r+0xa80>
 8013f4c:	2b39      	cmp	r3, #57	; 0x39
 8013f4e:	d029      	beq.n	8013fa4 <_dtoa_r+0xabc>
 8013f50:	f1b9 0f00 	cmp.w	r9, #0
 8013f54:	dd01      	ble.n	8013f5a <_dtoa_r+0xa72>
 8013f56:	9b04      	ldr	r3, [sp, #16]
 8013f58:	3331      	adds	r3, #49	; 0x31
 8013f5a:	9a02      	ldr	r2, [sp, #8]
 8013f5c:	7013      	strb	r3, [r2, #0]
 8013f5e:	e774      	b.n	8013e4a <_dtoa_r+0x962>
 8013f60:	4638      	mov	r0, r7
 8013f62:	e7b9      	b.n	8013ed8 <_dtoa_r+0x9f0>
 8013f64:	2201      	movs	r2, #1
 8013f66:	e7e2      	b.n	8013f2e <_dtoa_r+0xa46>
 8013f68:	f1b9 0f00 	cmp.w	r9, #0
 8013f6c:	db06      	blt.n	8013f7c <_dtoa_r+0xa94>
 8013f6e:	9905      	ldr	r1, [sp, #20]
 8013f70:	ea41 0909 	orr.w	r9, r1, r9
 8013f74:	9906      	ldr	r1, [sp, #24]
 8013f76:	ea59 0101 	orrs.w	r1, r9, r1
 8013f7a:	d120      	bne.n	8013fbe <_dtoa_r+0xad6>
 8013f7c:	2a00      	cmp	r2, #0
 8013f7e:	ddec      	ble.n	8013f5a <_dtoa_r+0xa72>
 8013f80:	4659      	mov	r1, fp
 8013f82:	2201      	movs	r2, #1
 8013f84:	4620      	mov	r0, r4
 8013f86:	9301      	str	r3, [sp, #4]
 8013f88:	f000 fbfc 	bl	8014784 <__lshift>
 8013f8c:	4631      	mov	r1, r6
 8013f8e:	4683      	mov	fp, r0
 8013f90:	f000 fc64 	bl	801485c <__mcmp>
 8013f94:	2800      	cmp	r0, #0
 8013f96:	9b01      	ldr	r3, [sp, #4]
 8013f98:	dc02      	bgt.n	8013fa0 <_dtoa_r+0xab8>
 8013f9a:	d1de      	bne.n	8013f5a <_dtoa_r+0xa72>
 8013f9c:	07da      	lsls	r2, r3, #31
 8013f9e:	d5dc      	bpl.n	8013f5a <_dtoa_r+0xa72>
 8013fa0:	2b39      	cmp	r3, #57	; 0x39
 8013fa2:	d1d8      	bne.n	8013f56 <_dtoa_r+0xa6e>
 8013fa4:	9a02      	ldr	r2, [sp, #8]
 8013fa6:	2339      	movs	r3, #57	; 0x39
 8013fa8:	7013      	strb	r3, [r2, #0]
 8013faa:	462b      	mov	r3, r5
 8013fac:	461d      	mov	r5, r3
 8013fae:	3b01      	subs	r3, #1
 8013fb0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013fb4:	2a39      	cmp	r2, #57	; 0x39
 8013fb6:	d050      	beq.n	801405a <_dtoa_r+0xb72>
 8013fb8:	3201      	adds	r2, #1
 8013fba:	701a      	strb	r2, [r3, #0]
 8013fbc:	e745      	b.n	8013e4a <_dtoa_r+0x962>
 8013fbe:	2a00      	cmp	r2, #0
 8013fc0:	dd03      	ble.n	8013fca <_dtoa_r+0xae2>
 8013fc2:	2b39      	cmp	r3, #57	; 0x39
 8013fc4:	d0ee      	beq.n	8013fa4 <_dtoa_r+0xabc>
 8013fc6:	3301      	adds	r3, #1
 8013fc8:	e7c7      	b.n	8013f5a <_dtoa_r+0xa72>
 8013fca:	9a01      	ldr	r2, [sp, #4]
 8013fcc:	9907      	ldr	r1, [sp, #28]
 8013fce:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013fd2:	428a      	cmp	r2, r1
 8013fd4:	d02a      	beq.n	801402c <_dtoa_r+0xb44>
 8013fd6:	4659      	mov	r1, fp
 8013fd8:	2300      	movs	r3, #0
 8013fda:	220a      	movs	r2, #10
 8013fdc:	4620      	mov	r0, r4
 8013fde:	f000 fa21 	bl	8014424 <__multadd>
 8013fe2:	45b8      	cmp	r8, r7
 8013fe4:	4683      	mov	fp, r0
 8013fe6:	f04f 0300 	mov.w	r3, #0
 8013fea:	f04f 020a 	mov.w	r2, #10
 8013fee:	4641      	mov	r1, r8
 8013ff0:	4620      	mov	r0, r4
 8013ff2:	d107      	bne.n	8014004 <_dtoa_r+0xb1c>
 8013ff4:	f000 fa16 	bl	8014424 <__multadd>
 8013ff8:	4680      	mov	r8, r0
 8013ffa:	4607      	mov	r7, r0
 8013ffc:	9b01      	ldr	r3, [sp, #4]
 8013ffe:	3301      	adds	r3, #1
 8014000:	9301      	str	r3, [sp, #4]
 8014002:	e775      	b.n	8013ef0 <_dtoa_r+0xa08>
 8014004:	f000 fa0e 	bl	8014424 <__multadd>
 8014008:	4639      	mov	r1, r7
 801400a:	4680      	mov	r8, r0
 801400c:	2300      	movs	r3, #0
 801400e:	220a      	movs	r2, #10
 8014010:	4620      	mov	r0, r4
 8014012:	f000 fa07 	bl	8014424 <__multadd>
 8014016:	4607      	mov	r7, r0
 8014018:	e7f0      	b.n	8013ffc <_dtoa_r+0xb14>
 801401a:	f1b9 0f00 	cmp.w	r9, #0
 801401e:	9a00      	ldr	r2, [sp, #0]
 8014020:	bfcc      	ite	gt
 8014022:	464d      	movgt	r5, r9
 8014024:	2501      	movle	r5, #1
 8014026:	4415      	add	r5, r2
 8014028:	f04f 0800 	mov.w	r8, #0
 801402c:	4659      	mov	r1, fp
 801402e:	2201      	movs	r2, #1
 8014030:	4620      	mov	r0, r4
 8014032:	9301      	str	r3, [sp, #4]
 8014034:	f000 fba6 	bl	8014784 <__lshift>
 8014038:	4631      	mov	r1, r6
 801403a:	4683      	mov	fp, r0
 801403c:	f000 fc0e 	bl	801485c <__mcmp>
 8014040:	2800      	cmp	r0, #0
 8014042:	dcb2      	bgt.n	8013faa <_dtoa_r+0xac2>
 8014044:	d102      	bne.n	801404c <_dtoa_r+0xb64>
 8014046:	9b01      	ldr	r3, [sp, #4]
 8014048:	07db      	lsls	r3, r3, #31
 801404a:	d4ae      	bmi.n	8013faa <_dtoa_r+0xac2>
 801404c:	462b      	mov	r3, r5
 801404e:	461d      	mov	r5, r3
 8014050:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014054:	2a30      	cmp	r2, #48	; 0x30
 8014056:	d0fa      	beq.n	801404e <_dtoa_r+0xb66>
 8014058:	e6f7      	b.n	8013e4a <_dtoa_r+0x962>
 801405a:	9a00      	ldr	r2, [sp, #0]
 801405c:	429a      	cmp	r2, r3
 801405e:	d1a5      	bne.n	8013fac <_dtoa_r+0xac4>
 8014060:	f10a 0a01 	add.w	sl, sl, #1
 8014064:	2331      	movs	r3, #49	; 0x31
 8014066:	e779      	b.n	8013f5c <_dtoa_r+0xa74>
 8014068:	4b13      	ldr	r3, [pc, #76]	; (80140b8 <_dtoa_r+0xbd0>)
 801406a:	f7ff baaf 	b.w	80135cc <_dtoa_r+0xe4>
 801406e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014070:	2b00      	cmp	r3, #0
 8014072:	f47f aa86 	bne.w	8013582 <_dtoa_r+0x9a>
 8014076:	4b11      	ldr	r3, [pc, #68]	; (80140bc <_dtoa_r+0xbd4>)
 8014078:	f7ff baa8 	b.w	80135cc <_dtoa_r+0xe4>
 801407c:	f1b9 0f00 	cmp.w	r9, #0
 8014080:	dc03      	bgt.n	801408a <_dtoa_r+0xba2>
 8014082:	9b05      	ldr	r3, [sp, #20]
 8014084:	2b02      	cmp	r3, #2
 8014086:	f73f aec9 	bgt.w	8013e1c <_dtoa_r+0x934>
 801408a:	9d00      	ldr	r5, [sp, #0]
 801408c:	4631      	mov	r1, r6
 801408e:	4658      	mov	r0, fp
 8014090:	f7ff f99c 	bl	80133cc <quorem>
 8014094:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8014098:	f805 3b01 	strb.w	r3, [r5], #1
 801409c:	9a00      	ldr	r2, [sp, #0]
 801409e:	1aaa      	subs	r2, r5, r2
 80140a0:	4591      	cmp	r9, r2
 80140a2:	ddba      	ble.n	801401a <_dtoa_r+0xb32>
 80140a4:	4659      	mov	r1, fp
 80140a6:	2300      	movs	r3, #0
 80140a8:	220a      	movs	r2, #10
 80140aa:	4620      	mov	r0, r4
 80140ac:	f000 f9ba 	bl	8014424 <__multadd>
 80140b0:	4683      	mov	fp, r0
 80140b2:	e7eb      	b.n	801408c <_dtoa_r+0xba4>
 80140b4:	080161b3 	.word	0x080161b3
 80140b8:	0801610c 	.word	0x0801610c
 80140bc:	08016130 	.word	0x08016130

080140c0 <__sflush_r>:
 80140c0:	898a      	ldrh	r2, [r1, #12]
 80140c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140c6:	4605      	mov	r5, r0
 80140c8:	0710      	lsls	r0, r2, #28
 80140ca:	460c      	mov	r4, r1
 80140cc:	d458      	bmi.n	8014180 <__sflush_r+0xc0>
 80140ce:	684b      	ldr	r3, [r1, #4]
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	dc05      	bgt.n	80140e0 <__sflush_r+0x20>
 80140d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	dc02      	bgt.n	80140e0 <__sflush_r+0x20>
 80140da:	2000      	movs	r0, #0
 80140dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80140e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80140e2:	2e00      	cmp	r6, #0
 80140e4:	d0f9      	beq.n	80140da <__sflush_r+0x1a>
 80140e6:	2300      	movs	r3, #0
 80140e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80140ec:	682f      	ldr	r7, [r5, #0]
 80140ee:	602b      	str	r3, [r5, #0]
 80140f0:	d032      	beq.n	8014158 <__sflush_r+0x98>
 80140f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80140f4:	89a3      	ldrh	r3, [r4, #12]
 80140f6:	075a      	lsls	r2, r3, #29
 80140f8:	d505      	bpl.n	8014106 <__sflush_r+0x46>
 80140fa:	6863      	ldr	r3, [r4, #4]
 80140fc:	1ac0      	subs	r0, r0, r3
 80140fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014100:	b10b      	cbz	r3, 8014106 <__sflush_r+0x46>
 8014102:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014104:	1ac0      	subs	r0, r0, r3
 8014106:	2300      	movs	r3, #0
 8014108:	4602      	mov	r2, r0
 801410a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801410c:	6a21      	ldr	r1, [r4, #32]
 801410e:	4628      	mov	r0, r5
 8014110:	47b0      	blx	r6
 8014112:	1c43      	adds	r3, r0, #1
 8014114:	89a3      	ldrh	r3, [r4, #12]
 8014116:	d106      	bne.n	8014126 <__sflush_r+0x66>
 8014118:	6829      	ldr	r1, [r5, #0]
 801411a:	291d      	cmp	r1, #29
 801411c:	d82c      	bhi.n	8014178 <__sflush_r+0xb8>
 801411e:	4a2a      	ldr	r2, [pc, #168]	; (80141c8 <__sflush_r+0x108>)
 8014120:	40ca      	lsrs	r2, r1
 8014122:	07d6      	lsls	r6, r2, #31
 8014124:	d528      	bpl.n	8014178 <__sflush_r+0xb8>
 8014126:	2200      	movs	r2, #0
 8014128:	6062      	str	r2, [r4, #4]
 801412a:	04d9      	lsls	r1, r3, #19
 801412c:	6922      	ldr	r2, [r4, #16]
 801412e:	6022      	str	r2, [r4, #0]
 8014130:	d504      	bpl.n	801413c <__sflush_r+0x7c>
 8014132:	1c42      	adds	r2, r0, #1
 8014134:	d101      	bne.n	801413a <__sflush_r+0x7a>
 8014136:	682b      	ldr	r3, [r5, #0]
 8014138:	b903      	cbnz	r3, 801413c <__sflush_r+0x7c>
 801413a:	6560      	str	r0, [r4, #84]	; 0x54
 801413c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801413e:	602f      	str	r7, [r5, #0]
 8014140:	2900      	cmp	r1, #0
 8014142:	d0ca      	beq.n	80140da <__sflush_r+0x1a>
 8014144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014148:	4299      	cmp	r1, r3
 801414a:	d002      	beq.n	8014152 <__sflush_r+0x92>
 801414c:	4628      	mov	r0, r5
 801414e:	f000 fc95 	bl	8014a7c <_free_r>
 8014152:	2000      	movs	r0, #0
 8014154:	6360      	str	r0, [r4, #52]	; 0x34
 8014156:	e7c1      	b.n	80140dc <__sflush_r+0x1c>
 8014158:	6a21      	ldr	r1, [r4, #32]
 801415a:	2301      	movs	r3, #1
 801415c:	4628      	mov	r0, r5
 801415e:	47b0      	blx	r6
 8014160:	1c41      	adds	r1, r0, #1
 8014162:	d1c7      	bne.n	80140f4 <__sflush_r+0x34>
 8014164:	682b      	ldr	r3, [r5, #0]
 8014166:	2b00      	cmp	r3, #0
 8014168:	d0c4      	beq.n	80140f4 <__sflush_r+0x34>
 801416a:	2b1d      	cmp	r3, #29
 801416c:	d001      	beq.n	8014172 <__sflush_r+0xb2>
 801416e:	2b16      	cmp	r3, #22
 8014170:	d101      	bne.n	8014176 <__sflush_r+0xb6>
 8014172:	602f      	str	r7, [r5, #0]
 8014174:	e7b1      	b.n	80140da <__sflush_r+0x1a>
 8014176:	89a3      	ldrh	r3, [r4, #12]
 8014178:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801417c:	81a3      	strh	r3, [r4, #12]
 801417e:	e7ad      	b.n	80140dc <__sflush_r+0x1c>
 8014180:	690f      	ldr	r7, [r1, #16]
 8014182:	2f00      	cmp	r7, #0
 8014184:	d0a9      	beq.n	80140da <__sflush_r+0x1a>
 8014186:	0793      	lsls	r3, r2, #30
 8014188:	680e      	ldr	r6, [r1, #0]
 801418a:	bf08      	it	eq
 801418c:	694b      	ldreq	r3, [r1, #20]
 801418e:	600f      	str	r7, [r1, #0]
 8014190:	bf18      	it	ne
 8014192:	2300      	movne	r3, #0
 8014194:	eba6 0807 	sub.w	r8, r6, r7
 8014198:	608b      	str	r3, [r1, #8]
 801419a:	f1b8 0f00 	cmp.w	r8, #0
 801419e:	dd9c      	ble.n	80140da <__sflush_r+0x1a>
 80141a0:	6a21      	ldr	r1, [r4, #32]
 80141a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80141a4:	4643      	mov	r3, r8
 80141a6:	463a      	mov	r2, r7
 80141a8:	4628      	mov	r0, r5
 80141aa:	47b0      	blx	r6
 80141ac:	2800      	cmp	r0, #0
 80141ae:	dc06      	bgt.n	80141be <__sflush_r+0xfe>
 80141b0:	89a3      	ldrh	r3, [r4, #12]
 80141b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80141b6:	81a3      	strh	r3, [r4, #12]
 80141b8:	f04f 30ff 	mov.w	r0, #4294967295
 80141bc:	e78e      	b.n	80140dc <__sflush_r+0x1c>
 80141be:	4407      	add	r7, r0
 80141c0:	eba8 0800 	sub.w	r8, r8, r0
 80141c4:	e7e9      	b.n	801419a <__sflush_r+0xda>
 80141c6:	bf00      	nop
 80141c8:	20400001 	.word	0x20400001

080141cc <_fflush_r>:
 80141cc:	b538      	push	{r3, r4, r5, lr}
 80141ce:	690b      	ldr	r3, [r1, #16]
 80141d0:	4605      	mov	r5, r0
 80141d2:	460c      	mov	r4, r1
 80141d4:	b913      	cbnz	r3, 80141dc <_fflush_r+0x10>
 80141d6:	2500      	movs	r5, #0
 80141d8:	4628      	mov	r0, r5
 80141da:	bd38      	pop	{r3, r4, r5, pc}
 80141dc:	b118      	cbz	r0, 80141e6 <_fflush_r+0x1a>
 80141de:	6983      	ldr	r3, [r0, #24]
 80141e0:	b90b      	cbnz	r3, 80141e6 <_fflush_r+0x1a>
 80141e2:	f7fe f8e9 	bl	80123b8 <__sinit>
 80141e6:	4b14      	ldr	r3, [pc, #80]	; (8014238 <_fflush_r+0x6c>)
 80141e8:	429c      	cmp	r4, r3
 80141ea:	d11b      	bne.n	8014224 <_fflush_r+0x58>
 80141ec:	686c      	ldr	r4, [r5, #4]
 80141ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d0ef      	beq.n	80141d6 <_fflush_r+0xa>
 80141f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80141f8:	07d0      	lsls	r0, r2, #31
 80141fa:	d404      	bmi.n	8014206 <_fflush_r+0x3a>
 80141fc:	0599      	lsls	r1, r3, #22
 80141fe:	d402      	bmi.n	8014206 <_fflush_r+0x3a>
 8014200:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014202:	f7fe f99c 	bl	801253e <__retarget_lock_acquire_recursive>
 8014206:	4628      	mov	r0, r5
 8014208:	4621      	mov	r1, r4
 801420a:	f7ff ff59 	bl	80140c0 <__sflush_r>
 801420e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014210:	07da      	lsls	r2, r3, #31
 8014212:	4605      	mov	r5, r0
 8014214:	d4e0      	bmi.n	80141d8 <_fflush_r+0xc>
 8014216:	89a3      	ldrh	r3, [r4, #12]
 8014218:	059b      	lsls	r3, r3, #22
 801421a:	d4dd      	bmi.n	80141d8 <_fflush_r+0xc>
 801421c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801421e:	f7fe f98f 	bl	8012540 <__retarget_lock_release_recursive>
 8014222:	e7d9      	b.n	80141d8 <_fflush_r+0xc>
 8014224:	4b05      	ldr	r3, [pc, #20]	; (801423c <_fflush_r+0x70>)
 8014226:	429c      	cmp	r4, r3
 8014228:	d101      	bne.n	801422e <_fflush_r+0x62>
 801422a:	68ac      	ldr	r4, [r5, #8]
 801422c:	e7df      	b.n	80141ee <_fflush_r+0x22>
 801422e:	4b04      	ldr	r3, [pc, #16]	; (8014240 <_fflush_r+0x74>)
 8014230:	429c      	cmp	r4, r3
 8014232:	bf08      	it	eq
 8014234:	68ec      	ldreq	r4, [r5, #12]
 8014236:	e7da      	b.n	80141ee <_fflush_r+0x22>
 8014238:	080160b8 	.word	0x080160b8
 801423c:	080160d8 	.word	0x080160d8
 8014240:	08016098 	.word	0x08016098

08014244 <_localeconv_r>:
 8014244:	4800      	ldr	r0, [pc, #0]	; (8014248 <_localeconv_r+0x4>)
 8014246:	4770      	bx	lr
 8014248:	2000070c 	.word	0x2000070c

0801424c <_lseek_r>:
 801424c:	b538      	push	{r3, r4, r5, lr}
 801424e:	4d07      	ldr	r5, [pc, #28]	; (801426c <_lseek_r+0x20>)
 8014250:	4604      	mov	r4, r0
 8014252:	4608      	mov	r0, r1
 8014254:	4611      	mov	r1, r2
 8014256:	2200      	movs	r2, #0
 8014258:	602a      	str	r2, [r5, #0]
 801425a:	461a      	mov	r2, r3
 801425c:	f7ed fee8 	bl	8002030 <_lseek>
 8014260:	1c43      	adds	r3, r0, #1
 8014262:	d102      	bne.n	801426a <_lseek_r+0x1e>
 8014264:	682b      	ldr	r3, [r5, #0]
 8014266:	b103      	cbz	r3, 801426a <_lseek_r+0x1e>
 8014268:	6023      	str	r3, [r4, #0]
 801426a:	bd38      	pop	{r3, r4, r5, pc}
 801426c:	20010e5c 	.word	0x20010e5c

08014270 <__swhatbuf_r>:
 8014270:	b570      	push	{r4, r5, r6, lr}
 8014272:	460e      	mov	r6, r1
 8014274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014278:	2900      	cmp	r1, #0
 801427a:	b096      	sub	sp, #88	; 0x58
 801427c:	4614      	mov	r4, r2
 801427e:	461d      	mov	r5, r3
 8014280:	da07      	bge.n	8014292 <__swhatbuf_r+0x22>
 8014282:	2300      	movs	r3, #0
 8014284:	602b      	str	r3, [r5, #0]
 8014286:	89b3      	ldrh	r3, [r6, #12]
 8014288:	061a      	lsls	r2, r3, #24
 801428a:	d410      	bmi.n	80142ae <__swhatbuf_r+0x3e>
 801428c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014290:	e00e      	b.n	80142b0 <__swhatbuf_r+0x40>
 8014292:	466a      	mov	r2, sp
 8014294:	f000 ff3a 	bl	801510c <_fstat_r>
 8014298:	2800      	cmp	r0, #0
 801429a:	dbf2      	blt.n	8014282 <__swhatbuf_r+0x12>
 801429c:	9a01      	ldr	r2, [sp, #4]
 801429e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80142a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80142a6:	425a      	negs	r2, r3
 80142a8:	415a      	adcs	r2, r3
 80142aa:	602a      	str	r2, [r5, #0]
 80142ac:	e7ee      	b.n	801428c <__swhatbuf_r+0x1c>
 80142ae:	2340      	movs	r3, #64	; 0x40
 80142b0:	2000      	movs	r0, #0
 80142b2:	6023      	str	r3, [r4, #0]
 80142b4:	b016      	add	sp, #88	; 0x58
 80142b6:	bd70      	pop	{r4, r5, r6, pc}

080142b8 <__smakebuf_r>:
 80142b8:	898b      	ldrh	r3, [r1, #12]
 80142ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80142bc:	079d      	lsls	r5, r3, #30
 80142be:	4606      	mov	r6, r0
 80142c0:	460c      	mov	r4, r1
 80142c2:	d507      	bpl.n	80142d4 <__smakebuf_r+0x1c>
 80142c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80142c8:	6023      	str	r3, [r4, #0]
 80142ca:	6123      	str	r3, [r4, #16]
 80142cc:	2301      	movs	r3, #1
 80142ce:	6163      	str	r3, [r4, #20]
 80142d0:	b002      	add	sp, #8
 80142d2:	bd70      	pop	{r4, r5, r6, pc}
 80142d4:	ab01      	add	r3, sp, #4
 80142d6:	466a      	mov	r2, sp
 80142d8:	f7ff ffca 	bl	8014270 <__swhatbuf_r>
 80142dc:	9900      	ldr	r1, [sp, #0]
 80142de:	4605      	mov	r5, r0
 80142e0:	4630      	mov	r0, r6
 80142e2:	f7fe f945 	bl	8012570 <_malloc_r>
 80142e6:	b948      	cbnz	r0, 80142fc <__smakebuf_r+0x44>
 80142e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80142ec:	059a      	lsls	r2, r3, #22
 80142ee:	d4ef      	bmi.n	80142d0 <__smakebuf_r+0x18>
 80142f0:	f023 0303 	bic.w	r3, r3, #3
 80142f4:	f043 0302 	orr.w	r3, r3, #2
 80142f8:	81a3      	strh	r3, [r4, #12]
 80142fa:	e7e3      	b.n	80142c4 <__smakebuf_r+0xc>
 80142fc:	4b0d      	ldr	r3, [pc, #52]	; (8014334 <__smakebuf_r+0x7c>)
 80142fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8014300:	89a3      	ldrh	r3, [r4, #12]
 8014302:	6020      	str	r0, [r4, #0]
 8014304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014308:	81a3      	strh	r3, [r4, #12]
 801430a:	9b00      	ldr	r3, [sp, #0]
 801430c:	6163      	str	r3, [r4, #20]
 801430e:	9b01      	ldr	r3, [sp, #4]
 8014310:	6120      	str	r0, [r4, #16]
 8014312:	b15b      	cbz	r3, 801432c <__smakebuf_r+0x74>
 8014314:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014318:	4630      	mov	r0, r6
 801431a:	f000 ff09 	bl	8015130 <_isatty_r>
 801431e:	b128      	cbz	r0, 801432c <__smakebuf_r+0x74>
 8014320:	89a3      	ldrh	r3, [r4, #12]
 8014322:	f023 0303 	bic.w	r3, r3, #3
 8014326:	f043 0301 	orr.w	r3, r3, #1
 801432a:	81a3      	strh	r3, [r4, #12]
 801432c:	89a0      	ldrh	r0, [r4, #12]
 801432e:	4305      	orrs	r5, r0
 8014330:	81a5      	strh	r5, [r4, #12]
 8014332:	e7cd      	b.n	80142d0 <__smakebuf_r+0x18>
 8014334:	08012351 	.word	0x08012351

08014338 <malloc>:
 8014338:	4b02      	ldr	r3, [pc, #8]	; (8014344 <malloc+0xc>)
 801433a:	4601      	mov	r1, r0
 801433c:	6818      	ldr	r0, [r3, #0]
 801433e:	f7fe b917 	b.w	8012570 <_malloc_r>
 8014342:	bf00      	nop
 8014344:	200005b8 	.word	0x200005b8

08014348 <__malloc_lock>:
 8014348:	4801      	ldr	r0, [pc, #4]	; (8014350 <__malloc_lock+0x8>)
 801434a:	f7fe b8f8 	b.w	801253e <__retarget_lock_acquire_recursive>
 801434e:	bf00      	nop
 8014350:	20010e54 	.word	0x20010e54

08014354 <__malloc_unlock>:
 8014354:	4801      	ldr	r0, [pc, #4]	; (801435c <__malloc_unlock+0x8>)
 8014356:	f7fe b8f3 	b.w	8012540 <__retarget_lock_release_recursive>
 801435a:	bf00      	nop
 801435c:	20010e54 	.word	0x20010e54

08014360 <_Balloc>:
 8014360:	b570      	push	{r4, r5, r6, lr}
 8014362:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014364:	4604      	mov	r4, r0
 8014366:	460d      	mov	r5, r1
 8014368:	b976      	cbnz	r6, 8014388 <_Balloc+0x28>
 801436a:	2010      	movs	r0, #16
 801436c:	f7ff ffe4 	bl	8014338 <malloc>
 8014370:	4602      	mov	r2, r0
 8014372:	6260      	str	r0, [r4, #36]	; 0x24
 8014374:	b920      	cbnz	r0, 8014380 <_Balloc+0x20>
 8014376:	4b18      	ldr	r3, [pc, #96]	; (80143d8 <_Balloc+0x78>)
 8014378:	4818      	ldr	r0, [pc, #96]	; (80143dc <_Balloc+0x7c>)
 801437a:	2166      	movs	r1, #102	; 0x66
 801437c:	f000 fe96 	bl	80150ac <__assert_func>
 8014380:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014384:	6006      	str	r6, [r0, #0]
 8014386:	60c6      	str	r6, [r0, #12]
 8014388:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801438a:	68f3      	ldr	r3, [r6, #12]
 801438c:	b183      	cbz	r3, 80143b0 <_Balloc+0x50>
 801438e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014390:	68db      	ldr	r3, [r3, #12]
 8014392:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014396:	b9b8      	cbnz	r0, 80143c8 <_Balloc+0x68>
 8014398:	2101      	movs	r1, #1
 801439a:	fa01 f605 	lsl.w	r6, r1, r5
 801439e:	1d72      	adds	r2, r6, #5
 80143a0:	0092      	lsls	r2, r2, #2
 80143a2:	4620      	mov	r0, r4
 80143a4:	f000 fb5a 	bl	8014a5c <_calloc_r>
 80143a8:	b160      	cbz	r0, 80143c4 <_Balloc+0x64>
 80143aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80143ae:	e00e      	b.n	80143ce <_Balloc+0x6e>
 80143b0:	2221      	movs	r2, #33	; 0x21
 80143b2:	2104      	movs	r1, #4
 80143b4:	4620      	mov	r0, r4
 80143b6:	f000 fb51 	bl	8014a5c <_calloc_r>
 80143ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80143bc:	60f0      	str	r0, [r6, #12]
 80143be:	68db      	ldr	r3, [r3, #12]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d1e4      	bne.n	801438e <_Balloc+0x2e>
 80143c4:	2000      	movs	r0, #0
 80143c6:	bd70      	pop	{r4, r5, r6, pc}
 80143c8:	6802      	ldr	r2, [r0, #0]
 80143ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80143ce:	2300      	movs	r3, #0
 80143d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80143d4:	e7f7      	b.n	80143c6 <_Balloc+0x66>
 80143d6:	bf00      	nop
 80143d8:	0801613d 	.word	0x0801613d
 80143dc:	080161c4 	.word	0x080161c4

080143e0 <_Bfree>:
 80143e0:	b570      	push	{r4, r5, r6, lr}
 80143e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80143e4:	4605      	mov	r5, r0
 80143e6:	460c      	mov	r4, r1
 80143e8:	b976      	cbnz	r6, 8014408 <_Bfree+0x28>
 80143ea:	2010      	movs	r0, #16
 80143ec:	f7ff ffa4 	bl	8014338 <malloc>
 80143f0:	4602      	mov	r2, r0
 80143f2:	6268      	str	r0, [r5, #36]	; 0x24
 80143f4:	b920      	cbnz	r0, 8014400 <_Bfree+0x20>
 80143f6:	4b09      	ldr	r3, [pc, #36]	; (801441c <_Bfree+0x3c>)
 80143f8:	4809      	ldr	r0, [pc, #36]	; (8014420 <_Bfree+0x40>)
 80143fa:	218a      	movs	r1, #138	; 0x8a
 80143fc:	f000 fe56 	bl	80150ac <__assert_func>
 8014400:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014404:	6006      	str	r6, [r0, #0]
 8014406:	60c6      	str	r6, [r0, #12]
 8014408:	b13c      	cbz	r4, 801441a <_Bfree+0x3a>
 801440a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801440c:	6862      	ldr	r2, [r4, #4]
 801440e:	68db      	ldr	r3, [r3, #12]
 8014410:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014414:	6021      	str	r1, [r4, #0]
 8014416:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801441a:	bd70      	pop	{r4, r5, r6, pc}
 801441c:	0801613d 	.word	0x0801613d
 8014420:	080161c4 	.word	0x080161c4

08014424 <__multadd>:
 8014424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014428:	690e      	ldr	r6, [r1, #16]
 801442a:	4607      	mov	r7, r0
 801442c:	4698      	mov	r8, r3
 801442e:	460c      	mov	r4, r1
 8014430:	f101 0014 	add.w	r0, r1, #20
 8014434:	2300      	movs	r3, #0
 8014436:	6805      	ldr	r5, [r0, #0]
 8014438:	b2a9      	uxth	r1, r5
 801443a:	fb02 8101 	mla	r1, r2, r1, r8
 801443e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8014442:	0c2d      	lsrs	r5, r5, #16
 8014444:	fb02 c505 	mla	r5, r2, r5, ip
 8014448:	b289      	uxth	r1, r1
 801444a:	3301      	adds	r3, #1
 801444c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8014450:	429e      	cmp	r6, r3
 8014452:	f840 1b04 	str.w	r1, [r0], #4
 8014456:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801445a:	dcec      	bgt.n	8014436 <__multadd+0x12>
 801445c:	f1b8 0f00 	cmp.w	r8, #0
 8014460:	d022      	beq.n	80144a8 <__multadd+0x84>
 8014462:	68a3      	ldr	r3, [r4, #8]
 8014464:	42b3      	cmp	r3, r6
 8014466:	dc19      	bgt.n	801449c <__multadd+0x78>
 8014468:	6861      	ldr	r1, [r4, #4]
 801446a:	4638      	mov	r0, r7
 801446c:	3101      	adds	r1, #1
 801446e:	f7ff ff77 	bl	8014360 <_Balloc>
 8014472:	4605      	mov	r5, r0
 8014474:	b928      	cbnz	r0, 8014482 <__multadd+0x5e>
 8014476:	4602      	mov	r2, r0
 8014478:	4b0d      	ldr	r3, [pc, #52]	; (80144b0 <__multadd+0x8c>)
 801447a:	480e      	ldr	r0, [pc, #56]	; (80144b4 <__multadd+0x90>)
 801447c:	21b5      	movs	r1, #181	; 0xb5
 801447e:	f000 fe15 	bl	80150ac <__assert_func>
 8014482:	6922      	ldr	r2, [r4, #16]
 8014484:	3202      	adds	r2, #2
 8014486:	f104 010c 	add.w	r1, r4, #12
 801448a:	0092      	lsls	r2, r2, #2
 801448c:	300c      	adds	r0, #12
 801448e:	f7fe f858 	bl	8012542 <memcpy>
 8014492:	4621      	mov	r1, r4
 8014494:	4638      	mov	r0, r7
 8014496:	f7ff ffa3 	bl	80143e0 <_Bfree>
 801449a:	462c      	mov	r4, r5
 801449c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80144a0:	3601      	adds	r6, #1
 80144a2:	f8c3 8014 	str.w	r8, [r3, #20]
 80144a6:	6126      	str	r6, [r4, #16]
 80144a8:	4620      	mov	r0, r4
 80144aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80144ae:	bf00      	nop
 80144b0:	080161b3 	.word	0x080161b3
 80144b4:	080161c4 	.word	0x080161c4

080144b8 <__hi0bits>:
 80144b8:	0c03      	lsrs	r3, r0, #16
 80144ba:	041b      	lsls	r3, r3, #16
 80144bc:	b9d3      	cbnz	r3, 80144f4 <__hi0bits+0x3c>
 80144be:	0400      	lsls	r0, r0, #16
 80144c0:	2310      	movs	r3, #16
 80144c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80144c6:	bf04      	itt	eq
 80144c8:	0200      	lsleq	r0, r0, #8
 80144ca:	3308      	addeq	r3, #8
 80144cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80144d0:	bf04      	itt	eq
 80144d2:	0100      	lsleq	r0, r0, #4
 80144d4:	3304      	addeq	r3, #4
 80144d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80144da:	bf04      	itt	eq
 80144dc:	0080      	lsleq	r0, r0, #2
 80144de:	3302      	addeq	r3, #2
 80144e0:	2800      	cmp	r0, #0
 80144e2:	db05      	blt.n	80144f0 <__hi0bits+0x38>
 80144e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80144e8:	f103 0301 	add.w	r3, r3, #1
 80144ec:	bf08      	it	eq
 80144ee:	2320      	moveq	r3, #32
 80144f0:	4618      	mov	r0, r3
 80144f2:	4770      	bx	lr
 80144f4:	2300      	movs	r3, #0
 80144f6:	e7e4      	b.n	80144c2 <__hi0bits+0xa>

080144f8 <__lo0bits>:
 80144f8:	6803      	ldr	r3, [r0, #0]
 80144fa:	f013 0207 	ands.w	r2, r3, #7
 80144fe:	4601      	mov	r1, r0
 8014500:	d00b      	beq.n	801451a <__lo0bits+0x22>
 8014502:	07da      	lsls	r2, r3, #31
 8014504:	d424      	bmi.n	8014550 <__lo0bits+0x58>
 8014506:	0798      	lsls	r0, r3, #30
 8014508:	bf49      	itett	mi
 801450a:	085b      	lsrmi	r3, r3, #1
 801450c:	089b      	lsrpl	r3, r3, #2
 801450e:	2001      	movmi	r0, #1
 8014510:	600b      	strmi	r3, [r1, #0]
 8014512:	bf5c      	itt	pl
 8014514:	600b      	strpl	r3, [r1, #0]
 8014516:	2002      	movpl	r0, #2
 8014518:	4770      	bx	lr
 801451a:	b298      	uxth	r0, r3
 801451c:	b9b0      	cbnz	r0, 801454c <__lo0bits+0x54>
 801451e:	0c1b      	lsrs	r3, r3, #16
 8014520:	2010      	movs	r0, #16
 8014522:	f013 0fff 	tst.w	r3, #255	; 0xff
 8014526:	bf04      	itt	eq
 8014528:	0a1b      	lsreq	r3, r3, #8
 801452a:	3008      	addeq	r0, #8
 801452c:	071a      	lsls	r2, r3, #28
 801452e:	bf04      	itt	eq
 8014530:	091b      	lsreq	r3, r3, #4
 8014532:	3004      	addeq	r0, #4
 8014534:	079a      	lsls	r2, r3, #30
 8014536:	bf04      	itt	eq
 8014538:	089b      	lsreq	r3, r3, #2
 801453a:	3002      	addeq	r0, #2
 801453c:	07da      	lsls	r2, r3, #31
 801453e:	d403      	bmi.n	8014548 <__lo0bits+0x50>
 8014540:	085b      	lsrs	r3, r3, #1
 8014542:	f100 0001 	add.w	r0, r0, #1
 8014546:	d005      	beq.n	8014554 <__lo0bits+0x5c>
 8014548:	600b      	str	r3, [r1, #0]
 801454a:	4770      	bx	lr
 801454c:	4610      	mov	r0, r2
 801454e:	e7e8      	b.n	8014522 <__lo0bits+0x2a>
 8014550:	2000      	movs	r0, #0
 8014552:	4770      	bx	lr
 8014554:	2020      	movs	r0, #32
 8014556:	4770      	bx	lr

08014558 <__i2b>:
 8014558:	b510      	push	{r4, lr}
 801455a:	460c      	mov	r4, r1
 801455c:	2101      	movs	r1, #1
 801455e:	f7ff feff 	bl	8014360 <_Balloc>
 8014562:	4602      	mov	r2, r0
 8014564:	b928      	cbnz	r0, 8014572 <__i2b+0x1a>
 8014566:	4b05      	ldr	r3, [pc, #20]	; (801457c <__i2b+0x24>)
 8014568:	4805      	ldr	r0, [pc, #20]	; (8014580 <__i2b+0x28>)
 801456a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801456e:	f000 fd9d 	bl	80150ac <__assert_func>
 8014572:	2301      	movs	r3, #1
 8014574:	6144      	str	r4, [r0, #20]
 8014576:	6103      	str	r3, [r0, #16]
 8014578:	bd10      	pop	{r4, pc}
 801457a:	bf00      	nop
 801457c:	080161b3 	.word	0x080161b3
 8014580:	080161c4 	.word	0x080161c4

08014584 <__multiply>:
 8014584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014588:	4614      	mov	r4, r2
 801458a:	690a      	ldr	r2, [r1, #16]
 801458c:	6923      	ldr	r3, [r4, #16]
 801458e:	429a      	cmp	r2, r3
 8014590:	bfb8      	it	lt
 8014592:	460b      	movlt	r3, r1
 8014594:	460d      	mov	r5, r1
 8014596:	bfbc      	itt	lt
 8014598:	4625      	movlt	r5, r4
 801459a:	461c      	movlt	r4, r3
 801459c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80145a0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80145a4:	68ab      	ldr	r3, [r5, #8]
 80145a6:	6869      	ldr	r1, [r5, #4]
 80145a8:	eb0a 0709 	add.w	r7, sl, r9
 80145ac:	42bb      	cmp	r3, r7
 80145ae:	b085      	sub	sp, #20
 80145b0:	bfb8      	it	lt
 80145b2:	3101      	addlt	r1, #1
 80145b4:	f7ff fed4 	bl	8014360 <_Balloc>
 80145b8:	b930      	cbnz	r0, 80145c8 <__multiply+0x44>
 80145ba:	4602      	mov	r2, r0
 80145bc:	4b42      	ldr	r3, [pc, #264]	; (80146c8 <__multiply+0x144>)
 80145be:	4843      	ldr	r0, [pc, #268]	; (80146cc <__multiply+0x148>)
 80145c0:	f240 115d 	movw	r1, #349	; 0x15d
 80145c4:	f000 fd72 	bl	80150ac <__assert_func>
 80145c8:	f100 0614 	add.w	r6, r0, #20
 80145cc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80145d0:	4633      	mov	r3, r6
 80145d2:	2200      	movs	r2, #0
 80145d4:	4543      	cmp	r3, r8
 80145d6:	d31e      	bcc.n	8014616 <__multiply+0x92>
 80145d8:	f105 0c14 	add.w	ip, r5, #20
 80145dc:	f104 0314 	add.w	r3, r4, #20
 80145e0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80145e4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80145e8:	9202      	str	r2, [sp, #8]
 80145ea:	ebac 0205 	sub.w	r2, ip, r5
 80145ee:	3a15      	subs	r2, #21
 80145f0:	f022 0203 	bic.w	r2, r2, #3
 80145f4:	3204      	adds	r2, #4
 80145f6:	f105 0115 	add.w	r1, r5, #21
 80145fa:	458c      	cmp	ip, r1
 80145fc:	bf38      	it	cc
 80145fe:	2204      	movcc	r2, #4
 8014600:	9201      	str	r2, [sp, #4]
 8014602:	9a02      	ldr	r2, [sp, #8]
 8014604:	9303      	str	r3, [sp, #12]
 8014606:	429a      	cmp	r2, r3
 8014608:	d808      	bhi.n	801461c <__multiply+0x98>
 801460a:	2f00      	cmp	r7, #0
 801460c:	dc55      	bgt.n	80146ba <__multiply+0x136>
 801460e:	6107      	str	r7, [r0, #16]
 8014610:	b005      	add	sp, #20
 8014612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014616:	f843 2b04 	str.w	r2, [r3], #4
 801461a:	e7db      	b.n	80145d4 <__multiply+0x50>
 801461c:	f8b3 a000 	ldrh.w	sl, [r3]
 8014620:	f1ba 0f00 	cmp.w	sl, #0
 8014624:	d020      	beq.n	8014668 <__multiply+0xe4>
 8014626:	f105 0e14 	add.w	lr, r5, #20
 801462a:	46b1      	mov	r9, r6
 801462c:	2200      	movs	r2, #0
 801462e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8014632:	f8d9 b000 	ldr.w	fp, [r9]
 8014636:	b2a1      	uxth	r1, r4
 8014638:	fa1f fb8b 	uxth.w	fp, fp
 801463c:	fb0a b101 	mla	r1, sl, r1, fp
 8014640:	4411      	add	r1, r2
 8014642:	f8d9 2000 	ldr.w	r2, [r9]
 8014646:	0c24      	lsrs	r4, r4, #16
 8014648:	0c12      	lsrs	r2, r2, #16
 801464a:	fb0a 2404 	mla	r4, sl, r4, r2
 801464e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8014652:	b289      	uxth	r1, r1
 8014654:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8014658:	45f4      	cmp	ip, lr
 801465a:	f849 1b04 	str.w	r1, [r9], #4
 801465e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8014662:	d8e4      	bhi.n	801462e <__multiply+0xaa>
 8014664:	9901      	ldr	r1, [sp, #4]
 8014666:	5072      	str	r2, [r6, r1]
 8014668:	9a03      	ldr	r2, [sp, #12]
 801466a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801466e:	3304      	adds	r3, #4
 8014670:	f1b9 0f00 	cmp.w	r9, #0
 8014674:	d01f      	beq.n	80146b6 <__multiply+0x132>
 8014676:	6834      	ldr	r4, [r6, #0]
 8014678:	f105 0114 	add.w	r1, r5, #20
 801467c:	46b6      	mov	lr, r6
 801467e:	f04f 0a00 	mov.w	sl, #0
 8014682:	880a      	ldrh	r2, [r1, #0]
 8014684:	f8be b002 	ldrh.w	fp, [lr, #2]
 8014688:	fb09 b202 	mla	r2, r9, r2, fp
 801468c:	4492      	add	sl, r2
 801468e:	b2a4      	uxth	r4, r4
 8014690:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8014694:	f84e 4b04 	str.w	r4, [lr], #4
 8014698:	f851 4b04 	ldr.w	r4, [r1], #4
 801469c:	f8be 2000 	ldrh.w	r2, [lr]
 80146a0:	0c24      	lsrs	r4, r4, #16
 80146a2:	fb09 2404 	mla	r4, r9, r4, r2
 80146a6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80146aa:	458c      	cmp	ip, r1
 80146ac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80146b0:	d8e7      	bhi.n	8014682 <__multiply+0xfe>
 80146b2:	9a01      	ldr	r2, [sp, #4]
 80146b4:	50b4      	str	r4, [r6, r2]
 80146b6:	3604      	adds	r6, #4
 80146b8:	e7a3      	b.n	8014602 <__multiply+0x7e>
 80146ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d1a5      	bne.n	801460e <__multiply+0x8a>
 80146c2:	3f01      	subs	r7, #1
 80146c4:	e7a1      	b.n	801460a <__multiply+0x86>
 80146c6:	bf00      	nop
 80146c8:	080161b3 	.word	0x080161b3
 80146cc:	080161c4 	.word	0x080161c4

080146d0 <__pow5mult>:
 80146d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80146d4:	4615      	mov	r5, r2
 80146d6:	f012 0203 	ands.w	r2, r2, #3
 80146da:	4606      	mov	r6, r0
 80146dc:	460f      	mov	r7, r1
 80146de:	d007      	beq.n	80146f0 <__pow5mult+0x20>
 80146e0:	4c25      	ldr	r4, [pc, #148]	; (8014778 <__pow5mult+0xa8>)
 80146e2:	3a01      	subs	r2, #1
 80146e4:	2300      	movs	r3, #0
 80146e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80146ea:	f7ff fe9b 	bl	8014424 <__multadd>
 80146ee:	4607      	mov	r7, r0
 80146f0:	10ad      	asrs	r5, r5, #2
 80146f2:	d03d      	beq.n	8014770 <__pow5mult+0xa0>
 80146f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80146f6:	b97c      	cbnz	r4, 8014718 <__pow5mult+0x48>
 80146f8:	2010      	movs	r0, #16
 80146fa:	f7ff fe1d 	bl	8014338 <malloc>
 80146fe:	4602      	mov	r2, r0
 8014700:	6270      	str	r0, [r6, #36]	; 0x24
 8014702:	b928      	cbnz	r0, 8014710 <__pow5mult+0x40>
 8014704:	4b1d      	ldr	r3, [pc, #116]	; (801477c <__pow5mult+0xac>)
 8014706:	481e      	ldr	r0, [pc, #120]	; (8014780 <__pow5mult+0xb0>)
 8014708:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801470c:	f000 fcce 	bl	80150ac <__assert_func>
 8014710:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014714:	6004      	str	r4, [r0, #0]
 8014716:	60c4      	str	r4, [r0, #12]
 8014718:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801471c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014720:	b94c      	cbnz	r4, 8014736 <__pow5mult+0x66>
 8014722:	f240 2171 	movw	r1, #625	; 0x271
 8014726:	4630      	mov	r0, r6
 8014728:	f7ff ff16 	bl	8014558 <__i2b>
 801472c:	2300      	movs	r3, #0
 801472e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014732:	4604      	mov	r4, r0
 8014734:	6003      	str	r3, [r0, #0]
 8014736:	f04f 0900 	mov.w	r9, #0
 801473a:	07eb      	lsls	r3, r5, #31
 801473c:	d50a      	bpl.n	8014754 <__pow5mult+0x84>
 801473e:	4639      	mov	r1, r7
 8014740:	4622      	mov	r2, r4
 8014742:	4630      	mov	r0, r6
 8014744:	f7ff ff1e 	bl	8014584 <__multiply>
 8014748:	4639      	mov	r1, r7
 801474a:	4680      	mov	r8, r0
 801474c:	4630      	mov	r0, r6
 801474e:	f7ff fe47 	bl	80143e0 <_Bfree>
 8014752:	4647      	mov	r7, r8
 8014754:	106d      	asrs	r5, r5, #1
 8014756:	d00b      	beq.n	8014770 <__pow5mult+0xa0>
 8014758:	6820      	ldr	r0, [r4, #0]
 801475a:	b938      	cbnz	r0, 801476c <__pow5mult+0x9c>
 801475c:	4622      	mov	r2, r4
 801475e:	4621      	mov	r1, r4
 8014760:	4630      	mov	r0, r6
 8014762:	f7ff ff0f 	bl	8014584 <__multiply>
 8014766:	6020      	str	r0, [r4, #0]
 8014768:	f8c0 9000 	str.w	r9, [r0]
 801476c:	4604      	mov	r4, r0
 801476e:	e7e4      	b.n	801473a <__pow5mult+0x6a>
 8014770:	4638      	mov	r0, r7
 8014772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014776:	bf00      	nop
 8014778:	08016318 	.word	0x08016318
 801477c:	0801613d 	.word	0x0801613d
 8014780:	080161c4 	.word	0x080161c4

08014784 <__lshift>:
 8014784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014788:	460c      	mov	r4, r1
 801478a:	6849      	ldr	r1, [r1, #4]
 801478c:	6923      	ldr	r3, [r4, #16]
 801478e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014792:	68a3      	ldr	r3, [r4, #8]
 8014794:	4607      	mov	r7, r0
 8014796:	4691      	mov	r9, r2
 8014798:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801479c:	f108 0601 	add.w	r6, r8, #1
 80147a0:	42b3      	cmp	r3, r6
 80147a2:	db0b      	blt.n	80147bc <__lshift+0x38>
 80147a4:	4638      	mov	r0, r7
 80147a6:	f7ff fddb 	bl	8014360 <_Balloc>
 80147aa:	4605      	mov	r5, r0
 80147ac:	b948      	cbnz	r0, 80147c2 <__lshift+0x3e>
 80147ae:	4602      	mov	r2, r0
 80147b0:	4b28      	ldr	r3, [pc, #160]	; (8014854 <__lshift+0xd0>)
 80147b2:	4829      	ldr	r0, [pc, #164]	; (8014858 <__lshift+0xd4>)
 80147b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80147b8:	f000 fc78 	bl	80150ac <__assert_func>
 80147bc:	3101      	adds	r1, #1
 80147be:	005b      	lsls	r3, r3, #1
 80147c0:	e7ee      	b.n	80147a0 <__lshift+0x1c>
 80147c2:	2300      	movs	r3, #0
 80147c4:	f100 0114 	add.w	r1, r0, #20
 80147c8:	f100 0210 	add.w	r2, r0, #16
 80147cc:	4618      	mov	r0, r3
 80147ce:	4553      	cmp	r3, sl
 80147d0:	db33      	blt.n	801483a <__lshift+0xb6>
 80147d2:	6920      	ldr	r0, [r4, #16]
 80147d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80147d8:	f104 0314 	add.w	r3, r4, #20
 80147dc:	f019 091f 	ands.w	r9, r9, #31
 80147e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80147e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80147e8:	d02b      	beq.n	8014842 <__lshift+0xbe>
 80147ea:	f1c9 0e20 	rsb	lr, r9, #32
 80147ee:	468a      	mov	sl, r1
 80147f0:	2200      	movs	r2, #0
 80147f2:	6818      	ldr	r0, [r3, #0]
 80147f4:	fa00 f009 	lsl.w	r0, r0, r9
 80147f8:	4302      	orrs	r2, r0
 80147fa:	f84a 2b04 	str.w	r2, [sl], #4
 80147fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8014802:	459c      	cmp	ip, r3
 8014804:	fa22 f20e 	lsr.w	r2, r2, lr
 8014808:	d8f3      	bhi.n	80147f2 <__lshift+0x6e>
 801480a:	ebac 0304 	sub.w	r3, ip, r4
 801480e:	3b15      	subs	r3, #21
 8014810:	f023 0303 	bic.w	r3, r3, #3
 8014814:	3304      	adds	r3, #4
 8014816:	f104 0015 	add.w	r0, r4, #21
 801481a:	4584      	cmp	ip, r0
 801481c:	bf38      	it	cc
 801481e:	2304      	movcc	r3, #4
 8014820:	50ca      	str	r2, [r1, r3]
 8014822:	b10a      	cbz	r2, 8014828 <__lshift+0xa4>
 8014824:	f108 0602 	add.w	r6, r8, #2
 8014828:	3e01      	subs	r6, #1
 801482a:	4638      	mov	r0, r7
 801482c:	612e      	str	r6, [r5, #16]
 801482e:	4621      	mov	r1, r4
 8014830:	f7ff fdd6 	bl	80143e0 <_Bfree>
 8014834:	4628      	mov	r0, r5
 8014836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801483a:	f842 0f04 	str.w	r0, [r2, #4]!
 801483e:	3301      	adds	r3, #1
 8014840:	e7c5      	b.n	80147ce <__lshift+0x4a>
 8014842:	3904      	subs	r1, #4
 8014844:	f853 2b04 	ldr.w	r2, [r3], #4
 8014848:	f841 2f04 	str.w	r2, [r1, #4]!
 801484c:	459c      	cmp	ip, r3
 801484e:	d8f9      	bhi.n	8014844 <__lshift+0xc0>
 8014850:	e7ea      	b.n	8014828 <__lshift+0xa4>
 8014852:	bf00      	nop
 8014854:	080161b3 	.word	0x080161b3
 8014858:	080161c4 	.word	0x080161c4

0801485c <__mcmp>:
 801485c:	b530      	push	{r4, r5, lr}
 801485e:	6902      	ldr	r2, [r0, #16]
 8014860:	690c      	ldr	r4, [r1, #16]
 8014862:	1b12      	subs	r2, r2, r4
 8014864:	d10e      	bne.n	8014884 <__mcmp+0x28>
 8014866:	f100 0314 	add.w	r3, r0, #20
 801486a:	3114      	adds	r1, #20
 801486c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014870:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014874:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014878:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801487c:	42a5      	cmp	r5, r4
 801487e:	d003      	beq.n	8014888 <__mcmp+0x2c>
 8014880:	d305      	bcc.n	801488e <__mcmp+0x32>
 8014882:	2201      	movs	r2, #1
 8014884:	4610      	mov	r0, r2
 8014886:	bd30      	pop	{r4, r5, pc}
 8014888:	4283      	cmp	r3, r0
 801488a:	d3f3      	bcc.n	8014874 <__mcmp+0x18>
 801488c:	e7fa      	b.n	8014884 <__mcmp+0x28>
 801488e:	f04f 32ff 	mov.w	r2, #4294967295
 8014892:	e7f7      	b.n	8014884 <__mcmp+0x28>

08014894 <__mdiff>:
 8014894:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014898:	460c      	mov	r4, r1
 801489a:	4606      	mov	r6, r0
 801489c:	4611      	mov	r1, r2
 801489e:	4620      	mov	r0, r4
 80148a0:	4617      	mov	r7, r2
 80148a2:	f7ff ffdb 	bl	801485c <__mcmp>
 80148a6:	1e05      	subs	r5, r0, #0
 80148a8:	d110      	bne.n	80148cc <__mdiff+0x38>
 80148aa:	4629      	mov	r1, r5
 80148ac:	4630      	mov	r0, r6
 80148ae:	f7ff fd57 	bl	8014360 <_Balloc>
 80148b2:	b930      	cbnz	r0, 80148c2 <__mdiff+0x2e>
 80148b4:	4b39      	ldr	r3, [pc, #228]	; (801499c <__mdiff+0x108>)
 80148b6:	4602      	mov	r2, r0
 80148b8:	f240 2132 	movw	r1, #562	; 0x232
 80148bc:	4838      	ldr	r0, [pc, #224]	; (80149a0 <__mdiff+0x10c>)
 80148be:	f000 fbf5 	bl	80150ac <__assert_func>
 80148c2:	2301      	movs	r3, #1
 80148c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80148c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148cc:	bfa4      	itt	ge
 80148ce:	463b      	movge	r3, r7
 80148d0:	4627      	movge	r7, r4
 80148d2:	4630      	mov	r0, r6
 80148d4:	6879      	ldr	r1, [r7, #4]
 80148d6:	bfa6      	itte	ge
 80148d8:	461c      	movge	r4, r3
 80148da:	2500      	movge	r5, #0
 80148dc:	2501      	movlt	r5, #1
 80148de:	f7ff fd3f 	bl	8014360 <_Balloc>
 80148e2:	b920      	cbnz	r0, 80148ee <__mdiff+0x5a>
 80148e4:	4b2d      	ldr	r3, [pc, #180]	; (801499c <__mdiff+0x108>)
 80148e6:	4602      	mov	r2, r0
 80148e8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80148ec:	e7e6      	b.n	80148bc <__mdiff+0x28>
 80148ee:	693e      	ldr	r6, [r7, #16]
 80148f0:	60c5      	str	r5, [r0, #12]
 80148f2:	6925      	ldr	r5, [r4, #16]
 80148f4:	f107 0114 	add.w	r1, r7, #20
 80148f8:	f104 0914 	add.w	r9, r4, #20
 80148fc:	f100 0e14 	add.w	lr, r0, #20
 8014900:	f107 0210 	add.w	r2, r7, #16
 8014904:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8014908:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801490c:	46f2      	mov	sl, lr
 801490e:	2700      	movs	r7, #0
 8014910:	f859 3b04 	ldr.w	r3, [r9], #4
 8014914:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014918:	fa1f f883 	uxth.w	r8, r3
 801491c:	fa17 f78b 	uxtah	r7, r7, fp
 8014920:	0c1b      	lsrs	r3, r3, #16
 8014922:	eba7 0808 	sub.w	r8, r7, r8
 8014926:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801492a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801492e:	fa1f f888 	uxth.w	r8, r8
 8014932:	141f      	asrs	r7, r3, #16
 8014934:	454d      	cmp	r5, r9
 8014936:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801493a:	f84a 3b04 	str.w	r3, [sl], #4
 801493e:	d8e7      	bhi.n	8014910 <__mdiff+0x7c>
 8014940:	1b2b      	subs	r3, r5, r4
 8014942:	3b15      	subs	r3, #21
 8014944:	f023 0303 	bic.w	r3, r3, #3
 8014948:	3304      	adds	r3, #4
 801494a:	3415      	adds	r4, #21
 801494c:	42a5      	cmp	r5, r4
 801494e:	bf38      	it	cc
 8014950:	2304      	movcc	r3, #4
 8014952:	4419      	add	r1, r3
 8014954:	4473      	add	r3, lr
 8014956:	469e      	mov	lr, r3
 8014958:	460d      	mov	r5, r1
 801495a:	4565      	cmp	r5, ip
 801495c:	d30e      	bcc.n	801497c <__mdiff+0xe8>
 801495e:	f10c 0203 	add.w	r2, ip, #3
 8014962:	1a52      	subs	r2, r2, r1
 8014964:	f022 0203 	bic.w	r2, r2, #3
 8014968:	3903      	subs	r1, #3
 801496a:	458c      	cmp	ip, r1
 801496c:	bf38      	it	cc
 801496e:	2200      	movcc	r2, #0
 8014970:	441a      	add	r2, r3
 8014972:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8014976:	b17b      	cbz	r3, 8014998 <__mdiff+0x104>
 8014978:	6106      	str	r6, [r0, #16]
 801497a:	e7a5      	b.n	80148c8 <__mdiff+0x34>
 801497c:	f855 8b04 	ldr.w	r8, [r5], #4
 8014980:	fa17 f488 	uxtah	r4, r7, r8
 8014984:	1422      	asrs	r2, r4, #16
 8014986:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801498a:	b2a4      	uxth	r4, r4
 801498c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8014990:	f84e 4b04 	str.w	r4, [lr], #4
 8014994:	1417      	asrs	r7, r2, #16
 8014996:	e7e0      	b.n	801495a <__mdiff+0xc6>
 8014998:	3e01      	subs	r6, #1
 801499a:	e7ea      	b.n	8014972 <__mdiff+0xde>
 801499c:	080161b3 	.word	0x080161b3
 80149a0:	080161c4 	.word	0x080161c4

080149a4 <__d2b>:
 80149a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80149a8:	4689      	mov	r9, r1
 80149aa:	2101      	movs	r1, #1
 80149ac:	ec57 6b10 	vmov	r6, r7, d0
 80149b0:	4690      	mov	r8, r2
 80149b2:	f7ff fcd5 	bl	8014360 <_Balloc>
 80149b6:	4604      	mov	r4, r0
 80149b8:	b930      	cbnz	r0, 80149c8 <__d2b+0x24>
 80149ba:	4602      	mov	r2, r0
 80149bc:	4b25      	ldr	r3, [pc, #148]	; (8014a54 <__d2b+0xb0>)
 80149be:	4826      	ldr	r0, [pc, #152]	; (8014a58 <__d2b+0xb4>)
 80149c0:	f240 310a 	movw	r1, #778	; 0x30a
 80149c4:	f000 fb72 	bl	80150ac <__assert_func>
 80149c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80149cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80149d0:	bb35      	cbnz	r5, 8014a20 <__d2b+0x7c>
 80149d2:	2e00      	cmp	r6, #0
 80149d4:	9301      	str	r3, [sp, #4]
 80149d6:	d028      	beq.n	8014a2a <__d2b+0x86>
 80149d8:	4668      	mov	r0, sp
 80149da:	9600      	str	r6, [sp, #0]
 80149dc:	f7ff fd8c 	bl	80144f8 <__lo0bits>
 80149e0:	9900      	ldr	r1, [sp, #0]
 80149e2:	b300      	cbz	r0, 8014a26 <__d2b+0x82>
 80149e4:	9a01      	ldr	r2, [sp, #4]
 80149e6:	f1c0 0320 	rsb	r3, r0, #32
 80149ea:	fa02 f303 	lsl.w	r3, r2, r3
 80149ee:	430b      	orrs	r3, r1
 80149f0:	40c2      	lsrs	r2, r0
 80149f2:	6163      	str	r3, [r4, #20]
 80149f4:	9201      	str	r2, [sp, #4]
 80149f6:	9b01      	ldr	r3, [sp, #4]
 80149f8:	61a3      	str	r3, [r4, #24]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	bf14      	ite	ne
 80149fe:	2202      	movne	r2, #2
 8014a00:	2201      	moveq	r2, #1
 8014a02:	6122      	str	r2, [r4, #16]
 8014a04:	b1d5      	cbz	r5, 8014a3c <__d2b+0x98>
 8014a06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014a0a:	4405      	add	r5, r0
 8014a0c:	f8c9 5000 	str.w	r5, [r9]
 8014a10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014a14:	f8c8 0000 	str.w	r0, [r8]
 8014a18:	4620      	mov	r0, r4
 8014a1a:	b003      	add	sp, #12
 8014a1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014a20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014a24:	e7d5      	b.n	80149d2 <__d2b+0x2e>
 8014a26:	6161      	str	r1, [r4, #20]
 8014a28:	e7e5      	b.n	80149f6 <__d2b+0x52>
 8014a2a:	a801      	add	r0, sp, #4
 8014a2c:	f7ff fd64 	bl	80144f8 <__lo0bits>
 8014a30:	9b01      	ldr	r3, [sp, #4]
 8014a32:	6163      	str	r3, [r4, #20]
 8014a34:	2201      	movs	r2, #1
 8014a36:	6122      	str	r2, [r4, #16]
 8014a38:	3020      	adds	r0, #32
 8014a3a:	e7e3      	b.n	8014a04 <__d2b+0x60>
 8014a3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014a40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014a44:	f8c9 0000 	str.w	r0, [r9]
 8014a48:	6918      	ldr	r0, [r3, #16]
 8014a4a:	f7ff fd35 	bl	80144b8 <__hi0bits>
 8014a4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014a52:	e7df      	b.n	8014a14 <__d2b+0x70>
 8014a54:	080161b3 	.word	0x080161b3
 8014a58:	080161c4 	.word	0x080161c4

08014a5c <_calloc_r>:
 8014a5c:	b513      	push	{r0, r1, r4, lr}
 8014a5e:	434a      	muls	r2, r1
 8014a60:	4611      	mov	r1, r2
 8014a62:	9201      	str	r2, [sp, #4]
 8014a64:	f7fd fd84 	bl	8012570 <_malloc_r>
 8014a68:	4604      	mov	r4, r0
 8014a6a:	b118      	cbz	r0, 8014a74 <_calloc_r+0x18>
 8014a6c:	9a01      	ldr	r2, [sp, #4]
 8014a6e:	2100      	movs	r1, #0
 8014a70:	f7fd fd75 	bl	801255e <memset>
 8014a74:	4620      	mov	r0, r4
 8014a76:	b002      	add	sp, #8
 8014a78:	bd10      	pop	{r4, pc}
	...

08014a7c <_free_r>:
 8014a7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014a7e:	2900      	cmp	r1, #0
 8014a80:	d048      	beq.n	8014b14 <_free_r+0x98>
 8014a82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014a86:	9001      	str	r0, [sp, #4]
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	f1a1 0404 	sub.w	r4, r1, #4
 8014a8e:	bfb8      	it	lt
 8014a90:	18e4      	addlt	r4, r4, r3
 8014a92:	f7ff fc59 	bl	8014348 <__malloc_lock>
 8014a96:	4a20      	ldr	r2, [pc, #128]	; (8014b18 <_free_r+0x9c>)
 8014a98:	9801      	ldr	r0, [sp, #4]
 8014a9a:	6813      	ldr	r3, [r2, #0]
 8014a9c:	4615      	mov	r5, r2
 8014a9e:	b933      	cbnz	r3, 8014aae <_free_r+0x32>
 8014aa0:	6063      	str	r3, [r4, #4]
 8014aa2:	6014      	str	r4, [r2, #0]
 8014aa4:	b003      	add	sp, #12
 8014aa6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014aaa:	f7ff bc53 	b.w	8014354 <__malloc_unlock>
 8014aae:	42a3      	cmp	r3, r4
 8014ab0:	d90b      	bls.n	8014aca <_free_r+0x4e>
 8014ab2:	6821      	ldr	r1, [r4, #0]
 8014ab4:	1862      	adds	r2, r4, r1
 8014ab6:	4293      	cmp	r3, r2
 8014ab8:	bf04      	itt	eq
 8014aba:	681a      	ldreq	r2, [r3, #0]
 8014abc:	685b      	ldreq	r3, [r3, #4]
 8014abe:	6063      	str	r3, [r4, #4]
 8014ac0:	bf04      	itt	eq
 8014ac2:	1852      	addeq	r2, r2, r1
 8014ac4:	6022      	streq	r2, [r4, #0]
 8014ac6:	602c      	str	r4, [r5, #0]
 8014ac8:	e7ec      	b.n	8014aa4 <_free_r+0x28>
 8014aca:	461a      	mov	r2, r3
 8014acc:	685b      	ldr	r3, [r3, #4]
 8014ace:	b10b      	cbz	r3, 8014ad4 <_free_r+0x58>
 8014ad0:	42a3      	cmp	r3, r4
 8014ad2:	d9fa      	bls.n	8014aca <_free_r+0x4e>
 8014ad4:	6811      	ldr	r1, [r2, #0]
 8014ad6:	1855      	adds	r5, r2, r1
 8014ad8:	42a5      	cmp	r5, r4
 8014ada:	d10b      	bne.n	8014af4 <_free_r+0x78>
 8014adc:	6824      	ldr	r4, [r4, #0]
 8014ade:	4421      	add	r1, r4
 8014ae0:	1854      	adds	r4, r2, r1
 8014ae2:	42a3      	cmp	r3, r4
 8014ae4:	6011      	str	r1, [r2, #0]
 8014ae6:	d1dd      	bne.n	8014aa4 <_free_r+0x28>
 8014ae8:	681c      	ldr	r4, [r3, #0]
 8014aea:	685b      	ldr	r3, [r3, #4]
 8014aec:	6053      	str	r3, [r2, #4]
 8014aee:	4421      	add	r1, r4
 8014af0:	6011      	str	r1, [r2, #0]
 8014af2:	e7d7      	b.n	8014aa4 <_free_r+0x28>
 8014af4:	d902      	bls.n	8014afc <_free_r+0x80>
 8014af6:	230c      	movs	r3, #12
 8014af8:	6003      	str	r3, [r0, #0]
 8014afa:	e7d3      	b.n	8014aa4 <_free_r+0x28>
 8014afc:	6825      	ldr	r5, [r4, #0]
 8014afe:	1961      	adds	r1, r4, r5
 8014b00:	428b      	cmp	r3, r1
 8014b02:	bf04      	itt	eq
 8014b04:	6819      	ldreq	r1, [r3, #0]
 8014b06:	685b      	ldreq	r3, [r3, #4]
 8014b08:	6063      	str	r3, [r4, #4]
 8014b0a:	bf04      	itt	eq
 8014b0c:	1949      	addeq	r1, r1, r5
 8014b0e:	6021      	streq	r1, [r4, #0]
 8014b10:	6054      	str	r4, [r2, #4]
 8014b12:	e7c7      	b.n	8014aa4 <_free_r+0x28>
 8014b14:	b003      	add	sp, #12
 8014b16:	bd30      	pop	{r4, r5, pc}
 8014b18:	20010af8 	.word	0x20010af8

08014b1c <__ssputs_r>:
 8014b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014b20:	688e      	ldr	r6, [r1, #8]
 8014b22:	429e      	cmp	r6, r3
 8014b24:	4682      	mov	sl, r0
 8014b26:	460c      	mov	r4, r1
 8014b28:	4690      	mov	r8, r2
 8014b2a:	461f      	mov	r7, r3
 8014b2c:	d838      	bhi.n	8014ba0 <__ssputs_r+0x84>
 8014b2e:	898a      	ldrh	r2, [r1, #12]
 8014b30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014b34:	d032      	beq.n	8014b9c <__ssputs_r+0x80>
 8014b36:	6825      	ldr	r5, [r4, #0]
 8014b38:	6909      	ldr	r1, [r1, #16]
 8014b3a:	eba5 0901 	sub.w	r9, r5, r1
 8014b3e:	6965      	ldr	r5, [r4, #20]
 8014b40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014b44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014b48:	3301      	adds	r3, #1
 8014b4a:	444b      	add	r3, r9
 8014b4c:	106d      	asrs	r5, r5, #1
 8014b4e:	429d      	cmp	r5, r3
 8014b50:	bf38      	it	cc
 8014b52:	461d      	movcc	r5, r3
 8014b54:	0553      	lsls	r3, r2, #21
 8014b56:	d531      	bpl.n	8014bbc <__ssputs_r+0xa0>
 8014b58:	4629      	mov	r1, r5
 8014b5a:	f7fd fd09 	bl	8012570 <_malloc_r>
 8014b5e:	4606      	mov	r6, r0
 8014b60:	b950      	cbnz	r0, 8014b78 <__ssputs_r+0x5c>
 8014b62:	230c      	movs	r3, #12
 8014b64:	f8ca 3000 	str.w	r3, [sl]
 8014b68:	89a3      	ldrh	r3, [r4, #12]
 8014b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014b6e:	81a3      	strh	r3, [r4, #12]
 8014b70:	f04f 30ff 	mov.w	r0, #4294967295
 8014b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b78:	6921      	ldr	r1, [r4, #16]
 8014b7a:	464a      	mov	r2, r9
 8014b7c:	f7fd fce1 	bl	8012542 <memcpy>
 8014b80:	89a3      	ldrh	r3, [r4, #12]
 8014b82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014b86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014b8a:	81a3      	strh	r3, [r4, #12]
 8014b8c:	6126      	str	r6, [r4, #16]
 8014b8e:	6165      	str	r5, [r4, #20]
 8014b90:	444e      	add	r6, r9
 8014b92:	eba5 0509 	sub.w	r5, r5, r9
 8014b96:	6026      	str	r6, [r4, #0]
 8014b98:	60a5      	str	r5, [r4, #8]
 8014b9a:	463e      	mov	r6, r7
 8014b9c:	42be      	cmp	r6, r7
 8014b9e:	d900      	bls.n	8014ba2 <__ssputs_r+0x86>
 8014ba0:	463e      	mov	r6, r7
 8014ba2:	4632      	mov	r2, r6
 8014ba4:	6820      	ldr	r0, [r4, #0]
 8014ba6:	4641      	mov	r1, r8
 8014ba8:	f000 fae4 	bl	8015174 <memmove>
 8014bac:	68a3      	ldr	r3, [r4, #8]
 8014bae:	6822      	ldr	r2, [r4, #0]
 8014bb0:	1b9b      	subs	r3, r3, r6
 8014bb2:	4432      	add	r2, r6
 8014bb4:	60a3      	str	r3, [r4, #8]
 8014bb6:	6022      	str	r2, [r4, #0]
 8014bb8:	2000      	movs	r0, #0
 8014bba:	e7db      	b.n	8014b74 <__ssputs_r+0x58>
 8014bbc:	462a      	mov	r2, r5
 8014bbe:	f000 faf3 	bl	80151a8 <_realloc_r>
 8014bc2:	4606      	mov	r6, r0
 8014bc4:	2800      	cmp	r0, #0
 8014bc6:	d1e1      	bne.n	8014b8c <__ssputs_r+0x70>
 8014bc8:	6921      	ldr	r1, [r4, #16]
 8014bca:	4650      	mov	r0, sl
 8014bcc:	f7ff ff56 	bl	8014a7c <_free_r>
 8014bd0:	e7c7      	b.n	8014b62 <__ssputs_r+0x46>
	...

08014bd4 <_svfiprintf_r>:
 8014bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bd8:	4698      	mov	r8, r3
 8014bda:	898b      	ldrh	r3, [r1, #12]
 8014bdc:	061b      	lsls	r3, r3, #24
 8014bde:	b09d      	sub	sp, #116	; 0x74
 8014be0:	4607      	mov	r7, r0
 8014be2:	460d      	mov	r5, r1
 8014be4:	4614      	mov	r4, r2
 8014be6:	d50e      	bpl.n	8014c06 <_svfiprintf_r+0x32>
 8014be8:	690b      	ldr	r3, [r1, #16]
 8014bea:	b963      	cbnz	r3, 8014c06 <_svfiprintf_r+0x32>
 8014bec:	2140      	movs	r1, #64	; 0x40
 8014bee:	f7fd fcbf 	bl	8012570 <_malloc_r>
 8014bf2:	6028      	str	r0, [r5, #0]
 8014bf4:	6128      	str	r0, [r5, #16]
 8014bf6:	b920      	cbnz	r0, 8014c02 <_svfiprintf_r+0x2e>
 8014bf8:	230c      	movs	r3, #12
 8014bfa:	603b      	str	r3, [r7, #0]
 8014bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8014c00:	e0d1      	b.n	8014da6 <_svfiprintf_r+0x1d2>
 8014c02:	2340      	movs	r3, #64	; 0x40
 8014c04:	616b      	str	r3, [r5, #20]
 8014c06:	2300      	movs	r3, #0
 8014c08:	9309      	str	r3, [sp, #36]	; 0x24
 8014c0a:	2320      	movs	r3, #32
 8014c0c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014c10:	f8cd 800c 	str.w	r8, [sp, #12]
 8014c14:	2330      	movs	r3, #48	; 0x30
 8014c16:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014dc0 <_svfiprintf_r+0x1ec>
 8014c1a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014c1e:	f04f 0901 	mov.w	r9, #1
 8014c22:	4623      	mov	r3, r4
 8014c24:	469a      	mov	sl, r3
 8014c26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014c2a:	b10a      	cbz	r2, 8014c30 <_svfiprintf_r+0x5c>
 8014c2c:	2a25      	cmp	r2, #37	; 0x25
 8014c2e:	d1f9      	bne.n	8014c24 <_svfiprintf_r+0x50>
 8014c30:	ebba 0b04 	subs.w	fp, sl, r4
 8014c34:	d00b      	beq.n	8014c4e <_svfiprintf_r+0x7a>
 8014c36:	465b      	mov	r3, fp
 8014c38:	4622      	mov	r2, r4
 8014c3a:	4629      	mov	r1, r5
 8014c3c:	4638      	mov	r0, r7
 8014c3e:	f7ff ff6d 	bl	8014b1c <__ssputs_r>
 8014c42:	3001      	adds	r0, #1
 8014c44:	f000 80aa 	beq.w	8014d9c <_svfiprintf_r+0x1c8>
 8014c48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014c4a:	445a      	add	r2, fp
 8014c4c:	9209      	str	r2, [sp, #36]	; 0x24
 8014c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	f000 80a2 	beq.w	8014d9c <_svfiprintf_r+0x1c8>
 8014c58:	2300      	movs	r3, #0
 8014c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8014c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014c62:	f10a 0a01 	add.w	sl, sl, #1
 8014c66:	9304      	str	r3, [sp, #16]
 8014c68:	9307      	str	r3, [sp, #28]
 8014c6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014c6e:	931a      	str	r3, [sp, #104]	; 0x68
 8014c70:	4654      	mov	r4, sl
 8014c72:	2205      	movs	r2, #5
 8014c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c78:	4851      	ldr	r0, [pc, #324]	; (8014dc0 <_svfiprintf_r+0x1ec>)
 8014c7a:	f7eb fab1 	bl	80001e0 <memchr>
 8014c7e:	9a04      	ldr	r2, [sp, #16]
 8014c80:	b9d8      	cbnz	r0, 8014cba <_svfiprintf_r+0xe6>
 8014c82:	06d0      	lsls	r0, r2, #27
 8014c84:	bf44      	itt	mi
 8014c86:	2320      	movmi	r3, #32
 8014c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014c8c:	0711      	lsls	r1, r2, #28
 8014c8e:	bf44      	itt	mi
 8014c90:	232b      	movmi	r3, #43	; 0x2b
 8014c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014c96:	f89a 3000 	ldrb.w	r3, [sl]
 8014c9a:	2b2a      	cmp	r3, #42	; 0x2a
 8014c9c:	d015      	beq.n	8014cca <_svfiprintf_r+0xf6>
 8014c9e:	9a07      	ldr	r2, [sp, #28]
 8014ca0:	4654      	mov	r4, sl
 8014ca2:	2000      	movs	r0, #0
 8014ca4:	f04f 0c0a 	mov.w	ip, #10
 8014ca8:	4621      	mov	r1, r4
 8014caa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014cae:	3b30      	subs	r3, #48	; 0x30
 8014cb0:	2b09      	cmp	r3, #9
 8014cb2:	d94e      	bls.n	8014d52 <_svfiprintf_r+0x17e>
 8014cb4:	b1b0      	cbz	r0, 8014ce4 <_svfiprintf_r+0x110>
 8014cb6:	9207      	str	r2, [sp, #28]
 8014cb8:	e014      	b.n	8014ce4 <_svfiprintf_r+0x110>
 8014cba:	eba0 0308 	sub.w	r3, r0, r8
 8014cbe:	fa09 f303 	lsl.w	r3, r9, r3
 8014cc2:	4313      	orrs	r3, r2
 8014cc4:	9304      	str	r3, [sp, #16]
 8014cc6:	46a2      	mov	sl, r4
 8014cc8:	e7d2      	b.n	8014c70 <_svfiprintf_r+0x9c>
 8014cca:	9b03      	ldr	r3, [sp, #12]
 8014ccc:	1d19      	adds	r1, r3, #4
 8014cce:	681b      	ldr	r3, [r3, #0]
 8014cd0:	9103      	str	r1, [sp, #12]
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	bfbb      	ittet	lt
 8014cd6:	425b      	neglt	r3, r3
 8014cd8:	f042 0202 	orrlt.w	r2, r2, #2
 8014cdc:	9307      	strge	r3, [sp, #28]
 8014cde:	9307      	strlt	r3, [sp, #28]
 8014ce0:	bfb8      	it	lt
 8014ce2:	9204      	strlt	r2, [sp, #16]
 8014ce4:	7823      	ldrb	r3, [r4, #0]
 8014ce6:	2b2e      	cmp	r3, #46	; 0x2e
 8014ce8:	d10c      	bne.n	8014d04 <_svfiprintf_r+0x130>
 8014cea:	7863      	ldrb	r3, [r4, #1]
 8014cec:	2b2a      	cmp	r3, #42	; 0x2a
 8014cee:	d135      	bne.n	8014d5c <_svfiprintf_r+0x188>
 8014cf0:	9b03      	ldr	r3, [sp, #12]
 8014cf2:	1d1a      	adds	r2, r3, #4
 8014cf4:	681b      	ldr	r3, [r3, #0]
 8014cf6:	9203      	str	r2, [sp, #12]
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	bfb8      	it	lt
 8014cfc:	f04f 33ff 	movlt.w	r3, #4294967295
 8014d00:	3402      	adds	r4, #2
 8014d02:	9305      	str	r3, [sp, #20]
 8014d04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014dd0 <_svfiprintf_r+0x1fc>
 8014d08:	7821      	ldrb	r1, [r4, #0]
 8014d0a:	2203      	movs	r2, #3
 8014d0c:	4650      	mov	r0, sl
 8014d0e:	f7eb fa67 	bl	80001e0 <memchr>
 8014d12:	b140      	cbz	r0, 8014d26 <_svfiprintf_r+0x152>
 8014d14:	2340      	movs	r3, #64	; 0x40
 8014d16:	eba0 000a 	sub.w	r0, r0, sl
 8014d1a:	fa03 f000 	lsl.w	r0, r3, r0
 8014d1e:	9b04      	ldr	r3, [sp, #16]
 8014d20:	4303      	orrs	r3, r0
 8014d22:	3401      	adds	r4, #1
 8014d24:	9304      	str	r3, [sp, #16]
 8014d26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014d2a:	4826      	ldr	r0, [pc, #152]	; (8014dc4 <_svfiprintf_r+0x1f0>)
 8014d2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014d30:	2206      	movs	r2, #6
 8014d32:	f7eb fa55 	bl	80001e0 <memchr>
 8014d36:	2800      	cmp	r0, #0
 8014d38:	d038      	beq.n	8014dac <_svfiprintf_r+0x1d8>
 8014d3a:	4b23      	ldr	r3, [pc, #140]	; (8014dc8 <_svfiprintf_r+0x1f4>)
 8014d3c:	bb1b      	cbnz	r3, 8014d86 <_svfiprintf_r+0x1b2>
 8014d3e:	9b03      	ldr	r3, [sp, #12]
 8014d40:	3307      	adds	r3, #7
 8014d42:	f023 0307 	bic.w	r3, r3, #7
 8014d46:	3308      	adds	r3, #8
 8014d48:	9303      	str	r3, [sp, #12]
 8014d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d4c:	4433      	add	r3, r6
 8014d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8014d50:	e767      	b.n	8014c22 <_svfiprintf_r+0x4e>
 8014d52:	fb0c 3202 	mla	r2, ip, r2, r3
 8014d56:	460c      	mov	r4, r1
 8014d58:	2001      	movs	r0, #1
 8014d5a:	e7a5      	b.n	8014ca8 <_svfiprintf_r+0xd4>
 8014d5c:	2300      	movs	r3, #0
 8014d5e:	3401      	adds	r4, #1
 8014d60:	9305      	str	r3, [sp, #20]
 8014d62:	4619      	mov	r1, r3
 8014d64:	f04f 0c0a 	mov.w	ip, #10
 8014d68:	4620      	mov	r0, r4
 8014d6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014d6e:	3a30      	subs	r2, #48	; 0x30
 8014d70:	2a09      	cmp	r2, #9
 8014d72:	d903      	bls.n	8014d7c <_svfiprintf_r+0x1a8>
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	d0c5      	beq.n	8014d04 <_svfiprintf_r+0x130>
 8014d78:	9105      	str	r1, [sp, #20]
 8014d7a:	e7c3      	b.n	8014d04 <_svfiprintf_r+0x130>
 8014d7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014d80:	4604      	mov	r4, r0
 8014d82:	2301      	movs	r3, #1
 8014d84:	e7f0      	b.n	8014d68 <_svfiprintf_r+0x194>
 8014d86:	ab03      	add	r3, sp, #12
 8014d88:	9300      	str	r3, [sp, #0]
 8014d8a:	462a      	mov	r2, r5
 8014d8c:	4b0f      	ldr	r3, [pc, #60]	; (8014dcc <_svfiprintf_r+0x1f8>)
 8014d8e:	a904      	add	r1, sp, #16
 8014d90:	4638      	mov	r0, r7
 8014d92:	f7fd fce7 	bl	8012764 <_printf_float>
 8014d96:	1c42      	adds	r2, r0, #1
 8014d98:	4606      	mov	r6, r0
 8014d9a:	d1d6      	bne.n	8014d4a <_svfiprintf_r+0x176>
 8014d9c:	89ab      	ldrh	r3, [r5, #12]
 8014d9e:	065b      	lsls	r3, r3, #25
 8014da0:	f53f af2c 	bmi.w	8014bfc <_svfiprintf_r+0x28>
 8014da4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014da6:	b01d      	add	sp, #116	; 0x74
 8014da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dac:	ab03      	add	r3, sp, #12
 8014dae:	9300      	str	r3, [sp, #0]
 8014db0:	462a      	mov	r2, r5
 8014db2:	4b06      	ldr	r3, [pc, #24]	; (8014dcc <_svfiprintf_r+0x1f8>)
 8014db4:	a904      	add	r1, sp, #16
 8014db6:	4638      	mov	r0, r7
 8014db8:	f7fd ff78 	bl	8012cac <_printf_i>
 8014dbc:	e7eb      	b.n	8014d96 <_svfiprintf_r+0x1c2>
 8014dbe:	bf00      	nop
 8014dc0:	08016324 	.word	0x08016324
 8014dc4:	0801632e 	.word	0x0801632e
 8014dc8:	08012765 	.word	0x08012765
 8014dcc:	08014b1d 	.word	0x08014b1d
 8014dd0:	0801632a 	.word	0x0801632a

08014dd4 <__sfputc_r>:
 8014dd4:	6893      	ldr	r3, [r2, #8]
 8014dd6:	3b01      	subs	r3, #1
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	b410      	push	{r4}
 8014ddc:	6093      	str	r3, [r2, #8]
 8014dde:	da08      	bge.n	8014df2 <__sfputc_r+0x1e>
 8014de0:	6994      	ldr	r4, [r2, #24]
 8014de2:	42a3      	cmp	r3, r4
 8014de4:	db01      	blt.n	8014dea <__sfputc_r+0x16>
 8014de6:	290a      	cmp	r1, #10
 8014de8:	d103      	bne.n	8014df2 <__sfputc_r+0x1e>
 8014dea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014dee:	f7fe ba0b 	b.w	8013208 <__swbuf_r>
 8014df2:	6813      	ldr	r3, [r2, #0]
 8014df4:	1c58      	adds	r0, r3, #1
 8014df6:	6010      	str	r0, [r2, #0]
 8014df8:	7019      	strb	r1, [r3, #0]
 8014dfa:	4608      	mov	r0, r1
 8014dfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014e00:	4770      	bx	lr

08014e02 <__sfputs_r>:
 8014e02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e04:	4606      	mov	r6, r0
 8014e06:	460f      	mov	r7, r1
 8014e08:	4614      	mov	r4, r2
 8014e0a:	18d5      	adds	r5, r2, r3
 8014e0c:	42ac      	cmp	r4, r5
 8014e0e:	d101      	bne.n	8014e14 <__sfputs_r+0x12>
 8014e10:	2000      	movs	r0, #0
 8014e12:	e007      	b.n	8014e24 <__sfputs_r+0x22>
 8014e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e18:	463a      	mov	r2, r7
 8014e1a:	4630      	mov	r0, r6
 8014e1c:	f7ff ffda 	bl	8014dd4 <__sfputc_r>
 8014e20:	1c43      	adds	r3, r0, #1
 8014e22:	d1f3      	bne.n	8014e0c <__sfputs_r+0xa>
 8014e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014e28 <_vfiprintf_r>:
 8014e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e2c:	460d      	mov	r5, r1
 8014e2e:	b09d      	sub	sp, #116	; 0x74
 8014e30:	4614      	mov	r4, r2
 8014e32:	4698      	mov	r8, r3
 8014e34:	4606      	mov	r6, r0
 8014e36:	b118      	cbz	r0, 8014e40 <_vfiprintf_r+0x18>
 8014e38:	6983      	ldr	r3, [r0, #24]
 8014e3a:	b90b      	cbnz	r3, 8014e40 <_vfiprintf_r+0x18>
 8014e3c:	f7fd fabc 	bl	80123b8 <__sinit>
 8014e40:	4b89      	ldr	r3, [pc, #548]	; (8015068 <_vfiprintf_r+0x240>)
 8014e42:	429d      	cmp	r5, r3
 8014e44:	d11b      	bne.n	8014e7e <_vfiprintf_r+0x56>
 8014e46:	6875      	ldr	r5, [r6, #4]
 8014e48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014e4a:	07d9      	lsls	r1, r3, #31
 8014e4c:	d405      	bmi.n	8014e5a <_vfiprintf_r+0x32>
 8014e4e:	89ab      	ldrh	r3, [r5, #12]
 8014e50:	059a      	lsls	r2, r3, #22
 8014e52:	d402      	bmi.n	8014e5a <_vfiprintf_r+0x32>
 8014e54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014e56:	f7fd fb72 	bl	801253e <__retarget_lock_acquire_recursive>
 8014e5a:	89ab      	ldrh	r3, [r5, #12]
 8014e5c:	071b      	lsls	r3, r3, #28
 8014e5e:	d501      	bpl.n	8014e64 <_vfiprintf_r+0x3c>
 8014e60:	692b      	ldr	r3, [r5, #16]
 8014e62:	b9eb      	cbnz	r3, 8014ea0 <_vfiprintf_r+0x78>
 8014e64:	4629      	mov	r1, r5
 8014e66:	4630      	mov	r0, r6
 8014e68:	f7fe fa32 	bl	80132d0 <__swsetup_r>
 8014e6c:	b1c0      	cbz	r0, 8014ea0 <_vfiprintf_r+0x78>
 8014e6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014e70:	07dc      	lsls	r4, r3, #31
 8014e72:	d50e      	bpl.n	8014e92 <_vfiprintf_r+0x6a>
 8014e74:	f04f 30ff 	mov.w	r0, #4294967295
 8014e78:	b01d      	add	sp, #116	; 0x74
 8014e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e7e:	4b7b      	ldr	r3, [pc, #492]	; (801506c <_vfiprintf_r+0x244>)
 8014e80:	429d      	cmp	r5, r3
 8014e82:	d101      	bne.n	8014e88 <_vfiprintf_r+0x60>
 8014e84:	68b5      	ldr	r5, [r6, #8]
 8014e86:	e7df      	b.n	8014e48 <_vfiprintf_r+0x20>
 8014e88:	4b79      	ldr	r3, [pc, #484]	; (8015070 <_vfiprintf_r+0x248>)
 8014e8a:	429d      	cmp	r5, r3
 8014e8c:	bf08      	it	eq
 8014e8e:	68f5      	ldreq	r5, [r6, #12]
 8014e90:	e7da      	b.n	8014e48 <_vfiprintf_r+0x20>
 8014e92:	89ab      	ldrh	r3, [r5, #12]
 8014e94:	0598      	lsls	r0, r3, #22
 8014e96:	d4ed      	bmi.n	8014e74 <_vfiprintf_r+0x4c>
 8014e98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014e9a:	f7fd fb51 	bl	8012540 <__retarget_lock_release_recursive>
 8014e9e:	e7e9      	b.n	8014e74 <_vfiprintf_r+0x4c>
 8014ea0:	2300      	movs	r3, #0
 8014ea2:	9309      	str	r3, [sp, #36]	; 0x24
 8014ea4:	2320      	movs	r3, #32
 8014ea6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8014eae:	2330      	movs	r3, #48	; 0x30
 8014eb0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8015074 <_vfiprintf_r+0x24c>
 8014eb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014eb8:	f04f 0901 	mov.w	r9, #1
 8014ebc:	4623      	mov	r3, r4
 8014ebe:	469a      	mov	sl, r3
 8014ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ec4:	b10a      	cbz	r2, 8014eca <_vfiprintf_r+0xa2>
 8014ec6:	2a25      	cmp	r2, #37	; 0x25
 8014ec8:	d1f9      	bne.n	8014ebe <_vfiprintf_r+0x96>
 8014eca:	ebba 0b04 	subs.w	fp, sl, r4
 8014ece:	d00b      	beq.n	8014ee8 <_vfiprintf_r+0xc0>
 8014ed0:	465b      	mov	r3, fp
 8014ed2:	4622      	mov	r2, r4
 8014ed4:	4629      	mov	r1, r5
 8014ed6:	4630      	mov	r0, r6
 8014ed8:	f7ff ff93 	bl	8014e02 <__sfputs_r>
 8014edc:	3001      	adds	r0, #1
 8014ede:	f000 80aa 	beq.w	8015036 <_vfiprintf_r+0x20e>
 8014ee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014ee4:	445a      	add	r2, fp
 8014ee6:	9209      	str	r2, [sp, #36]	; 0x24
 8014ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	f000 80a2 	beq.w	8015036 <_vfiprintf_r+0x20e>
 8014ef2:	2300      	movs	r3, #0
 8014ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8014ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014efc:	f10a 0a01 	add.w	sl, sl, #1
 8014f00:	9304      	str	r3, [sp, #16]
 8014f02:	9307      	str	r3, [sp, #28]
 8014f04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014f08:	931a      	str	r3, [sp, #104]	; 0x68
 8014f0a:	4654      	mov	r4, sl
 8014f0c:	2205      	movs	r2, #5
 8014f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f12:	4858      	ldr	r0, [pc, #352]	; (8015074 <_vfiprintf_r+0x24c>)
 8014f14:	f7eb f964 	bl	80001e0 <memchr>
 8014f18:	9a04      	ldr	r2, [sp, #16]
 8014f1a:	b9d8      	cbnz	r0, 8014f54 <_vfiprintf_r+0x12c>
 8014f1c:	06d1      	lsls	r1, r2, #27
 8014f1e:	bf44      	itt	mi
 8014f20:	2320      	movmi	r3, #32
 8014f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014f26:	0713      	lsls	r3, r2, #28
 8014f28:	bf44      	itt	mi
 8014f2a:	232b      	movmi	r3, #43	; 0x2b
 8014f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014f30:	f89a 3000 	ldrb.w	r3, [sl]
 8014f34:	2b2a      	cmp	r3, #42	; 0x2a
 8014f36:	d015      	beq.n	8014f64 <_vfiprintf_r+0x13c>
 8014f38:	9a07      	ldr	r2, [sp, #28]
 8014f3a:	4654      	mov	r4, sl
 8014f3c:	2000      	movs	r0, #0
 8014f3e:	f04f 0c0a 	mov.w	ip, #10
 8014f42:	4621      	mov	r1, r4
 8014f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014f48:	3b30      	subs	r3, #48	; 0x30
 8014f4a:	2b09      	cmp	r3, #9
 8014f4c:	d94e      	bls.n	8014fec <_vfiprintf_r+0x1c4>
 8014f4e:	b1b0      	cbz	r0, 8014f7e <_vfiprintf_r+0x156>
 8014f50:	9207      	str	r2, [sp, #28]
 8014f52:	e014      	b.n	8014f7e <_vfiprintf_r+0x156>
 8014f54:	eba0 0308 	sub.w	r3, r0, r8
 8014f58:	fa09 f303 	lsl.w	r3, r9, r3
 8014f5c:	4313      	orrs	r3, r2
 8014f5e:	9304      	str	r3, [sp, #16]
 8014f60:	46a2      	mov	sl, r4
 8014f62:	e7d2      	b.n	8014f0a <_vfiprintf_r+0xe2>
 8014f64:	9b03      	ldr	r3, [sp, #12]
 8014f66:	1d19      	adds	r1, r3, #4
 8014f68:	681b      	ldr	r3, [r3, #0]
 8014f6a:	9103      	str	r1, [sp, #12]
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	bfbb      	ittet	lt
 8014f70:	425b      	neglt	r3, r3
 8014f72:	f042 0202 	orrlt.w	r2, r2, #2
 8014f76:	9307      	strge	r3, [sp, #28]
 8014f78:	9307      	strlt	r3, [sp, #28]
 8014f7a:	bfb8      	it	lt
 8014f7c:	9204      	strlt	r2, [sp, #16]
 8014f7e:	7823      	ldrb	r3, [r4, #0]
 8014f80:	2b2e      	cmp	r3, #46	; 0x2e
 8014f82:	d10c      	bne.n	8014f9e <_vfiprintf_r+0x176>
 8014f84:	7863      	ldrb	r3, [r4, #1]
 8014f86:	2b2a      	cmp	r3, #42	; 0x2a
 8014f88:	d135      	bne.n	8014ff6 <_vfiprintf_r+0x1ce>
 8014f8a:	9b03      	ldr	r3, [sp, #12]
 8014f8c:	1d1a      	adds	r2, r3, #4
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	9203      	str	r2, [sp, #12]
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	bfb8      	it	lt
 8014f96:	f04f 33ff 	movlt.w	r3, #4294967295
 8014f9a:	3402      	adds	r4, #2
 8014f9c:	9305      	str	r3, [sp, #20]
 8014f9e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8015084 <_vfiprintf_r+0x25c>
 8014fa2:	7821      	ldrb	r1, [r4, #0]
 8014fa4:	2203      	movs	r2, #3
 8014fa6:	4650      	mov	r0, sl
 8014fa8:	f7eb f91a 	bl	80001e0 <memchr>
 8014fac:	b140      	cbz	r0, 8014fc0 <_vfiprintf_r+0x198>
 8014fae:	2340      	movs	r3, #64	; 0x40
 8014fb0:	eba0 000a 	sub.w	r0, r0, sl
 8014fb4:	fa03 f000 	lsl.w	r0, r3, r0
 8014fb8:	9b04      	ldr	r3, [sp, #16]
 8014fba:	4303      	orrs	r3, r0
 8014fbc:	3401      	adds	r4, #1
 8014fbe:	9304      	str	r3, [sp, #16]
 8014fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014fc4:	482c      	ldr	r0, [pc, #176]	; (8015078 <_vfiprintf_r+0x250>)
 8014fc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014fca:	2206      	movs	r2, #6
 8014fcc:	f7eb f908 	bl	80001e0 <memchr>
 8014fd0:	2800      	cmp	r0, #0
 8014fd2:	d03f      	beq.n	8015054 <_vfiprintf_r+0x22c>
 8014fd4:	4b29      	ldr	r3, [pc, #164]	; (801507c <_vfiprintf_r+0x254>)
 8014fd6:	bb1b      	cbnz	r3, 8015020 <_vfiprintf_r+0x1f8>
 8014fd8:	9b03      	ldr	r3, [sp, #12]
 8014fda:	3307      	adds	r3, #7
 8014fdc:	f023 0307 	bic.w	r3, r3, #7
 8014fe0:	3308      	adds	r3, #8
 8014fe2:	9303      	str	r3, [sp, #12]
 8014fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fe6:	443b      	add	r3, r7
 8014fe8:	9309      	str	r3, [sp, #36]	; 0x24
 8014fea:	e767      	b.n	8014ebc <_vfiprintf_r+0x94>
 8014fec:	fb0c 3202 	mla	r2, ip, r2, r3
 8014ff0:	460c      	mov	r4, r1
 8014ff2:	2001      	movs	r0, #1
 8014ff4:	e7a5      	b.n	8014f42 <_vfiprintf_r+0x11a>
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	3401      	adds	r4, #1
 8014ffa:	9305      	str	r3, [sp, #20]
 8014ffc:	4619      	mov	r1, r3
 8014ffe:	f04f 0c0a 	mov.w	ip, #10
 8015002:	4620      	mov	r0, r4
 8015004:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015008:	3a30      	subs	r2, #48	; 0x30
 801500a:	2a09      	cmp	r2, #9
 801500c:	d903      	bls.n	8015016 <_vfiprintf_r+0x1ee>
 801500e:	2b00      	cmp	r3, #0
 8015010:	d0c5      	beq.n	8014f9e <_vfiprintf_r+0x176>
 8015012:	9105      	str	r1, [sp, #20]
 8015014:	e7c3      	b.n	8014f9e <_vfiprintf_r+0x176>
 8015016:	fb0c 2101 	mla	r1, ip, r1, r2
 801501a:	4604      	mov	r4, r0
 801501c:	2301      	movs	r3, #1
 801501e:	e7f0      	b.n	8015002 <_vfiprintf_r+0x1da>
 8015020:	ab03      	add	r3, sp, #12
 8015022:	9300      	str	r3, [sp, #0]
 8015024:	462a      	mov	r2, r5
 8015026:	4b16      	ldr	r3, [pc, #88]	; (8015080 <_vfiprintf_r+0x258>)
 8015028:	a904      	add	r1, sp, #16
 801502a:	4630      	mov	r0, r6
 801502c:	f7fd fb9a 	bl	8012764 <_printf_float>
 8015030:	4607      	mov	r7, r0
 8015032:	1c78      	adds	r0, r7, #1
 8015034:	d1d6      	bne.n	8014fe4 <_vfiprintf_r+0x1bc>
 8015036:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015038:	07d9      	lsls	r1, r3, #31
 801503a:	d405      	bmi.n	8015048 <_vfiprintf_r+0x220>
 801503c:	89ab      	ldrh	r3, [r5, #12]
 801503e:	059a      	lsls	r2, r3, #22
 8015040:	d402      	bmi.n	8015048 <_vfiprintf_r+0x220>
 8015042:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015044:	f7fd fa7c 	bl	8012540 <__retarget_lock_release_recursive>
 8015048:	89ab      	ldrh	r3, [r5, #12]
 801504a:	065b      	lsls	r3, r3, #25
 801504c:	f53f af12 	bmi.w	8014e74 <_vfiprintf_r+0x4c>
 8015050:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015052:	e711      	b.n	8014e78 <_vfiprintf_r+0x50>
 8015054:	ab03      	add	r3, sp, #12
 8015056:	9300      	str	r3, [sp, #0]
 8015058:	462a      	mov	r2, r5
 801505a:	4b09      	ldr	r3, [pc, #36]	; (8015080 <_vfiprintf_r+0x258>)
 801505c:	a904      	add	r1, sp, #16
 801505e:	4630      	mov	r0, r6
 8015060:	f7fd fe24 	bl	8012cac <_printf_i>
 8015064:	e7e4      	b.n	8015030 <_vfiprintf_r+0x208>
 8015066:	bf00      	nop
 8015068:	080160b8 	.word	0x080160b8
 801506c:	080160d8 	.word	0x080160d8
 8015070:	08016098 	.word	0x08016098
 8015074:	08016324 	.word	0x08016324
 8015078:	0801632e 	.word	0x0801632e
 801507c:	08012765 	.word	0x08012765
 8015080:	08014e03 	.word	0x08014e03
 8015084:	0801632a 	.word	0x0801632a

08015088 <_read_r>:
 8015088:	b538      	push	{r3, r4, r5, lr}
 801508a:	4d07      	ldr	r5, [pc, #28]	; (80150a8 <_read_r+0x20>)
 801508c:	4604      	mov	r4, r0
 801508e:	4608      	mov	r0, r1
 8015090:	4611      	mov	r1, r2
 8015092:	2200      	movs	r2, #0
 8015094:	602a      	str	r2, [r5, #0]
 8015096:	461a      	mov	r2, r3
 8015098:	f7ec ff86 	bl	8001fa8 <_read>
 801509c:	1c43      	adds	r3, r0, #1
 801509e:	d102      	bne.n	80150a6 <_read_r+0x1e>
 80150a0:	682b      	ldr	r3, [r5, #0]
 80150a2:	b103      	cbz	r3, 80150a6 <_read_r+0x1e>
 80150a4:	6023      	str	r3, [r4, #0]
 80150a6:	bd38      	pop	{r3, r4, r5, pc}
 80150a8:	20010e5c 	.word	0x20010e5c

080150ac <__assert_func>:
 80150ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80150ae:	4614      	mov	r4, r2
 80150b0:	461a      	mov	r2, r3
 80150b2:	4b09      	ldr	r3, [pc, #36]	; (80150d8 <__assert_func+0x2c>)
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	4605      	mov	r5, r0
 80150b8:	68d8      	ldr	r0, [r3, #12]
 80150ba:	b14c      	cbz	r4, 80150d0 <__assert_func+0x24>
 80150bc:	4b07      	ldr	r3, [pc, #28]	; (80150dc <__assert_func+0x30>)
 80150be:	9100      	str	r1, [sp, #0]
 80150c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80150c4:	4906      	ldr	r1, [pc, #24]	; (80150e0 <__assert_func+0x34>)
 80150c6:	462b      	mov	r3, r5
 80150c8:	f000 f80e 	bl	80150e8 <fiprintf>
 80150cc:	f000 f89f 	bl	801520e <abort>
 80150d0:	4b04      	ldr	r3, [pc, #16]	; (80150e4 <__assert_func+0x38>)
 80150d2:	461c      	mov	r4, r3
 80150d4:	e7f3      	b.n	80150be <__assert_func+0x12>
 80150d6:	bf00      	nop
 80150d8:	200005b8 	.word	0x200005b8
 80150dc:	08016335 	.word	0x08016335
 80150e0:	08016342 	.word	0x08016342
 80150e4:	08016370 	.word	0x08016370

080150e8 <fiprintf>:
 80150e8:	b40e      	push	{r1, r2, r3}
 80150ea:	b503      	push	{r0, r1, lr}
 80150ec:	4601      	mov	r1, r0
 80150ee:	ab03      	add	r3, sp, #12
 80150f0:	4805      	ldr	r0, [pc, #20]	; (8015108 <fiprintf+0x20>)
 80150f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80150f6:	6800      	ldr	r0, [r0, #0]
 80150f8:	9301      	str	r3, [sp, #4]
 80150fa:	f7ff fe95 	bl	8014e28 <_vfiprintf_r>
 80150fe:	b002      	add	sp, #8
 8015100:	f85d eb04 	ldr.w	lr, [sp], #4
 8015104:	b003      	add	sp, #12
 8015106:	4770      	bx	lr
 8015108:	200005b8 	.word	0x200005b8

0801510c <_fstat_r>:
 801510c:	b538      	push	{r3, r4, r5, lr}
 801510e:	4d07      	ldr	r5, [pc, #28]	; (801512c <_fstat_r+0x20>)
 8015110:	2300      	movs	r3, #0
 8015112:	4604      	mov	r4, r0
 8015114:	4608      	mov	r0, r1
 8015116:	4611      	mov	r1, r2
 8015118:	602b      	str	r3, [r5, #0]
 801511a:	f7ec ff6e 	bl	8001ffa <_fstat>
 801511e:	1c43      	adds	r3, r0, #1
 8015120:	d102      	bne.n	8015128 <_fstat_r+0x1c>
 8015122:	682b      	ldr	r3, [r5, #0]
 8015124:	b103      	cbz	r3, 8015128 <_fstat_r+0x1c>
 8015126:	6023      	str	r3, [r4, #0]
 8015128:	bd38      	pop	{r3, r4, r5, pc}
 801512a:	bf00      	nop
 801512c:	20010e5c 	.word	0x20010e5c

08015130 <_isatty_r>:
 8015130:	b538      	push	{r3, r4, r5, lr}
 8015132:	4d06      	ldr	r5, [pc, #24]	; (801514c <_isatty_r+0x1c>)
 8015134:	2300      	movs	r3, #0
 8015136:	4604      	mov	r4, r0
 8015138:	4608      	mov	r0, r1
 801513a:	602b      	str	r3, [r5, #0]
 801513c:	f7ec ff6d 	bl	800201a <_isatty>
 8015140:	1c43      	adds	r3, r0, #1
 8015142:	d102      	bne.n	801514a <_isatty_r+0x1a>
 8015144:	682b      	ldr	r3, [r5, #0]
 8015146:	b103      	cbz	r3, 801514a <_isatty_r+0x1a>
 8015148:	6023      	str	r3, [r4, #0]
 801514a:	bd38      	pop	{r3, r4, r5, pc}
 801514c:	20010e5c 	.word	0x20010e5c

08015150 <__ascii_mbtowc>:
 8015150:	b082      	sub	sp, #8
 8015152:	b901      	cbnz	r1, 8015156 <__ascii_mbtowc+0x6>
 8015154:	a901      	add	r1, sp, #4
 8015156:	b142      	cbz	r2, 801516a <__ascii_mbtowc+0x1a>
 8015158:	b14b      	cbz	r3, 801516e <__ascii_mbtowc+0x1e>
 801515a:	7813      	ldrb	r3, [r2, #0]
 801515c:	600b      	str	r3, [r1, #0]
 801515e:	7812      	ldrb	r2, [r2, #0]
 8015160:	1e10      	subs	r0, r2, #0
 8015162:	bf18      	it	ne
 8015164:	2001      	movne	r0, #1
 8015166:	b002      	add	sp, #8
 8015168:	4770      	bx	lr
 801516a:	4610      	mov	r0, r2
 801516c:	e7fb      	b.n	8015166 <__ascii_mbtowc+0x16>
 801516e:	f06f 0001 	mvn.w	r0, #1
 8015172:	e7f8      	b.n	8015166 <__ascii_mbtowc+0x16>

08015174 <memmove>:
 8015174:	4288      	cmp	r0, r1
 8015176:	b510      	push	{r4, lr}
 8015178:	eb01 0402 	add.w	r4, r1, r2
 801517c:	d902      	bls.n	8015184 <memmove+0x10>
 801517e:	4284      	cmp	r4, r0
 8015180:	4623      	mov	r3, r4
 8015182:	d807      	bhi.n	8015194 <memmove+0x20>
 8015184:	1e43      	subs	r3, r0, #1
 8015186:	42a1      	cmp	r1, r4
 8015188:	d008      	beq.n	801519c <memmove+0x28>
 801518a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801518e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015192:	e7f8      	b.n	8015186 <memmove+0x12>
 8015194:	4402      	add	r2, r0
 8015196:	4601      	mov	r1, r0
 8015198:	428a      	cmp	r2, r1
 801519a:	d100      	bne.n	801519e <memmove+0x2a>
 801519c:	bd10      	pop	{r4, pc}
 801519e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80151a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80151a6:	e7f7      	b.n	8015198 <memmove+0x24>

080151a8 <_realloc_r>:
 80151a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151aa:	4607      	mov	r7, r0
 80151ac:	4614      	mov	r4, r2
 80151ae:	460e      	mov	r6, r1
 80151b0:	b921      	cbnz	r1, 80151bc <_realloc_r+0x14>
 80151b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80151b6:	4611      	mov	r1, r2
 80151b8:	f7fd b9da 	b.w	8012570 <_malloc_r>
 80151bc:	b922      	cbnz	r2, 80151c8 <_realloc_r+0x20>
 80151be:	f7ff fc5d 	bl	8014a7c <_free_r>
 80151c2:	4625      	mov	r5, r4
 80151c4:	4628      	mov	r0, r5
 80151c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80151c8:	f000 f828 	bl	801521c <_malloc_usable_size_r>
 80151cc:	42a0      	cmp	r0, r4
 80151ce:	d20f      	bcs.n	80151f0 <_realloc_r+0x48>
 80151d0:	4621      	mov	r1, r4
 80151d2:	4638      	mov	r0, r7
 80151d4:	f7fd f9cc 	bl	8012570 <_malloc_r>
 80151d8:	4605      	mov	r5, r0
 80151da:	2800      	cmp	r0, #0
 80151dc:	d0f2      	beq.n	80151c4 <_realloc_r+0x1c>
 80151de:	4631      	mov	r1, r6
 80151e0:	4622      	mov	r2, r4
 80151e2:	f7fd f9ae 	bl	8012542 <memcpy>
 80151e6:	4631      	mov	r1, r6
 80151e8:	4638      	mov	r0, r7
 80151ea:	f7ff fc47 	bl	8014a7c <_free_r>
 80151ee:	e7e9      	b.n	80151c4 <_realloc_r+0x1c>
 80151f0:	4635      	mov	r5, r6
 80151f2:	e7e7      	b.n	80151c4 <_realloc_r+0x1c>

080151f4 <__ascii_wctomb>:
 80151f4:	b149      	cbz	r1, 801520a <__ascii_wctomb+0x16>
 80151f6:	2aff      	cmp	r2, #255	; 0xff
 80151f8:	bf85      	ittet	hi
 80151fa:	238a      	movhi	r3, #138	; 0x8a
 80151fc:	6003      	strhi	r3, [r0, #0]
 80151fe:	700a      	strbls	r2, [r1, #0]
 8015200:	f04f 30ff 	movhi.w	r0, #4294967295
 8015204:	bf98      	it	ls
 8015206:	2001      	movls	r0, #1
 8015208:	4770      	bx	lr
 801520a:	4608      	mov	r0, r1
 801520c:	4770      	bx	lr

0801520e <abort>:
 801520e:	b508      	push	{r3, lr}
 8015210:	2006      	movs	r0, #6
 8015212:	f000 f833 	bl	801527c <raise>
 8015216:	2001      	movs	r0, #1
 8015218:	f7ec febc 	bl	8001f94 <_exit>

0801521c <_malloc_usable_size_r>:
 801521c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015220:	1f18      	subs	r0, r3, #4
 8015222:	2b00      	cmp	r3, #0
 8015224:	bfbc      	itt	lt
 8015226:	580b      	ldrlt	r3, [r1, r0]
 8015228:	18c0      	addlt	r0, r0, r3
 801522a:	4770      	bx	lr

0801522c <_raise_r>:
 801522c:	291f      	cmp	r1, #31
 801522e:	b538      	push	{r3, r4, r5, lr}
 8015230:	4604      	mov	r4, r0
 8015232:	460d      	mov	r5, r1
 8015234:	d904      	bls.n	8015240 <_raise_r+0x14>
 8015236:	2316      	movs	r3, #22
 8015238:	6003      	str	r3, [r0, #0]
 801523a:	f04f 30ff 	mov.w	r0, #4294967295
 801523e:	bd38      	pop	{r3, r4, r5, pc}
 8015240:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015242:	b112      	cbz	r2, 801524a <_raise_r+0x1e>
 8015244:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015248:	b94b      	cbnz	r3, 801525e <_raise_r+0x32>
 801524a:	4620      	mov	r0, r4
 801524c:	f000 f830 	bl	80152b0 <_getpid_r>
 8015250:	462a      	mov	r2, r5
 8015252:	4601      	mov	r1, r0
 8015254:	4620      	mov	r0, r4
 8015256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801525a:	f000 b817 	b.w	801528c <_kill_r>
 801525e:	2b01      	cmp	r3, #1
 8015260:	d00a      	beq.n	8015278 <_raise_r+0x4c>
 8015262:	1c59      	adds	r1, r3, #1
 8015264:	d103      	bne.n	801526e <_raise_r+0x42>
 8015266:	2316      	movs	r3, #22
 8015268:	6003      	str	r3, [r0, #0]
 801526a:	2001      	movs	r0, #1
 801526c:	e7e7      	b.n	801523e <_raise_r+0x12>
 801526e:	2400      	movs	r4, #0
 8015270:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015274:	4628      	mov	r0, r5
 8015276:	4798      	blx	r3
 8015278:	2000      	movs	r0, #0
 801527a:	e7e0      	b.n	801523e <_raise_r+0x12>

0801527c <raise>:
 801527c:	4b02      	ldr	r3, [pc, #8]	; (8015288 <raise+0xc>)
 801527e:	4601      	mov	r1, r0
 8015280:	6818      	ldr	r0, [r3, #0]
 8015282:	f7ff bfd3 	b.w	801522c <_raise_r>
 8015286:	bf00      	nop
 8015288:	200005b8 	.word	0x200005b8

0801528c <_kill_r>:
 801528c:	b538      	push	{r3, r4, r5, lr}
 801528e:	4d07      	ldr	r5, [pc, #28]	; (80152ac <_kill_r+0x20>)
 8015290:	2300      	movs	r3, #0
 8015292:	4604      	mov	r4, r0
 8015294:	4608      	mov	r0, r1
 8015296:	4611      	mov	r1, r2
 8015298:	602b      	str	r3, [r5, #0]
 801529a:	f7ec fe6b 	bl	8001f74 <_kill>
 801529e:	1c43      	adds	r3, r0, #1
 80152a0:	d102      	bne.n	80152a8 <_kill_r+0x1c>
 80152a2:	682b      	ldr	r3, [r5, #0]
 80152a4:	b103      	cbz	r3, 80152a8 <_kill_r+0x1c>
 80152a6:	6023      	str	r3, [r4, #0]
 80152a8:	bd38      	pop	{r3, r4, r5, pc}
 80152aa:	bf00      	nop
 80152ac:	20010e5c 	.word	0x20010e5c

080152b0 <_getpid_r>:
 80152b0:	f7ec be58 	b.w	8001f64 <_getpid>

080152b4 <_init>:
 80152b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152b6:	bf00      	nop
 80152b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80152ba:	bc08      	pop	{r3}
 80152bc:	469e      	mov	lr, r3
 80152be:	4770      	bx	lr

080152c0 <_fini>:
 80152c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152c2:	bf00      	nop
 80152c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80152c6:	bc08      	pop	{r3}
 80152c8:	469e      	mov	lr, r3
 80152ca:	4770      	bx	lr
