#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug  5 19:31:00 2021
# Process ID: 5188
# Current directory: C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14228 C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.xpr
# Log file: C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/vivado.log
# Journal file: C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui'
INFO: [Project 1-313] Project file moved from 'C:/Users/facubos/Documents/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1027.902 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Tx.v C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_WB.v}
update_compile_order -fileset sim_1
set_property top TestBench_WB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_WB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_WB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.902 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_WB_behav xil_defaultlib.TestBench_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_WB_behav xil_defaultlib.TestBench_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'top5_write_data_out' is not permitted [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.902 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_WB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_WB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_WB_behav xil_defaultlib.TestBench_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_WB_behav xil_defaultlib.TestBench_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.TestBench_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_WB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/xsim.dir/TestBench_WB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/xsim.dir/TestBench_WB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug  5 19:34:12 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 96.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  5 19:34:12 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1027.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_WB_behav -key {Behavioral:sim_1:Functional:TestBench_WB} -tclbatch {TestBench_WB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TestBench_WB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_WB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1027.902 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_WB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_WB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_WB_behav xil_defaultlib.TestBench_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_WB_behav xil_defaultlib.TestBench_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_WB_behav -key {Behavioral:sim_1:Functional:TestBench_WB} -tclbatch {TestBench_WB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TestBench_WB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_WB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.902 ; gain = 0.000
set_property top TestBench_Tx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Tx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Tx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Tx
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Tx_behav xil_defaultlib.TestBench_Tx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Tx_behav xil_defaultlib.TestBench_Tx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.TestBench_Tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Tx_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/xsim.dir/TestBench_Tx_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/xsim.dir/TestBench_Tx_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug  5 19:37:54 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  5 19:37:54 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_Tx_behav -key {Behavioral:sim_1:Functional:TestBench_Tx} -tclbatch {TestBench_Tx.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TestBench_Tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_Tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1044.727 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_Tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\WB_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_Tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\WB_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_Top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.727 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Tx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Tx_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Tx_behav xil_defaultlib.TestBench_Tx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Tx_behav xil_defaultlib.TestBench_Tx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_Tx_behav -key {Behavioral:sim_1:Functional:TestBench_Tx} -tclbatch {TestBench_Tx.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TestBench_Tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 3710111 ns : File "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Tx.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_Tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.727 ; gain = 0.000
set_property top TestBench_Topx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in_sum_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in_sum_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'out_sum_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in_sum_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'in_sum_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'out_sum_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:124]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:143]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:146]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'i_data_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/xsim.dir/TestBench_Topx_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/xsim.dir/TestBench_Topx_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug  5 19:43:20 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 113.695 ; gain = 17.660
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  5 19:43:20 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_Topx_behav -key {Behavioral:sim_1:Functional:TestBench_Topx} -tclbatch {TestBench_Topx.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TestBench_Topx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_Topx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1044.727 ; gain = 0.000
add_files -norecurse C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {100ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.727 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'top_uart_write_data' on this module [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:157]
ERROR: [VRFC 10-3180] cannot find port 'top_uart_mem_enable' on this module [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:155]
ERROR: [VRFC 10-3180] cannot find port 'top3_branch_in' on this module [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:269]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.727 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'top3_branch_in' on this module [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:269]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.727 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_Topx_behav -key {Behavioral:sim_1:Functional:TestBench_Topx} -tclbatch {TestBench_Topx.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TestBench_Topx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1044.727 ; gain = 0.000
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_Topx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1044.727 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Mem_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Unidad_Debug.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\UART_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\WB_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\EX_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Mem_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Unidad_Debug.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\UART_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\WB_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\EX_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Mem_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Unidad_Debug.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\UART_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\WB_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\EX_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sim_1\new\TestBench_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\augus\Documents\Git\TP-Final_Arquitectura_de_computadoras\TP_Final_Arqui\TP_Final_Arqui.srcs\sources_1\new\Top.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {50ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_Topx_behav -key {Behavioral:sim_1:Functional:TestBench_Topx} -tclbatch {TestBench_Topx.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TestBench_Topx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1044.727 ; gain = 0.000
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_Topx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1044.727 ; gain = 0.000
save_wave_config {C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TestBench_Topx_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TestBench_Topx_behav.wcfg
set_property xsim.view C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TestBench_Topx_behav.wcfg [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.727 ; gain = 0.000
add_bp {C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v} 77
remove_bps -file {C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v} -line 77
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_Topx' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim/out.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_Topx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Banco_Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Extension_Signo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension_Signo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_2a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Mux_4a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4a1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol EX_wr_addr, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
INFO: [VRFC 10-2458] undeclared symbol EX_rd_data2, assumed default net type wire [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/UART_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Cortocircuito.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Cortocircuito
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Unidad_Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unidad_Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sim_1/new/TestBench_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_Topx
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.sim/sim_1/behav/xsim'
"xelab -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5f4f8a1b1e834a08be4330495352eb79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_Topx_behav xil_defaultlib.TestBench_Topx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 16 for port 'instruction' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mem_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_pc_mem' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/IF_top.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'EX_MEM_WriteAddr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:240]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando1_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'operando2_corto' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:245]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top3_read_data2_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'top3_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:276]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_1' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_2' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_mux_3' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out_mux' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_mux_4' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/EX_top.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_data' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'top4_write_addr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'top4_write_addr_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'top4_rd_out' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_rd' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_addr_wr' [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/MEM_top.v:105]
WARNING: [VRFC 10-5021] port 'top_uart_rx_in' is not connected on this instance [C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TP_Final_Arqui.srcs/sources_1/new/Top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_rate_gen_default
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Unidad_Debug
Compiling module xil_defaultlib.UART_top
Compiling module xil_defaultlib.Mux_4a1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Sumador
Compiling module xil_defaultlib.Mem_instruction_default
Compiling module xil_defaultlib.IF_top
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Extension_Signo
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.Unidad_Cortocircuito
Compiling module xil_defaultlib.Mux_2a1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Alu_control
Compiling module xil_defaultlib.EX_top_default
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.WB_top
Compiling module xil_defaultlib.Top_default
Compiling module xil_defaultlib.TestBench_Topx
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_Topx_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.727 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1044.727 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1044.727 ; gain = 0.000
save_wave_config {C:/Users/augus/Documents/Git/TP-Final_Arquitectura_de_computadoras/TP_Final_Arqui/TestBench_Topx_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  5 21:23:07 2021...
