
*** Running vivado
    with args -log io_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source io_demo.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source io_demo.tcl -notrace
Command: synth_design -top io_demo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 90228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2310.543 ; gain = 0.000 ; free physical = 123 ; free virtual = 4966
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'io_demo' [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/io_demo.sv:4]
INFO: [Synth 8-6157] synthesizing module 'montek_sound_generator' [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/sound.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'montek_sound_generator' (1#1) [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/sound.sv:23]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/keyboard.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (2#1) [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/keyboard.sv:19]
INFO: [Synth 8-6157] synthesizing module 'display8digit' [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/display8digit.sv:9]
INFO: [Synth 8-6157] synthesizing module 'hexto7seg' [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/imports/new/hexto7seg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'hexto7seg' (3#1) [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/imports/new/hexto7seg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'display8digit' (4#1) [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/display8digit.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'io_demo' (5#1) [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/sources_1/new/io_demo.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.543 ; gain = 0.000 ; free physical = 883 ; free virtual = 5733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2310.543 ; gain = 0.000 ; free physical = 877 ; free virtual = 5729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2310.543 ; gain = 0.000 ; free physical = 877 ; free virtual = 5729
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2310.543 ; gain = 0.000 ; free physical = 870 ; free virtual = 5724
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/imports/VivadoLabs/Lab4/Lab4.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/imports/VivadoLabs/Lab4/Lab4.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/imports/VivadoLabs/Lab4/Lab4.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/imports/VivadoLabs/Lab3b/Lab3b.srcs/constrs_1/new/segdisplay.xdc]
Finished Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/imports/VivadoLabs/Lab3b/Lab3b.srcs/constrs_1/new/segdisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/imports/VivadoLabs/Lab3b/Lab3b.srcs/constrs_1/new/segdisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/new/keyboard.xdc]
Finished Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/new/keyboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/new/keyboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/new/sound.xdc]
Finished Parsing XDC File [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/new/sound.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kalebw02/VivadoLabs/Lab5/Lab5.srcs/constrs_1/new/sound.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.559 ; gain = 0.000 ; free physical = 763 ; free virtual = 5634
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.559 ; gain = 0.000 ; free physical = 763 ; free virtual = 5634
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 834 ; free virtual = 5707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 834 ; free virtual = 5707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 834 ; free virtual = 5707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 821 ; free virtual = 5698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   9 Input   19 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 800 ; free virtual = 5686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 682 ; free virtual = 5575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 663 ; free virtual = 5556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    16|
|4     |LUT2   |    19|
|5     |LUT3   |    31|
|6     |LUT4   |    44|
|7     |LUT5   |     9|
|8     |LUT6   |    32|
|9     |FDRE   |   114|
|10    |IBUF   |     3|
|11    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.559 ; gain = 32.016 ; free physical = 662 ; free virtual = 5555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2342.559 ; gain = 0.000 ; free physical = 726 ; free virtual = 5620
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2342.566 ; gain = 32.016 ; free physical = 726 ; free virtual = 5620
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2342.566 ; gain = 0.000 ; free physical = 808 ; free virtual = 5711
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.566 ; gain = 0.000 ; free physical = 757 ; free virtual = 5662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2342.566 ; gain = 63.922 ; free physical = 887 ; free virtual = 5792
INFO: [Common 17-1381] The checkpoint '/home/kalebw02/VivadoLabs/Lab5/Lab5.runs/synth_1/io_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file io_demo_utilization_synth.rpt -pb io_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 23:18:01 2025...
