URL: http://ftp.eecs.umich.edu/people/vchandra/kudva/tau_paper.ps
Refering-URL: http://ftp.eecs.umich.edu/people/vchandra/kudva/
Root-URL: http://www.eecs.umich.edu
Phone: 1989.  
Title: 19 Numerical Methods for Engineers and Scientists, McGraw-Hill, 1992. A Methodology For the Construction of
Author: [] J. D. Hoffman, [] A. Kayssi, [] J. T. Kong and D. Overhauser, [] W. K. C. Lam, [] M. D. Matson and L. A. Glaser, Macromodeling [] P. C. McGeer, [] L. W. Nagel, J. P. M. Silva and K. A. Sakallah, S.-Z. Sun, D. H. C. Du, and H.-C. Chen, H. Yalcin and J. P. Hayes, 
Address: 1993.  fornia, Berkeley, 1994.  California, Berkeley,  
Affiliation: University of Michigan, EECS Dept.,  University of Cali  University of  University of California,  
Note: PhD,  PhD,  PhD,  July 1995. [20]  in Int. Conf. on Computer -Aided Design, pp. 68-72, 1993. [21]  in Proc. IEEE International Conference on Computer Design (ICCD), pp. 156-159, 1994. [22]  Proc. Intl. Conf. Computer-Aided Design (ICCAD), pp. 371-377, 1995. [23] B. P. Ziegler, Multi-Facetted Modeling and Discrete Event Simulation, Academic Press, 1984.  
Pubnum: ERL-M520,  
Abstract: Berkeley, 1975. [18] L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods, McGraw-Hill, 1995. [19] K. A. Sakallah, Dynamic Modeling of Logic Gate Circuits, Technical Report CSE-TR-253-95, University of Michigan, 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> R. Alur and D. Dill, </author> <title> Automata for Modeling Real-Time Systems, Automata, Languages, and Programming, M.S. </title> <editor> Pater-son (Ed.), </editor> <booktitle> in series Lecture Notes in Computer Science (ed. </booktitle> <editor> G. Goos and J. </editor> <booktitle> Hartmanis), </booktitle> <pages> pp. 322-335, </pages> <note> Springer-Verlag, 1990 [2] .D. </note> <author> Brand and V. Iyengar, </author> <title> Timing Analysis Using Functional Relationships, </title> <booktitle> in Int. Conf. Computer-Aided Design, </booktitle> <pages> pp. 126-129, </pages> <year> 1986. </year>
Reference: [3] <author> R. E. Bryant, </author> <title> A Switch-Level Model and Simulator for MOS Digital Systems, </title> <journal> IEEE Transactions on Computers, </journal> <volume> 33(2) </volume> <pages> 160-177, </pages> <year> 1984. </year>
Reference: [4] <author> V. Chandramouli and K. A. Sakallah, </author> <title> Selection of Voltage Thresholds for Delay Measurement, Analog Integrated Circuits and Signal Processing, </title> <publisher> Kluwer Acedemic Press, (to appear1997). </publisher>
Reference: [5] <author> V. Chandramouli and K. A. Sakallah, </author> <title> Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time, </title> <booktitle> in 33rd IEEE/ACM DEsign Automation Conference, </booktitle> <pages> pp. 617-622, </pages> <year> 1996. </year>
Reference: [6] <author> S. Dutta, S. S. M. Shetty, and S. L. Lusky, </author> <title> A Comprehensive Delay Model for CMOS Inverters, </title> <journal> IEEE Journal of Solid State Circuits, </journal> <volume> 30(8) </volume> <pages> 864-871, </pages> <year> 1995. </year>
Reference: [7] <author> J. Frbl and T. Kropf, </author> <title> A New Model to Uniformly Represent the Function and Timing of MOS Circuits and its Application to VHDL Simulation, </title> <booktitle> in European Design and Test Conference, </booktitle> <pages> pp. 343-348, </pages> <year> 1994. </year>
Reference: [8] <author> C. T. Gray, W. Liu, and R. K. Cavin III, </author> <title> Exact Timing Analysis Considering Data Dependent Delays, </title> <type> Technical Report NCSU-VLSI-92-04, </type> <institution> North Carolina State University, </institution> <month> December </month> <year> 1992. </year>

References-found: 7

