# SPDX-FileCopyrightText: 2024 IObundle
#
# SPDX-License-Identifier: MIT


def setup(py_params_dict):
    # Each generated interconnect must have a unique name (can't have two verilog modules with same name).
    assert "name" in py_params_dict, print(
        "Error: Missing name for generated axi interconnect module."
    )
    # Number of master interfaces (number of masters to connect to)
    N_MASTERS = (
        int(py_params_dict["num_masters"]) if "num_masters" in py_params_dict else 1
    )
    # Number of slave interfaces (number of masters to connect to)
    N_SLAVES = (
        int(py_params_dict["num_slaves"]) if "num_slaves" in py_params_dict else 1
    )

    # Number of bits required for master interface selection (each output of split)
    M_SELECT_NBITS = (N_MASTERS - 1).bit_length()
    # Number of bits required for slave interface selection (each input of merge)
    S_SELECT_NBITS = (N_SLAVES - 1).bit_length()

    axi_python_params = {
        "addr_w": 32,
        "data_w": 32,
        # "id_w": 1,
        "size_w": 3,
        "burst_w": 2,
        "lock_w": 2,
        "cache_w": 4,
        "prot_w": 3,
        "qos_w": 4,
        "resp_w": 2,
        # "len_w": 8,
        "data_section_w": 8,
    }
    for param in axi_python_params:
        if param in py_params_dict:
            axi_python_params[param] = int(py_params_dict[param])

    # Same dictionary but with all keys in upper case
    AXI_PYTHON_PARAMS = {i.upper(): v for i, v in axi_python_params.items()}

    axi_verilog_params = {
        "ID_W": 0,
        "LEN_W": 0,
    }
    # Dictionary maps verilog paramters to ones with same name of interconnect
    AXI_VERILOG_PARAMS_MAP = {i: i for i in axi_verilog_params}

    # Address width for merge output
    # This width is equal to width of internal wires plus the merge input selection bits (that will be later ignored)
    MERGE_OUTPUT_WIDTH = axi_python_params["addr_w"] - M_SELECT_NBITS + S_SELECT_NBITS

    axi_signals = [
        # AXI-Lite Write
        ("axi_awaddr", "input", axi_python_params["addr_w"], "write"),
        ("axi_awprot", "input", axi_python_params["prot_w"], "write"),
        ("axi_awvalid", "input", 1, "write"),
        ("axi_awready", "output", 1, "write"),
        ("axi_wdata", "input", axi_python_params["data_w"], "write"),
        (
            "axi_wstrb",
            "input",
            int(axi_python_params["data_w"] / axi_python_params["data_section_w"]),
            "write",
        ),
        ("axi_wvalid", "input", 1, "write"),
        ("axi_wready", "output", 1, "write"),
        ("axi_bresp", "output", axi_python_params["resp_w"], "write"),
        ("axi_bvalid", "output", 1, "write"),
        ("axi_bready", "input", 1, "write"),
        # AXI specific write
        ("axi_awid", "input", "ID_W", "write"),
        ("axi_awlen", "input", "LEN_W", "write"),
        ("axi_awsize", "input", axi_python_params["size_w"], "write"),
        ("axi_awburst", "input", axi_python_params["burst_w"], "write"),
        ("axi_awlock", "input", axi_python_params["lock_w"], "write"),
        ("axi_awcache", "input", axi_python_params["cache_w"], "write"),
        ("axi_awqos", "input", axi_python_params["qos_w"], "write"),
        ("axi_wlast", "input", 1, "write"),
        ("axi_bid", "output", "ID_W", "write"),
        # AXI-Lite Read
        ("axi_araddr", "input", axi_python_params["addr_w"], "read"),
        ("axi_arprot", "input", axi_python_params["prot_w"], "read"),
        ("axi_arvalid", "input", 1, "read"),
        ("axi_arready", "output", 1, "read"),
        ("axi_rdata", "output", axi_python_params["data_w"], "read"),
        ("axi_rresp", "output", axi_python_params["resp_w"], "read"),
        ("axi_rvalid", "output", 1, "read"),
        ("axi_rready", "input", 1, "read"),
        # AXI specific read
        ("axi_arid", "input", "ID_W", "read"),
        ("axi_arlen", "input", "LEN_W", "read"),
        ("axi_arsize", "input", axi_python_params["size_w"], "read"),
        ("axi_arburst", "input", axi_python_params["burst_w"], "read"),
        ("axi_arlock", "input", axi_python_params["lock_w"], "read"),
        ("axi_arcache", "input", axi_python_params["cache_w"], "read"),
        ("axi_arqos", "input", axi_python_params["qos_w"], "read"),
        ("axi_rid", "output", "ID_W", "read"),
        ("axi_rlast", "output", 1, "read"),
    ]

    attributes_dict = {
        "name": py_params_dict["name"],
        "version": "0.1",
    }
    #
    # Confs
    #
    attributes_dict["confs"] = []
    for param, default_val in axi_verilog_params.items():
        attributes_dict["confs"].append(
            {
                "name": param,
                "type": "P",
                "val": default_val,
                "min": "0",
                "max": "32",
                "descr": f"AXI {param[:-2]} bus width",
            }
        )
    #
    # Ports
    #
    attributes_dict["ports"] = [
        {
            "name": "clk_en_rst_s",
            "signals": {
                "type": "clk_en_rst",
            },
            "descr": "Clock, clock enable and async reset",
        },
        {
            "name": "rst_i",
            "descr": "Synchronous reset",
            "signals": [
                {
                    "name": "rst_i",
                    "width": 1,
                },
            ],
        },
    ]
    for i in range(N_MASTERS):
        attributes_dict["ports"].append(
            {
                "name": f"m{i}_axi_m",
                "descr": f"Master {i} interface",
                "signals": {
                    "type": "axi",
                    "prefix": f"m{i}_",
                    **AXI_VERILOG_PARAMS_MAP,
                    **AXI_PYTHON_PARAMS,
                },
            }
        )
    for i in range(N_SLAVES):
        attributes_dict["ports"].append(
            {
                "name": f"s{i}_axi_s",
                "descr": f"Slave {i} interface",
                "signals": {
                    "type": "axi",
                    "prefix": f"s{i}_",
                    **AXI_VERILOG_PARAMS_MAP,
                    **AXI_PYTHON_PARAMS,
                },
            }
        )
    #
    # Wires
    #
    attributes_dict["wires"] = []
    for i in range(N_SLAVES):
        for j in range(N_MASTERS):
            attributes_dict["wires"].append(
                {
                    "name": f"connect_s{i}_m{j}",
                    "descr": f"Connect split of slave {i} to merge of master {j}",
                    "signals": {
                        "type": "axi",
                        "prefix": f"s{i}_m{j}_",
                        **AXI_VERILOG_PARAMS_MAP,
                        **AXI_PYTHON_PARAMS,
                    }
                    | {"ADDR_W": axi_python_params["addr_w"] - M_SELECT_NBITS},
                }
            )
    # Wires for output fo merges
    for i in range(N_MASTERS):
        attributes_dict["wires"].append(
            {
                "name": f"merge_{i}_output",
                "descr": f"Output of merge {i}",
                "signals": {
                    "type": "axi",
                    "prefix": f"merge_{i}_",
                    **AXI_VERILOG_PARAMS_MAP,
                    **AXI_PYTHON_PARAMS,
                }
                | {"ADDR_W": MERGE_OUTPUT_WIDTH},
            }
        )
    #
    # Blocks
    #
    attributes_dict["subblocks"] = []
    # Create axi_split blocks for each slave interface
    for i in range(N_SLAVES):
        split_master_port_connections = {}
        for j in range(N_MASTERS):
            split_master_port_connections[f"output_{j}_m"] = f"connect_s{i}_m{j}"

        attributes_dict["subblocks"].append(
            {
                "core_name": "iob_axi_split",
                "name": f"{py_params_dict['name']}_split",
                "instance_name": f"iob_axi_split_{i}",
                "instance_description": f"AXI split for slave {i}",
                "parameters": AXI_VERILOG_PARAMS_MAP,
                "num_outputs": N_MASTERS,
                "connect": {
                    "clk_en_rst_s": "clk_en_rst_s",
                    "reset_i": "rst_i",
                    "input_s": f"s{i}_axi_s",
                    **split_master_port_connections,
                },
                **axi_python_params,
            }
        )
    # Create axi_merge blocks for each master interface
    for i in range(N_MASTERS):
        merge_slave_port_connections = {}
        for j in range(N_SLAVES):
            merge_slave_port_connections[f"input_{j}_s"] = f"connect_s{j}_m{i}"

        attributes_dict["subblocks"].append(
            {
                "core_name": "iob_axi_merge",
                "name": f"{py_params_dict['name']}_merge",
                "instance_name": f"iob_axi_merge_{i}",
                "instance_description": f"AXI merge for master {i}",
                "parameters": AXI_VERILOG_PARAMS_MAP,
                "num_inputs": N_SLAVES,
                "connect": {
                    "clk_en_rst_s": "clk_en_rst_s",
                    "reset_i": "rst_i",
                    **merge_slave_port_connections,
                    "output_m": f"merge_{i}_output",
                },
                **axi_python_params,
            }
            | {"addr_w": MERGE_OUTPUT_WIDTH},
        )
    #
    # Snippets
    #
    snippet_code = ""
    # Connect merge outputs to master interfaces
    for i in range(N_MASTERS):
        # Connect all signals except for address ones
        for signal, direction, _, _ in axi_signals:
            if signal in ["axi_awaddr", "axi_araddr"]:
                continue
            if direction == "input":
                snippet_code += f"""\
   assign m{i}_{signal}_o = merge_{i}_{signal};
"""
            else:  # Direction is output
                snippet_code += f"""\
   assign merge_{i}_{signal} = m{i}_{signal}_i;
"""
        # Connect address signals, ignoring most significant bits
        snippet_code += f"""\
   assign m{i}_axi_awaddr_o = {{ {{{M_SELECT_NBITS}{{1'b0}}}}, merge_{i}_axi_awaddr[{axi_python_params["addr_w"] - M_SELECT_NBITS}-1:0]}};
   assign m{i}_axi_araddr_o = {{ {{{M_SELECT_NBITS}{{1'b0}}}}, merge_{i}_axi_araddr[{axi_python_params["addr_w"] - M_SELECT_NBITS}-1:0]}};
"""

    attributes_dict["snippets"] = [
        {
            "verilog_code": snippet_code,
        },
    ]

    return attributes_dict
