#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 13 19:40:48 2022
# Process ID: 11412
# Current directory: E:/MyNewFPGAData/vivado/isp_base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17588 E:\MyNewFPGAData\vivado\isp_base\isp_base.xpr
# Log file: E:/MyNewFPGAData/vivado/isp_base/vivado.log
# Journal file: E:/MyNewFPGAData/vivado/isp_base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MyNewFPGAData/vivado/isp_base/isp_base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/DevelopmentKits/Vivado2018.3/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/median_filter.v w ]
add_files E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/median_filter.v
update_compile_order -fileset sources_1
close [ open E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/dilation.v w ]
add_files E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/dilation.v
update_compile_order -fileset sources_1
close [ open E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/erosion.v w ]
add_files E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/erosion.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 22:19:51 2022...
