#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 12:25:56 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v successfully.
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
Start FSM inference.
Executing : FSM inference successfully.
Start sdm2adm.
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.484 sec
Current time: Tue May 30 12:25:58 2023
Action compile: Peak memory pool usage is 72,699,904 bytes
