/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:26: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:26: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:26: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob148_2013_q2afsm_test.sv:93: $finish called at 5271 (1ps)
Hint: Output 'g' has 100 mismatches. First mismatch occurred at time 180.
Hint: Total mismatched samples is 100 out of 1054 samples

Simulation finished at 5271 ps
Mismatches: 100 in 1054 samples
