$date
	Sun Oct 23 08:38:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1024278
b10000 &
b10000 %
1$
b10000 !
1"
#1024279
0"
#1024282
b1000 &
b1000 %
#1024286
b100 &
b100 %
#1024290
b10 &
b10 %
#1024294
b1 &
1#
b1 %
#1024298
b0 &
b0 %
0#
0$
#2031749
b11110 !
1"
#2031750
b11110 &
b11110 %
1$
#2031751
0"
#2031754
b1111 &
b1111 %
#2031758
b101110 &
b101110 %
#2031762
b10111 &
b10111 %
#2031766
b1000110 &
b1000110 %
#2031770
b100011 &
b100011 %
#2031774
b1101010 &
b1101010 %
#2031778
b110101 &
b110101 %
#2031782
b10100000 &
b10100000 %
#2031786
b1010000 &
b1010000 %
#2031790
b101000 &
b101000 %
#2031794
b10100 &
b10100 %
#2031798
b1010 &
b1010 %
#2031802
b101 &
b101 %
#2031806
b10000 &
b10000 %
#2031810
b1000 &
b1000 %
#2031814
b100 &
b100 %
#2031818
b10 &
b10 %
#2031822
b1 &
1#
b1 %
#2031826
b0 &
b0 %
0#
0$
#3018477
b10000 !
1"
#3018478
b10000 &
b10000 %
1$
#3018479
0"
#3018482
b1000 &
b1000 %
#3018486
b100 &
b100 %
#3018490
b10 &
b10 %
#3018494
b1 &
1#
b1 %
#3018498
b0 &
b0 %
0#
0$
#4500012
