Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 05:13:42 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram/post_route_timing.rpt
| Design       : td_fused_top_tdf12_adjustments_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ce1                            ram_reg_0/ENARDEN              inf           
ce1                            ram_reg_1/ENARDEN              inf           
addr1[5]                       ram_reg_0/ADDRARDADDR[10]      inf           
addr1[6]                       ram_reg_0/ADDRARDADDR[11]      inf           
addr1[7]                       ram_reg_0/ADDRARDADDR[12]      inf           
addr1[8]                       ram_reg_0/ADDRARDADDR[13]      inf           
addr1[9]                       ram_reg_0/ADDRARDADDR[14]      inf           
addr1[0]                       ram_reg_0/ADDRARDADDR[5]       inf           
addr1[1]                       ram_reg_0/ADDRARDADDR[6]       inf           
addr1[2]                       ram_reg_0/ADDRARDADDR[7]       inf           
addr1[3]                       ram_reg_0/ADDRARDADDR[8]       inf           
addr1[4]                       ram_reg_0/ADDRARDADDR[9]       inf           
addr0[5]                       ram_reg_0/ADDRBWRADDR[10]      inf           
addr0[6]                       ram_reg_0/ADDRBWRADDR[11]      inf           
addr0[7]                       ram_reg_0/ADDRBWRADDR[12]      inf           
addr0[8]                       ram_reg_0/ADDRBWRADDR[13]      inf           
addr0[9]                       ram_reg_0/ADDRBWRADDR[14]      inf           
addr0[0]                       ram_reg_0/ADDRBWRADDR[5]       inf           
addr0[1]                       ram_reg_0/ADDRBWRADDR[6]       inf           
addr0[2]                       ram_reg_0/ADDRBWRADDR[7]       inf           
addr0[3]                       ram_reg_0/ADDRBWRADDR[8]       inf           
addr0[4]                       ram_reg_0/ADDRBWRADDR[9]       inf           
d1[0]                          ram_reg_0/DIADI[0]             inf           
d1[10]                         ram_reg_0/DIADI[10]            inf           
d1[11]                         ram_reg_0/DIADI[11]            inf           
d1[12]                         ram_reg_0/DIADI[12]            inf           
d1[13]                         ram_reg_0/DIADI[13]            inf           
d1[14]                         ram_reg_0/DIADI[14]            inf           
d1[15]                         ram_reg_0/DIADI[15]            inf           
d1[16]                         ram_reg_0/DIADI[16]            inf           
d1[17]                         ram_reg_0/DIADI[17]            inf           
d1[18]                         ram_reg_0/DIADI[18]            inf           
d1[19]                         ram_reg_0/DIADI[19]            inf           
d1[1]                          ram_reg_0/DIADI[1]             inf           
d1[20]                         ram_reg_0/DIADI[20]            inf           
d1[21]                         ram_reg_0/DIADI[21]            inf           
d1[22]                         ram_reg_0/DIADI[22]            inf           
d1[23]                         ram_reg_0/DIADI[23]            inf           
d1[24]                         ram_reg_0/DIADI[24]            inf           
d1[25]                         ram_reg_0/DIADI[25]            inf           
d1[26]                         ram_reg_0/DIADI[26]            inf           
d1[27]                         ram_reg_0/DIADI[27]            inf           
d1[28]                         ram_reg_0/DIADI[28]            inf           
d1[29]                         ram_reg_0/DIADI[29]            inf           
d1[2]                          ram_reg_0/DIADI[2]             inf           
d1[30]                         ram_reg_0/DIADI[30]            inf           
d1[31]                         ram_reg_0/DIADI[31]            inf           
d1[3]                          ram_reg_0/DIADI[3]             inf           
d1[4]                          ram_reg_0/DIADI[4]             inf           
d1[5]                          ram_reg_0/DIADI[5]             inf           
d1[6]                          ram_reg_0/DIADI[6]             inf           
d1[7]                          ram_reg_0/DIADI[7]             inf           
d1[8]                          ram_reg_0/DIADI[8]             inf           
d1[9]                          ram_reg_0/DIADI[9]             inf           
d1[32]                         ram_reg_0/DIPADIP[0]           inf           
d1[33]                         ram_reg_0/DIPADIP[1]           inf           
d1[34]                         ram_reg_0/DIPADIP[2]           inf           
d1[35]                         ram_reg_0/DIPADIP[3]           inf           
ce0                            ram_reg_0/ENBWREN              inf           
ce1                            ram_reg_0/WEA[0]               inf           
ce1                            ram_reg_0/WEA[1]               inf           
ce1                            ram_reg_0/WEA[2]               inf           
ce1                            ram_reg_0/WEA[3]               inf           
addr1[6]                       ram_reg_1/ADDRARDADDR[10]      inf           
addr1[7]                       ram_reg_1/ADDRARDADDR[11]      inf           
addr1[8]                       ram_reg_1/ADDRARDADDR[12]      inf           
addr1[9]                       ram_reg_1/ADDRARDADDR[13]      inf           
addr1[0]                       ram_reg_1/ADDRARDADDR[4]       inf           
addr1[1]                       ram_reg_1/ADDRARDADDR[5]       inf           
addr1[2]                       ram_reg_1/ADDRARDADDR[6]       inf           
addr1[3]                       ram_reg_1/ADDRARDADDR[7]       inf           
addr1[4]                       ram_reg_1/ADDRARDADDR[8]       inf           
addr1[5]                       ram_reg_1/ADDRARDADDR[9]       inf           
addr0[6]                       ram_reg_1/ADDRBWRADDR[10]      inf           
addr0[7]                       ram_reg_1/ADDRBWRADDR[11]      inf           
addr0[8]                       ram_reg_1/ADDRBWRADDR[12]      inf           
addr0[9]                       ram_reg_1/ADDRBWRADDR[13]      inf           
addr0[0]                       ram_reg_1/ADDRBWRADDR[4]       inf           
addr0[1]                       ram_reg_1/ADDRBWRADDR[5]       inf           
addr0[2]                       ram_reg_1/ADDRBWRADDR[6]       inf           
addr0[3]                       ram_reg_1/ADDRBWRADDR[7]       inf           
addr0[4]                       ram_reg_1/ADDRBWRADDR[8]       inf           
addr0[5]                       ram_reg_1/ADDRBWRADDR[9]       inf           
d1[36]                         ram_reg_1/DIADI[0]             inf           
d1[46]                         ram_reg_1/DIADI[10]            inf           
d1[47]                         ram_reg_1/DIADI[11]            inf           
d1[37]                         ram_reg_1/DIADI[1]             inf           
d1[38]                         ram_reg_1/DIADI[2]             inf           
d1[39]                         ram_reg_1/DIADI[3]             inf           
d1[40]                         ram_reg_1/DIADI[4]             inf           
d1[41]                         ram_reg_1/DIADI[5]             inf           
d1[42]                         ram_reg_1/DIADI[6]             inf           
d1[43]                         ram_reg_1/DIADI[7]             inf           
d1[44]                         ram_reg_1/DIADI[8]             inf           
d1[45]                         ram_reg_1/DIADI[9]             inf           
ce0                            ram_reg_1/ENBWREN              inf           
ce1                            ram_reg_1/WEA[0]               inf           
ce1                            ram_reg_1/WEA[1]               inf           
ram_reg_0/CLKBWRCLK            q0[0]                          inf           
ram_reg_0/CLKBWRCLK            q0[10]                         inf           



