{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654816079148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654816079149 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uc1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654816079162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654816079227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654816079227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654816079430 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654816079434 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654816079562 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654816079562 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654816079562 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654816079562 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654816079565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654816079565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654816079565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654816079565 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654816079565 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654816079565 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654816079567 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654816079600 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654816079962 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654816080236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654816080237 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654816080238 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: dataa  to: combout " "Cell: inst5\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654816080245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a10~porta_re_reg  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a10~porta_re_reg  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654816080245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a11~porta_re_reg  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a11~porta_re_reg  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654816080245 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654816080245 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654816080250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654816080252 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654816080253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_reg~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_reg~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080393 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 96 48 224 112 "clk_reg" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_k~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_k~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080394 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 72 48 224 88 "clk_k" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_ram~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_ram~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080394 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 0 368 536 16 "clk_ram" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_pc~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk_pc~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[10\]~2 " "Destination node fetch:inst4\|PC\[10\]~2" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[9\]~4 " "Destination node fetch:inst4\|PC\[9\]~4" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[8\]~6 " "Destination node fetch:inst4\|PC\[8\]~6" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[7\]~8 " "Destination node fetch:inst4\|PC\[7\]~8" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[6\]~10 " "Destination node fetch:inst4\|PC\[6\]~10" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[5\]~12 " "Destination node fetch:inst4\|PC\[5\]~12" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[4\]~14 " "Destination node fetch:inst4\|PC\[4\]~14" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[3\]~16 " "Destination node fetch:inst4\|PC\[3\]~16" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[2\]~18 " "Destination node fetch:inst4\|PC\[2\]~18" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[1\]~20 " "Destination node fetch:inst4\|PC\[1\]~20" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654816080394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654816080394 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 24 48 224 40 "clk_pc" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rom~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_rom~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a8 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 205 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a9 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 226 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a12 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 289 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a13 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 310 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a14 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 331 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a15 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 352 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654816080394 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 48 56 224 64 "clk_rom" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst5\|Mux16~0  " "Automatically promoted node ALU:inst5\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080395 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr0~5  " "Automatically promoted node decoder:inst1\|WideOr0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[1\] " "Destination node decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[2\] " "Destination node decoder:inst1\|ALUC\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[3\] " "Destination node decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654816080395 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr14~0  " "Automatically promoted node decoder:inst1\|WideOr14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|WideOr14~1 " "Destination node decoder:inst1\|WideOr14~1" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654816080395 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRST~input (placed in PIN T9 (CLK12, DIFFCLK_7n)) " "Automatically promoted node nRST~input (placed in PIN T9 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a0 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a1 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 58 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a2 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 79 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a3 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 100 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a4 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 121 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a5 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 142 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a6 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 163 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a7 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 184 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a8 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 205 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a9 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_vfa1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_vfa1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_vfa1.tdf" 226 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654816080395 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654816080395 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654816080395 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 0 48 224 16 "nRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654816080395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654816080703 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654816080706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654816080706 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654816080710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654816080713 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654816080718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654816080718 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654816080721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654816080722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654816080725 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654816080725 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "125 unused 2.5V 0 125 0 " "Number of I/O pins in group: 125 (unused VREF, 2.5V VCCIO, 0 input, 125 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654816080728 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654816080728 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654816080728 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 19 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654816080728 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654816080728 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654816080728 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654816080821 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654816080825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654816081609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654816081979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654816081997 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654816087704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654816087704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654816088112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654816089866 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654816089866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654816096700 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654816096700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654816096703 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.44 " "Total time spent on timing analysis during the Fitter is 2.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654816096811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654816096823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654816097027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654816097027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654816097211 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654816097741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.fit.smsg " "Generated suppressed messages file C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654816098118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5544 " "Peak virtual memory: 5544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654816098423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 20:08:18 2022 " "Processing ended: Thu Jun 09 20:08:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654816098423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654816098423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654816098423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654816098423 ""}
