
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Fri Sep  2 04:18:27 2022

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################  Search PATH ################################
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
#lappend search_path /home/IC/Projects/System/RTL/ALU
#lappend search_path /home/IC/Projects/System/RTL/Clock_Divider
#lappend search_path /home/IC/Projects/System/RTL/Clock_Gating
#lappend search_path /home/IC/Projects/System/RTL/DATA_SYNC
#lappend search_path /home/IC/Projects/System/RTL/BIT_SYNC
#lappend search_path /home/IC/Projects/System/RTL/RegFile
#lappend search_path /home/IC/Projects/System/RTL/RST_SYNC
#lappend search_path /home/IC/Projects/System/RTL/SYS_CTRL
#lappend search_path /home/IC/Projects/System/RTL/UART/UART_RX
#lappend search_path /home/IC/Projects/System/RTL/UART/UART_TX
#lappend search_path /home/IC/Projects/System/RTL/UART/UART_TOP
lappend search_path /home/IC/Projects/System/RTL
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL
########################### Define Top Module ############################
set top_module system_top
system_top
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "../../Synthesis/$top_module.svf"
SVF set to '../../Synthesis/system_top.svf'.
1
####################### Read Reference tech libs ########################
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
###################  Read Reference Design Files ######################## 
read_verilog -container Ref "ALU.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Projects/System/RTL/ALU.v'
1
read_verilog -container Ref "bit_synchronizer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/bit_synchronizer.v'
1
read_verilog -container Ref "CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CLK_GATE.v'
1
read_verilog -container Ref "clock_divider.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/clock_divider.v'
1
read_verilog -container Ref "CONFIG_MACROS_Rx.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v'
1
read_verilog -container Ref "CONFIG_MACROS_SYS.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_SYS.v'
1
read_verilog -container Ref "CONFIG_MACROS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_TOP.v'
1
read_verilog -container Ref "CONFIG_MACROS_Tx.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v'
1
read_verilog -container Ref "CTRL_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CTRL_RX.v'
1
read_verilog -container Ref "SYS_CTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL.v'
1
read_verilog -container Ref "CTRL_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CTRL_TX.v'
1
read_verilog -container Ref "data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/data_sampling.v'
1
read_verilog -container Ref "data_synchronizer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/data_synchronizer.v'
1
read_verilog -container Ref "deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/deserializer.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v'
1
read_verilog -container Ref "edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/edge_bit_counter.v'
1
read_verilog -container Ref "FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/FSM.v'
1
read_verilog -container Ref "mux.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/mux.v'
1
read_verilog -container Ref "parity_calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/parity_calc.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v'
1
read_verilog -container Ref "parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/parity_check.v'
1
read_verilog -container Ref "RegFile.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/RegFile.v'
1
read_verilog -container Ref "RST_synchronizer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/RST_synchronizer.v'
1
read_verilog -container Ref "Serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/Serializer.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v'
1
read_verilog -container Ref "stop_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/stop_check.v'
1
read_verilog -container Ref "strt_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/strt_check.v'
1
read_verilog -container Ref "system_top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/system_top.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_SYS.v'
1
read_verilog -container Ref "Tx_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/Tx_FSM.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v'
1
read_verilog -container Ref "UART_Rx.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART_Rx.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Rx.v'
1
read_verilog -container Ref "UART_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART_TOP.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_TOP.v'
1
read_verilog -container Ref "UART_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART_TX.v'
Loading include file '/home/IC/Projects/System/RTL/CONFIG_MACROS_Tx.v'
1
read_verilog -container Ref "mux2X1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/mux2X1.v'
1
######################## set the top Reference Design ######################## 
set_reference_design system_top
Reference design set to 'Ref:/WORK/system_top'
1
set_top system_top
Setting top design to 'Ref:/WORK/system_top'
Status:   Elaborating design system_top   ...  
Status:   Elaborating design SYS_CTRL   ...  
Status:   Elaborating design CTRL_RX   ...  
Status:   Elaborating design CTRL_TX   ...  
Status:   Elaborating design RegFile   ...  
Status:   Elaborating design ALU   ...  
Status:   Elaborating design UART_TOP   ...  
Status:   Elaborating design UART_TX   ...  
Status:   Elaborating design Tx_FSM   ...  
Status:   Elaborating design mux   ...  
Status:   Elaborating design Serializer   ...  
Status:   Elaborating design parity_calc   ...  
Status:   Elaborating design UART_Rx   ...  
Status:   Elaborating design FSM   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design deserializer   ...  
Status:   Elaborating design parity_check   ...  
Status:   Elaborating design strt_check   ...  
Status:   Elaborating design stop_check   ...  
Status:   Elaborating design clock_divider   ...  
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design data_synchronizer   ...  
Status:   Elaborating design RST_synchronizer   ...  
Status:   Elaborating design bit_synchronizer   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/system_top'
Reference design set to 'Ref:/WORK/system_top'
1
####################### Read Implementation tech libs ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#################### Read Implementation Design Files ######################## 
read_verilog -container Imp -netlist "/home/IC/Projects/System/Backend/pnr/export/system_top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/Backend/pnr/export/system_top.v'
1
####################  set the top Implementation Design ######################
set_implementation_design system_top
Implementation design set to 'Imp:/WORK/system_top'
1
set_top system_top
Setting top design to 'Imp:/WORK/system_top'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/system_top'
Implementation design set to 'Imp:/WORK/system_top'
1
############################### Don't verify #################################
# do not verify scan in & scan out ports as a compare point as it is existed only after synthesis and not existed in the RTL
#scan in
set_dont_verify_points -type port Ref:/WORK/*/SI
Error: Unknown name: 'Ref:/WORK/*/SI' (FM-036)
0
set_dont_verify_points -type port Imp:/WORK/*/SI
Error: Unknown name: 'Imp:/WORK/*/SI' (FM-036)
0
#scan_out
set_dont_verify_points -type port Ref:/WORK/*/SO
Error: Unknown name: 'Ref:/WORK/*/SO' (FM-036)
0
set_dont_verify_points -type port Imp:/WORK/*/SO
Error: Unknown name: 'Imp:/WORK/*/SO' (FM-036)
0
############################### contants #####################################
# all atpg enable(test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Ref:/WORK/*/test_mode 0
Error: Unknown name: 'Ref:/WORK/*/test_mode' (FM-036)
0
set_constant Imp:/WORK/*/test_mode 0
Set 'Imp:/WORK/system_top/test_mode' to constant 0
1
#scan_enable
set_constant Ref:/WORK/*/SE 0
Error: Unknown name: 'Ref:/WORK/*/SE' (FM-036)
0
set_constant Imp:/WORK/*/SE 0
Set 'Imp:/WORK/system_top/SE' to constant 0
1
########################### matching Compare points ##########################
match
Reference design is 'Ref:/WORK/system_top'
Implementation design is 'Imp:/WORK/system_top'
Status:  Checking designs...
    Warning: 0 (14) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          9          0          0          0          9
mark                :         16          0          0          0         16
multiplier          :          3          0          0          0          3
replace             :         12          0          0          0         12
transformation
   map              :         22          0          0          0         22
   share            :          5          0          0          0          5
uniquify            :          3          2          0          0          5

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      ../../Synthesis/system_top.svf

SVF files produced:
  /home/IC/Projects/System/Backend/Formality/post-PnR/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 274 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(3) Unmatched reference(implementation) compare points    
 0(2) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(5) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           2    
 Output ports (Port)                                                       0           3    
****************************************************************************************

1
################################# verify #####################################
set successful [verify]
Reference design is 'Ref:/WORK/system_top'
Implementation design is 'Imp:/WORK/system_top'
    
*********************************** Matching Results ***********************************    
 274 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(3) Unmatched reference(implementation) compare points    
 0(2) Unmatched reference(implementation) primary inputs, black-box outputs    
 4(5) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           2    
 Output ports (Port)                                                       0           3    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/system_top
 Implementation design: Imp:/WORK/system_top
 274 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       1     272       1     274
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Unread                       0       0       0       0       0       3       0       3
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose pnr_fm_script.tcl
1
1
fm_shell (verify)> 