INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Di heng/Documents/Arbiter_Circuit/Arbiter_Circuit.srcs/sources_1/new/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Di heng/Documents/Arbiter_Circuit/Arbiter_Circuit.srcs/sim_1/new/arbiter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_tb
