Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Dec 18 19:08:18 2017
| Host         : tucson running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_high_fanout_nets -ascending -timing -load_types -file ./par_high_fanout_nets.rpt
| Design       : design_1_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. LoadTypewise Fanout Summary
------------------------------

+--------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                              |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+--------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                     | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+--------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| design_1_i/axi_register_slice_1/inst/w_pipe/m_payload_i[511]_i_1__0_n_0                                      |    544 | LUT2        |           4.204 |           2.564 |   544 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/axi_register_slice_2/inst/w_pipe/m_payload_i[511]_i_1__0_n_0                                      |    544 | LUT2        |           3.838 |           2.633 |   544 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/axi_register_slice_0/inst/w_pipe/m_payload_i[511]_i_1__0_n_0                                      |    576 | LUT2        |           4.356 |           1.816 |   576 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/axi_register_slice_0/inst/r_pipe/S_READY                                                          |   1032 | FDRE        |           2.941 |           6.712 |   513 |  0 |              0 |     0 |  0 |              0 |   519 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/axi_register_slice_1/inst/w_pipe/S_READY                                                          |   1090 | FDRE        |           4.454 |           3.894 |   544 |  0 |              0 |     0 |  0 |              0 |   546 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/axi_register_slice_2/inst/w_pipe/S_READY                                                          |   1090 | FDRE        |           4.643 |           3.273 |   544 |  0 |              0 |     0 |  0 |              0 |   546 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/axi_register_slice_3/inst/w_pipe/S_READY                                                          |   1090 | FDRE        |           4.172 |           5.236 |   544 |  0 |              0 |     0 |  0 |              0 |   546 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/axi_register_slice_0/inst/w_pipe/S_READY                                                          |   1159 | FDRE        |           4.650 |           4.492 |   576 |  0 |              0 |     0 |  0 |              0 |   583 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                           |   2649 | FDRE        |           1.733 |           7.356 |     0 |  0 |              0 |     0 |  0 |              0 |  2649 |  0 |              0 |     0 |  0 |              0 |
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/_T_16_reg[0]_0 |   4652 | LUT1        |           1.909 |           3.995 |     0 |  0 |              0 |  4651 |  0 |              0 |     1 |  0 |              0 |     0 |  0 |              0 |
+--------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


